-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Full Version"

-- DATE "05/21/2017 14:56:15"

-- 
-- Device: Altera EP2C5T144C8 Package TQFP144
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	test IS
    PORT (
	key1 : IN std_logic;
	key2 : IN std_logic;
	key3 : IN std_logic;
	key4 : IN std_logic;
	key5 : IN std_logic;
	key6 : IN std_logic;
	sysclk : IN std_logic;
	led_c_r : OUT std_logic;
	led_c_y : OUT std_logic;
	led_c_g : OUT std_logic;
	led_p_r : OUT std_logic;
	led_p_g : OUT std_logic;
	seg7data : OUT std_logic_vector(7 DOWNTO 0);
	seg7com : OUT std_logic_vector(3 DOWNTO 0)
	);
END test;

-- Design Ports Information
-- led_c_r	=>  Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_c_y	=>  Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_c_g	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_p_r	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- led_p_g	=>  Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[0]	=>  Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[1]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[2]	=>  Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[3]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[4]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[5]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[6]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7data[7]	=>  Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7com[0]	=>  Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7com[1]	=>  Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7com[2]	=>  Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- seg7com[3]	=>  Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- key4	=>  Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- sysclk	=>  Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key1	=>  Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key2	=>  Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key3	=>  Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key5	=>  Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key6	=>  Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF test IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_key1 : std_logic;
SIGNAL ww_key2 : std_logic;
SIGNAL ww_key3 : std_logic;
SIGNAL ww_key4 : std_logic;
SIGNAL ww_key5 : std_logic;
SIGNAL ww_key6 : std_logic;
SIGNAL ww_sysclk : std_logic;
SIGNAL ww_led_c_r : std_logic;
SIGNAL ww_led_c_y : std_logic;
SIGNAL ww_led_c_g : std_logic;
SIGNAL ww_led_p_r : std_logic;
SIGNAL ww_led_p_g : std_logic;
SIGNAL ww_seg7data : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_seg7com : std_logic_vector(3 DOWNTO 0);
SIGNAL \div|Q_s~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \div|Q_ms~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \div|Q_min~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \sysclk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \process_1~0clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Add17~0_combout\ : std_logic;
SIGNAL \Add24~0_combout\ : std_logic;
SIGNAL \Add25~0_combout\ : std_logic;
SIGNAL \Add25~2_combout\ : std_logic;
SIGNAL \Add25~4_combout\ : std_logic;
SIGNAL \Add24~6_combout\ : std_logic;
SIGNAL \Add24~11\ : std_logic;
SIGNAL \Add24~12_combout\ : std_logic;
SIGNAL \Add24~13\ : std_logic;
SIGNAL \Add24~14_combout\ : std_logic;
SIGNAL \Add25~10_combout\ : std_logic;
SIGNAL \Add25~12_combout\ : std_logic;
SIGNAL \Add26~12_combout\ : std_logic;
SIGNAL \Add26~18_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~0_combout\ : std_logic;
SIGNAL \Add22~0_combout\ : std_logic;
SIGNAL \Add23~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ : std_logic;
SIGNAL \Add23~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Add17~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Add23~4_combout\ : std_logic;
SIGNAL \Add23~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \Add17~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~7\ : std_logic;
SIGNAL \Add23~6_combout\ : std_logic;
SIGNAL \Add23~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~8_combout\ : std_logic;
SIGNAL \Add23~8_combout\ : std_logic;
SIGNAL \Add17~8_combout\ : std_logic;
SIGNAL \Add13~0_combout\ : std_logic;
SIGNAL \Add13~6_combout\ : std_logic;
SIGNAL \Add2~0_combout\ : std_logic;
SIGNAL \Add2~4_combout\ : std_logic;
SIGNAL \Add2~8_combout\ : std_logic;
SIGNAL \Add2~22_combout\ : std_logic;
SIGNAL \Add4~0_combout\ : std_logic;
SIGNAL \Add4~6_combout\ : std_logic;
SIGNAL \Add6~6_combout\ : std_logic;
SIGNAL \Add7~11\ : std_logic;
SIGNAL \Add7~12_combout\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \Add0~8_combout\ : std_logic;
SIGNAL \Add0~12_combout\ : std_logic;
SIGNAL \Add0~14_combout\ : std_logic;
SIGNAL \Add29~4_combout\ : std_logic;
SIGNAL \data_h[5]~14_combout\ : std_logic;
SIGNAL \div|Add2~0_combout\ : std_logic;
SIGNAL \div|Add2~4_combout\ : std_logic;
SIGNAL \div|Add2~6_combout\ : std_logic;
SIGNAL \div|Add2~32_combout\ : std_logic;
SIGNAL \div|Add2~36_combout\ : std_logic;
SIGNAL \div|Add2~38_combout\ : std_logic;
SIGNAL \div|Add0~0_combout\ : std_logic;
SIGNAL \div|Add0~1\ : std_logic;
SIGNAL \div|Add0~2_combout\ : std_logic;
SIGNAL \div|Add0~3\ : std_logic;
SIGNAL \div|Add0~4_combout\ : std_logic;
SIGNAL \div|Add0~5\ : std_logic;
SIGNAL \div|Add0~6_combout\ : std_logic;
SIGNAL \div|Add0~7\ : std_logic;
SIGNAL \div|Add0~8_combout\ : std_logic;
SIGNAL \div|Add0~9\ : std_logic;
SIGNAL \div|Add0~10_combout\ : std_logic;
SIGNAL \div|Add0~11\ : std_logic;
SIGNAL \div|Add0~12_combout\ : std_logic;
SIGNAL \div|Add0~13\ : std_logic;
SIGNAL \div|Add0~14_combout\ : std_logic;
SIGNAL \div|Add0~15\ : std_logic;
SIGNAL \div|Add0~16_combout\ : std_logic;
SIGNAL \div|Add0~17\ : std_logic;
SIGNAL \div|Add0~18_combout\ : std_logic;
SIGNAL \div|Add0~19\ : std_logic;
SIGNAL \div|Add0~20_combout\ : std_logic;
SIGNAL \div|Add0~21\ : std_logic;
SIGNAL \div|Add0~22_combout\ : std_logic;
SIGNAL \div|Add0~23\ : std_logic;
SIGNAL \div|Add0~24_combout\ : std_logic;
SIGNAL \div|Add0~25\ : std_logic;
SIGNAL \div|Add0~26_combout\ : std_logic;
SIGNAL \div|Add0~27\ : std_logic;
SIGNAL \div|Add0~28_combout\ : std_logic;
SIGNAL \div|Add0~29\ : std_logic;
SIGNAL \div|Add0~30_combout\ : std_logic;
SIGNAL \div|Add0~31\ : std_logic;
SIGNAL \div|Add0~32_combout\ : std_logic;
SIGNAL \div|Add0~33\ : std_logic;
SIGNAL \div|Add0~34_combout\ : std_logic;
SIGNAL \div|Add0~35\ : std_logic;
SIGNAL \div|Add0~36_combout\ : std_logic;
SIGNAL \div|Add0~37\ : std_logic;
SIGNAL \div|Add0~38_combout\ : std_logic;
SIGNAL \div|Add3~0_combout\ : std_logic;
SIGNAL \div|Add3~1\ : std_logic;
SIGNAL \div|Add3~2_combout\ : std_logic;
SIGNAL \div|Add3~3\ : std_logic;
SIGNAL \div|Add3~4_combout\ : std_logic;
SIGNAL \div|Add3~5\ : std_logic;
SIGNAL \div|Add3~6_combout\ : std_logic;
SIGNAL \div|Add3~7\ : std_logic;
SIGNAL \div|Add3~8_combout\ : std_logic;
SIGNAL \div|Add3~9\ : std_logic;
SIGNAL \div|Add3~10_combout\ : std_logic;
SIGNAL \div|Add3~11\ : std_logic;
SIGNAL \div|Add3~12_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[9]~5_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[28]~58_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~59_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~60_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~62_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~63_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~66_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~71_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~72_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~73_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~75_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~77_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~80_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~81_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~83_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~85_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~88_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~90_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~91_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~97_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~98_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~101_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~102_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~104_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~106_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[0]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[28]~72_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~74_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~75_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~78_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~80_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~81_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~82_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~84_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~88_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~91_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~92_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~93_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~94_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~96_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~97_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~101_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~103_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~105_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~107_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~108_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~110_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~112_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~114_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~116_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~119_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~11_combout\ : std_logic;
SIGNAL \tmp_seg7data~12_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~14_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~15_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~16_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~17_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~18_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~19_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~20_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~21_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[22]~43_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[21]~45_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[35]~53_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[39]~56_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~140_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~146_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~148_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~150_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~152_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~153_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~156_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~160_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~164_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~168_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~170_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[107]~172_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~173_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~174_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~177_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~178_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[125]~179_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~180_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~182_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~183_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~184_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~185_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~189_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[139]~191_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~195_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~196_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~199_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~201_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[68]~141_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[67]~143_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[66]~145_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[65]~147_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~148_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[83]~149_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[79]~154_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[78]~156_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~158_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[96]~159_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[95]~160_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[94]~161_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[93]~162_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[92]~163_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[91]~165_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~167_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[111]~168_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~171_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[106]~173_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~175_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~177_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~180_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~181_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~182_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~183_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~185_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~187_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~188_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~190_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[138]~192_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~194_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~195_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~198_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~199_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~201_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~205_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~206_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[152]~207_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[151]~208_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~27_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~30_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~31_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~32_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[44]~62_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~33_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[2]~2_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~34_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[158]~218_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~35_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~36_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~37_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~38_combout\ : std_logic;
SIGNAL \tmp_seg7data[2]~39_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~42_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~43_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~44_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[159]~219_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~45_combout\ : std_logic;
SIGNAL \tmp_seg7data~50_combout\ : std_logic;
SIGNAL \tmp_seg7data~52_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[46]~64_combout\ : std_logic;
SIGNAL \tmp_seg7data~53_combout\ : std_logic;
SIGNAL \tmp_seg7data~54_combout\ : std_logic;
SIGNAL \tmp_seg7data~55_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[46]~64_combout\ : std_logic;
SIGNAL \tmp_seg7data~56_combout\ : std_logic;
SIGNAL \Equal12~0_combout\ : std_logic;
SIGNAL \tmp_seg7data~57_combout\ : std_logic;
SIGNAL \tmp_seg7data~58_combout\ : std_logic;
SIGNAL \tmp_seg7data~59_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[160]~220_combout\ : std_logic;
SIGNAL \tmp_seg7data~60_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[160]~220_combout\ : std_logic;
SIGNAL \tmp_seg7data~61_combout\ : std_logic;
SIGNAL \tmp_seg7data~62_combout\ : std_logic;
SIGNAL \Equal8~2_combout\ : std_logic;
SIGNAL \Equal7~2_combout\ : std_logic;
SIGNAL \Equal9~2_combout\ : std_logic;
SIGNAL \process_1:COUNT1[11]~regout\ : std_logic;
SIGNAL \process_1:COUNT1[0]~regout\ : std_logic;
SIGNAL \Add2~42_combout\ : std_logic;
SIGNAL \Add2~53_combout\ : std_logic;
SIGNAL \data_time_cp[6]~4_combout\ : std_logic;
SIGNAL \div|Q_ms~regout\ : std_logic;
SIGNAL \data_time_nightout[3]~6_combout\ : std_logic;
SIGNAL \data_time_pp[6]~0_combout\ : std_logic;
SIGNAL \Add0~44_combout\ : std_logic;
SIGNAL \Add0~48_combout\ : std_logic;
SIGNAL \data_mode[3]~2_combout\ : std_logic;
SIGNAL \div|Q_min~regout\ : std_logic;
SIGNAL \Equal22~0_combout\ : std_logic;
SIGNAL \Equal22~1_combout\ : std_logic;
SIGNAL \data_h_high[1]~3_combout\ : std_logic;
SIGNAL \data_h_high[2]~4_combout\ : std_logic;
SIGNAL \data_h_high[2]~5_combout\ : std_logic;
SIGNAL \data_h_high[3]~6_combout\ : std_logic;
SIGNAL \div|Equal2~0_combout\ : std_logic;
SIGNAL \div|Equal2~5_combout\ : std_logic;
SIGNAL \div|Equal0~0_combout\ : std_logic;
SIGNAL \div|Equal0~1_combout\ : std_logic;
SIGNAL \div|Equal0~2_combout\ : std_logic;
SIGNAL \div|Equal0~3_combout\ : std_logic;
SIGNAL \div|Equal0~4_combout\ : std_logic;
SIGNAL \div|Equal0~5_combout\ : std_logic;
SIGNAL \div|Equal0~6_combout\ : std_logic;
SIGNAL \div|Q_ms~0_combout\ : std_logic;
SIGNAL \div|Equal3~0_combout\ : std_logic;
SIGNAL \div|Equal3~1_combout\ : std_logic;
SIGNAL \div|Q_min~0_combout\ : std_logic;
SIGNAL \div|data_ms~0_combout\ : std_logic;
SIGNAL \div|data_ms~1_combout\ : std_logic;
SIGNAL \div|data_ms~2_combout\ : std_logic;
SIGNAL \div|data_ms~3_combout\ : std_logic;
SIGNAL \div|data_ms~4_combout\ : std_logic;
SIGNAL \div|data_ms~5_combout\ : std_logic;
SIGNAL \div|data_ms~6_combout\ : std_logic;
SIGNAL \div|data_min~0_combout\ : std_logic;
SIGNAL \div|data_min~1_combout\ : std_logic;
SIGNAL \div|data_min~2_combout\ : std_logic;
SIGNAL \div|data_min~3_combout\ : std_logic;
SIGNAL \div|data_min~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~109_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~113_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~114_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~116_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~117_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~119_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~120_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~123_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~128_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~129_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~133_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~135_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[40]~65_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[39]~66_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[38]~66_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[40]~65_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[39]~66_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~249_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~250_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~251_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~252_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~253_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~255_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~256_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~253_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~256_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\ : std_logic;
SIGNAL \data_h_high[0]~7_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~136_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\ : std_logic;
SIGNAL \Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\ : std_logic;
SIGNAL \Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\ : std_logic;
SIGNAL \sysclk~combout\ : std_logic;
SIGNAL \div|Q_ms~clkctrl_outclk\ : std_logic;
SIGNAL \div|Q_min~clkctrl_outclk\ : std_logic;
SIGNAL \sysclk~clkctrl_outclk\ : std_logic;
SIGNAL \COUNT1[9]~feeder_combout\ : std_logic;
SIGNAL \data_time_count[0]~15\ : std_logic;
SIGNAL \data_time_count[1]~17_combout\ : std_logic;
SIGNAL \key6~combout\ : std_logic;
SIGNAL \key2~combout\ : std_logic;
SIGNAL \Add0~39\ : std_logic;
SIGNAL \Add0~41_combout\ : std_logic;
SIGNAL \Add0~43_combout\ : std_logic;
SIGNAL \key5~combout\ : std_logic;
SIGNAL \LessThan0~3_combout\ : std_logic;
SIGNAL \Add0~20_combout\ : std_logic;
SIGNAL \Add0~54_combout\ : std_logic;
SIGNAL \LessThan0~1_combout\ : std_logic;
SIGNAL \Add0~28_combout\ : std_logic;
SIGNAL \Add0~56_combout\ : std_logic;
SIGNAL \COUNT1[14]~feeder_combout\ : std_logic;
SIGNAL \Add0~50_combout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \LessThan0~2_combout\ : std_logic;
SIGNAL \Add0~51_combout\ : std_logic;
SIGNAL \Add0~1\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~45_combout\ : std_logic;
SIGNAL \Add0~3\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \Add0~46_combout\ : std_logic;
SIGNAL \Add0~5\ : std_logic;
SIGNAL \Add0~6_combout\ : std_logic;
SIGNAL \Add0~47_combout\ : std_logic;
SIGNAL \Add0~7\ : std_logic;
SIGNAL \Add0~9\ : std_logic;
SIGNAL \Add0~10_combout\ : std_logic;
SIGNAL \Add0~49_combout\ : std_logic;
SIGNAL \Add0~11\ : std_logic;
SIGNAL \Add0~13\ : std_logic;
SIGNAL \Add0~15\ : std_logic;
SIGNAL \Add0~16_combout\ : std_logic;
SIGNAL \Add0~53_combout\ : std_logic;
SIGNAL \Add0~17\ : std_logic;
SIGNAL \Add0~19\ : std_logic;
SIGNAL \Add0~21\ : std_logic;
SIGNAL \Add0~22_combout\ : std_logic;
SIGNAL \Add0~55_combout\ : std_logic;
SIGNAL \Add0~23\ : std_logic;
SIGNAL \Add0~24_combout\ : std_logic;
SIGNAL \Add0~57_combout\ : std_logic;
SIGNAL \Add0~25\ : std_logic;
SIGNAL \Add0~26_combout\ : std_logic;
SIGNAL \Add0~58_combout\ : std_logic;
SIGNAL \COUNT1[13]~feeder_combout\ : std_logic;
SIGNAL \Add0~27\ : std_logic;
SIGNAL \Add0~29\ : std_logic;
SIGNAL \Add0~30_combout\ : std_logic;
SIGNAL \Add0~59_combout\ : std_logic;
SIGNAL \COUNT1[15]~feeder_combout\ : std_logic;
SIGNAL \Add0~31\ : std_logic;
SIGNAL \Add0~32_combout\ : std_logic;
SIGNAL \Add0~34_combout\ : std_logic;
SIGNAL \Add0~33\ : std_logic;
SIGNAL \Add0~35_combout\ : std_logic;
SIGNAL \Add0~37_combout\ : std_logic;
SIGNAL \Add0~36\ : std_logic;
SIGNAL \Add0~38_combout\ : std_logic;
SIGNAL \Add0~40_combout\ : std_logic;
SIGNAL \data_mode[3]~0_combout\ : std_logic;
SIGNAL \Add0~18_combout\ : std_logic;
SIGNAL \Add0~52_combout\ : std_logic;
SIGNAL \data_mode[3]~3_combout\ : std_logic;
SIGNAL \data_mode[3]~1_combout\ : std_logic;
SIGNAL \data_mode[3]~4_combout\ : std_logic;
SIGNAL \data_mode[3]~5_combout\ : std_logic;
SIGNAL \data_mode[3]~6_combout\ : std_logic;
SIGNAL \data_mode[0]~11_combout\ : std_logic;
SIGNAL \data_mode[2]~10_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \data_mode[1]~7_combout\ : std_logic;
SIGNAL \data_mode[3]~8_combout\ : std_logic;
SIGNAL \data_mode[3]~9_combout\ : std_logic;
SIGNAL \Equal16~0_combout\ : std_logic;
SIGNAL \data_time_cp[6]~9_combout\ : std_logic;
SIGNAL \Add3~0_combout\ : std_logic;
SIGNAL \data_time_cp[0]~feeder_combout\ : std_logic;
SIGNAL \key1~combout\ : std_logic;
SIGNAL \process_1~2_combout\ : std_logic;
SIGNAL \Add2~58_combout\ : std_logic;
SIGNAL \key3~combout\ : std_logic;
SIGNAL \process_1~0_combout\ : std_logic;
SIGNAL \process_1~0clkctrl_outclk\ : std_logic;
SIGNAL \process_1:COUNT1[16]~regout\ : std_logic;
SIGNAL \Add2~44_combout\ : std_logic;
SIGNAL \process_1:COUNT1[2]~regout\ : std_logic;
SIGNAL \Add2~1\ : std_logic;
SIGNAL \Add2~2_combout\ : std_logic;
SIGNAL \Add2~43_combout\ : std_logic;
SIGNAL \process_1:COUNT1[1]~regout\ : std_logic;
SIGNAL \Add2~3\ : std_logic;
SIGNAL \Add2~5\ : std_logic;
SIGNAL \Add2~6_combout\ : std_logic;
SIGNAL \Add2~45_combout\ : std_logic;
SIGNAL \process_1:COUNT1[3]~regout\ : std_logic;
SIGNAL \Add2~7\ : std_logic;
SIGNAL \Add2~9\ : std_logic;
SIGNAL \Add2~10_combout\ : std_logic;
SIGNAL \Add2~47_combout\ : std_logic;
SIGNAL \process_1:COUNT1[5]~regout\ : std_logic;
SIGNAL \Add2~11\ : std_logic;
SIGNAL \Add2~12_combout\ : std_logic;
SIGNAL \Add2~48_combout\ : std_logic;
SIGNAL \process_1:COUNT1[6]~regout\ : std_logic;
SIGNAL \Add2~13\ : std_logic;
SIGNAL \Add2~14_combout\ : std_logic;
SIGNAL \Add2~49_combout\ : std_logic;
SIGNAL \process_1:COUNT1[7]~regout\ : std_logic;
SIGNAL \Add2~15\ : std_logic;
SIGNAL \Add2~17\ : std_logic;
SIGNAL \Add2~18_combout\ : std_logic;
SIGNAL \Add2~50_combout\ : std_logic;
SIGNAL \process_1:COUNT1[9]~regout\ : std_logic;
SIGNAL \Add2~19\ : std_logic;
SIGNAL \Add2~21\ : std_logic;
SIGNAL \Add2~23\ : std_logic;
SIGNAL \Add2~25\ : std_logic;
SIGNAL \Add2~27\ : std_logic;
SIGNAL \Add2~29\ : std_logic;
SIGNAL \Add2~30_combout\ : std_logic;
SIGNAL \Add2~57_combout\ : std_logic;
SIGNAL \process_1:COUNT1[15]~regout\ : std_logic;
SIGNAL \Add2~31\ : std_logic;
SIGNAL \Add2~33\ : std_logic;
SIGNAL \Add2~34_combout\ : std_logic;
SIGNAL \Add2~59_combout\ : std_logic;
SIGNAL \process_1:COUNT1[17]~regout\ : std_logic;
SIGNAL \Add2~35\ : std_logic;
SIGNAL \Add2~36_combout\ : std_logic;
SIGNAL \Add2~38_combout\ : std_logic;
SIGNAL \process_1:COUNT1[18]~regout\ : std_logic;
SIGNAL \Add2~37\ : std_logic;
SIGNAL \Add2~39_combout\ : std_logic;
SIGNAL \Add2~41_combout\ : std_logic;
SIGNAL \process_1:COUNT1[19]~regout\ : std_logic;
SIGNAL \LessThan1~3_combout\ : std_logic;
SIGNAL \Add2~24_combout\ : std_logic;
SIGNAL \Add2~55_combout\ : std_logic;
SIGNAL \process_1:COUNT1[12]~feeder_combout\ : std_logic;
SIGNAL \process_1:COUNT1[12]~regout\ : std_logic;
SIGNAL \Add2~26_combout\ : std_logic;
SIGNAL \Add2~56_combout\ : std_logic;
SIGNAL \process_1:COUNT1[13]~regout\ : std_logic;
SIGNAL \Add2~20_combout\ : std_logic;
SIGNAL \Add2~52_combout\ : std_logic;
SIGNAL \process_1:COUNT1[10]~regout\ : std_logic;
SIGNAL \LessThan1~1_combout\ : std_logic;
SIGNAL \Add2~16_combout\ : std_logic;
SIGNAL \Add2~51_combout\ : std_logic;
SIGNAL \process_1:COUNT1[8]~feeder_combout\ : std_logic;
SIGNAL \process_1:COUNT1[8]~regout\ : std_logic;
SIGNAL \LessThan1~0_combout\ : std_logic;
SIGNAL \LessThan1~2_combout\ : std_logic;
SIGNAL \Add2~32_combout\ : std_logic;
SIGNAL \data_time_cp[6]~0_combout\ : std_logic;
SIGNAL \data_time_cp[6]~1_combout\ : std_logic;
SIGNAL \process_1:COUNT1[14]~regout\ : std_logic;
SIGNAL \Add2~28_combout\ : std_logic;
SIGNAL \Add2~54_combout\ : std_logic;
SIGNAL \data_time_cp[6]~5_combout\ : std_logic;
SIGNAL \process_1:COUNT1[4]~regout\ : std_logic;
SIGNAL \Add2~46_combout\ : std_logic;
SIGNAL \data_time_cp[6]~3_combout\ : std_logic;
SIGNAL \data_time_cp[6]~2_combout\ : std_logic;
SIGNAL \data_time_cp[6]~6_combout\ : std_logic;
SIGNAL \data_time_cp[6]~8_combout\ : std_logic;
SIGNAL \Add3~1\ : std_logic;
SIGNAL \Add3~3\ : std_logic;
SIGNAL \Add3~5\ : std_logic;
SIGNAL \Add3~7\ : std_logic;
SIGNAL \Add3~9\ : std_logic;
SIGNAL \Add3~11\ : std_logic;
SIGNAL \Add3~12_combout\ : std_logic;
SIGNAL \data_time_cp[6]~feeder_combout\ : std_logic;
SIGNAL \Add3~10_combout\ : std_logic;
SIGNAL \data_time_cp[5]~feeder_combout\ : std_logic;
SIGNAL \Add3~4_combout\ : std_logic;
SIGNAL \data_time_cp[2]~12_combout\ : std_logic;
SIGNAL \Add3~2_combout\ : std_logic;
SIGNAL \data_time_cp[1]~13_combout\ : std_logic;
SIGNAL \Add12~1\ : std_logic;
SIGNAL \Add12~3\ : std_logic;
SIGNAL \Add12~5\ : std_logic;
SIGNAL \Add12~7\ : std_logic;
SIGNAL \Add12~9\ : std_logic;
SIGNAL \Add12~11\ : std_logic;
SIGNAL \Add12~12_combout\ : std_logic;
SIGNAL \Add12~10_combout\ : std_logic;
SIGNAL \Add12~8_combout\ : std_logic;
SIGNAL \Add12~6_combout\ : std_logic;
SIGNAL \Add7~0_combout\ : std_logic;
SIGNAL \data_time_pp[0]~5_combout\ : std_logic;
SIGNAL \key4~combout\ : std_logic;
SIGNAL \process_1~1_combout\ : std_logic;
SIGNAL \data_time_pp[6]~1_combout\ : std_logic;
SIGNAL \Add7~1\ : std_logic;
SIGNAL \Add7~2_combout\ : std_logic;
SIGNAL \data_time_pp[1]~4_combout\ : std_logic;
SIGNAL \Add7~3\ : std_logic;
SIGNAL \Add7~4_combout\ : std_logic;
SIGNAL \data_time_pp[2]~3_combout\ : std_logic;
SIGNAL \Add12~2_combout\ : std_logic;
SIGNAL \Add12~0_combout\ : std_logic;
SIGNAL \Add13~1\ : std_logic;
SIGNAL \Add13~3\ : std_logic;
SIGNAL \Add13~5\ : std_logic;
SIGNAL \Add13~7\ : std_logic;
SIGNAL \Add13~9\ : std_logic;
SIGNAL \Add13~11\ : std_logic;
SIGNAL \Add13~13\ : std_logic;
SIGNAL \Add13~15\ : std_logic;
SIGNAL \Add13~16_combout\ : std_logic;
SIGNAL \Equal9~0_combout\ : std_logic;
SIGNAL \Add13~10_combout\ : std_logic;
SIGNAL \Add13~8_combout\ : std_logic;
SIGNAL \Equal9~3_combout\ : std_logic;
SIGNAL \Add13~2_combout\ : std_logic;
SIGNAL \data_time_count[0]~14_combout\ : std_logic;
SIGNAL \Add13~14_combout\ : std_logic;
SIGNAL \data_time_count[6]~27_combout\ : std_logic;
SIGNAL \Add13~4_combout\ : std_logic;
SIGNAL \LessThan2~1_cout\ : std_logic;
SIGNAL \LessThan2~3_cout\ : std_logic;
SIGNAL \LessThan2~5_cout\ : std_logic;
SIGNAL \LessThan2~7_cout\ : std_logic;
SIGNAL \LessThan2~9_cout\ : std_logic;
SIGNAL \LessThan2~11_cout\ : std_logic;
SIGNAL \LessThan2~13_cout\ : std_logic;
SIGNAL \LessThan2~15_cout\ : std_logic;
SIGNAL \LessThan2~16_combout\ : std_logic;
SIGNAL \data_time_nightout[6]~0_combout\ : std_logic;
SIGNAL \data_time_cp[6]~7_combout\ : std_logic;
SIGNAL \data_time_nightout[6]~7_combout\ : std_logic;
SIGNAL \data_time_nightout[3]~8_combout\ : std_logic;
SIGNAL \Add6~1\ : std_logic;
SIGNAL \Add6~2_combout\ : std_logic;
SIGNAL \Add6~0_combout\ : std_logic;
SIGNAL \data_time_nightout~1_combout\ : std_logic;
SIGNAL \data_time_nightout[6]~2_combout\ : std_logic;
SIGNAL \Add4~1\ : std_logic;
SIGNAL \Add4~2_combout\ : std_logic;
SIGNAL \data_time_nightout~10_combout\ : std_logic;
SIGNAL \Add6~3\ : std_logic;
SIGNAL \Add6~5\ : std_logic;
SIGNAL \Add6~7\ : std_logic;
SIGNAL \Add6~8_combout\ : std_logic;
SIGNAL \Add4~3\ : std_logic;
SIGNAL \Add4~4_combout\ : std_logic;
SIGNAL \Add6~4_combout\ : std_logic;
SIGNAL \data_time_nightout~9_combout\ : std_logic;
SIGNAL \Add4~5\ : std_logic;
SIGNAL \Add4~7\ : std_logic;
SIGNAL \Add4~8_combout\ : std_logic;
SIGNAL \data_time_nightout~5_combout\ : std_logic;
SIGNAL \Add6~9\ : std_logic;
SIGNAL \Add6~10_combout\ : std_logic;
SIGNAL \Add4~9\ : std_logic;
SIGNAL \Add4~10_combout\ : std_logic;
SIGNAL \data_time_nightout~4_combout\ : std_logic;
SIGNAL \Add6~11\ : std_logic;
SIGNAL \Add6~12_combout\ : std_logic;
SIGNAL \Add4~11\ : std_logic;
SIGNAL \Add4~12_combout\ : std_logic;
SIGNAL \data_time_nightout~3_combout\ : std_logic;
SIGNAL \data_h[1]~6_combout\ : std_logic;
SIGNAL \data_h[3]~10_combout\ : std_logic;
SIGNAL \Add27~0_combout\ : std_logic;
SIGNAL \Add27~1\ : std_logic;
SIGNAL \Add27~3\ : std_logic;
SIGNAL \Add27~4_combout\ : std_logic;
SIGNAL \Add27~5\ : std_logic;
SIGNAL \Add27~6_combout\ : std_logic;
SIGNAL \data_min_low~1_combout\ : std_logic;
SIGNAL \Add27~7\ : std_logic;
SIGNAL \Add27~8_combout\ : std_logic;
SIGNAL \Equal20~0_combout\ : std_logic;
SIGNAL \data_min_high[0]~4_combout\ : std_logic;
SIGNAL \Equal20~1_combout\ : std_logic;
SIGNAL \data_min_high~1_combout\ : std_logic;
SIGNAL \data_min_high~0_combout\ : std_logic;
SIGNAL \data_min_high[3]~2_combout\ : std_logic;
SIGNAL \data_min_high[3]~3_combout\ : std_logic;
SIGNAL \Equal21~0_combout\ : std_logic;
SIGNAL \data_h_high[0]~2_combout\ : std_logic;
SIGNAL \Equal23~0_combout\ : std_logic;
SIGNAL \Equal23~1_combout\ : std_logic;
SIGNAL \data_h[1]~7\ : std_logic;
SIGNAL \data_h[2]~8_combout\ : std_logic;
SIGNAL \data_h[2]~9\ : std_logic;
SIGNAL \data_h[3]~11\ : std_logic;
SIGNAL \data_h[4]~12_combout\ : std_logic;
SIGNAL \data_h[4]~13\ : std_logic;
SIGNAL \data_h[5]~15\ : std_logic;
SIGNAL \data_h[6]~16_combout\ : std_logic;
SIGNAL \Add29~0_combout\ : std_logic;
SIGNAL \LessThan4~1_cout\ : std_logic;
SIGNAL \LessThan4~3_cout\ : std_logic;
SIGNAL \LessThan4~5_cout\ : std_logic;
SIGNAL \LessThan4~7_cout\ : std_logic;
SIGNAL \LessThan4~9_cout\ : std_logic;
SIGNAL \LessThan4~11_cout\ : std_logic;
SIGNAL \LessThan4~12_combout\ : std_logic;
SIGNAL \data_time_nightin[5]~0_combout\ : std_logic;
SIGNAL \Add8~1\ : std_logic;
SIGNAL \Add8~3\ : std_logic;
SIGNAL \Add8~5\ : std_logic;
SIGNAL \Add8~7\ : std_logic;
SIGNAL \Add8~9\ : std_logic;
SIGNAL \Add8~11\ : std_logic;
SIGNAL \Add8~12_combout\ : std_logic;
SIGNAL \data_time_nightin[6]~1_combout\ : std_logic;
SIGNAL \Add8~10_combout\ : std_logic;
SIGNAL \data_time_nightin[5]~feeder_combout\ : std_logic;
SIGNAL \Add8~8_combout\ : std_logic;
SIGNAL \data_time_nightin[4]~2_combout\ : std_logic;
SIGNAL \Add8~2_combout\ : std_logic;
SIGNAL \data_time_nightin[1]~4_combout\ : std_logic;
SIGNAL \LessThan3~1_cout\ : std_logic;
SIGNAL \LessThan3~3_cout\ : std_logic;
SIGNAL \LessThan3~5_cout\ : std_logic;
SIGNAL \LessThan3~7_cout\ : std_logic;
SIGNAL \LessThan3~9_cout\ : std_logic;
SIGNAL \LessThan3~11_cout\ : std_logic;
SIGNAL \LessThan3~12_combout\ : std_logic;
SIGNAL \night~combout\ : std_logic;
SIGNAL \data_time_count~16_combout\ : std_logic;
SIGNAL \data_time_count~35_combout\ : std_logic;
SIGNAL \Equal9~1_combout\ : std_logic;
SIGNAL \Add13~12_combout\ : std_logic;
SIGNAL \Equal9~4_combout\ : std_logic;
SIGNAL \Equal9~5_combout\ : std_logic;
SIGNAL \key_flag~0_combout\ : std_logic;
SIGNAL \key_flag~regout\ : std_logic;
SIGNAL \process_3~0_combout\ : std_logic;
SIGNAL \data_time_count[1]~18\ : std_logic;
SIGNAL \data_time_count[2]~20\ : std_logic;
SIGNAL \data_time_count[3]~21_combout\ : std_logic;
SIGNAL \data_time_count[3]~22\ : std_logic;
SIGNAL \data_time_count[4]~23_combout\ : std_logic;
SIGNAL \data_time_count[4]~24\ : std_logic;
SIGNAL \data_time_count[5]~26\ : std_logic;
SIGNAL \data_time_count[6]~28\ : std_logic;
SIGNAL \data_time_count[7]~30\ : std_logic;
SIGNAL \data_time_count[8]~31_combout\ : std_logic;
SIGNAL \data_time_count[8]~32\ : std_logic;
SIGNAL \data_time_count[9]~33_combout\ : std_logic;
SIGNAL \data_mode_led~7_combout\ : std_logic;
SIGNAL \data_mode_led~6_combout\ : std_logic;
SIGNAL \Add12~13\ : std_logic;
SIGNAL \Add12~14_combout\ : std_logic;
SIGNAL \Equal8~3_combout\ : std_logic;
SIGNAL \Equal8~0_combout\ : std_logic;
SIGNAL \Add12~4_combout\ : std_logic;
SIGNAL \data_time_count[2]~19_combout\ : std_logic;
SIGNAL \Equal8~1_combout\ : std_logic;
SIGNAL \Equal8~4_combout\ : std_logic;
SIGNAL \data_time_count[7]~29_combout\ : std_logic;
SIGNAL \data_mode_led[0]~2_combout\ : std_logic;
SIGNAL \Add3~6_combout\ : std_logic;
SIGNAL \data_time_cp[3]~11_combout\ : std_logic;
SIGNAL \Equal7~1_combout\ : std_logic;
SIGNAL \Equal7~0_combout\ : std_logic;
SIGNAL \data_mode_led[0]~3_combout\ : std_logic;
SIGNAL \data_mode_led[0]~4_combout\ : std_logic;
SIGNAL \data_mode_led[0]~5_combout\ : std_logic;
SIGNAL \led_c~2_combout\ : std_logic;
SIGNAL \data_mode_led[0]~8_combout\ : std_logic;
SIGNAL \led_c~3_combout\ : std_logic;
SIGNAL \Equal4~0_combout\ : std_logic;
SIGNAL \Equal5~0_combout\ : std_logic;
SIGNAL \div|data_s~7_combout\ : std_logic;
SIGNAL \div|data_s~2_combout\ : std_logic;
SIGNAL \div|Add2~1\ : std_logic;
SIGNAL \div|Add2~2_combout\ : std_logic;
SIGNAL \div|Add2~3\ : std_logic;
SIGNAL \div|Add2~5\ : std_logic;
SIGNAL \div|Add2~7\ : std_logic;
SIGNAL \div|Add2~8_combout\ : std_logic;
SIGNAL \div|Add2~9\ : std_logic;
SIGNAL \div|Add2~10_combout\ : std_logic;
SIGNAL \div|data_s~0_combout\ : std_logic;
SIGNAL \div|Add2~11\ : std_logic;
SIGNAL \div|Add2~12_combout\ : std_logic;
SIGNAL \div|Add2~13\ : std_logic;
SIGNAL \div|Add2~14_combout\ : std_logic;
SIGNAL \div|data_s~1_combout\ : std_logic;
SIGNAL \div|Add2~15\ : std_logic;
SIGNAL \div|Add2~16_combout\ : std_logic;
SIGNAL \div|data_s~3_combout\ : std_logic;
SIGNAL \div|Add2~17\ : std_logic;
SIGNAL \div|Add2~19\ : std_logic;
SIGNAL \div|Add2~20_combout\ : std_logic;
SIGNAL \div|data_s~4_combout\ : std_logic;
SIGNAL \div|Add2~21\ : std_logic;
SIGNAL \div|Add2~22_combout\ : std_logic;
SIGNAL \div|Add2~23\ : std_logic;
SIGNAL \div|Add2~24_combout\ : std_logic;
SIGNAL \div|Add2~25\ : std_logic;
SIGNAL \div|Add2~26_combout\ : std_logic;
SIGNAL \div|data_s~5_combout\ : std_logic;
SIGNAL \div|Add2~27\ : std_logic;
SIGNAL \div|Add2~28_combout\ : std_logic;
SIGNAL \div|Add2~29\ : std_logic;
SIGNAL \div|Add2~30_combout\ : std_logic;
SIGNAL \div|Add2~31\ : std_logic;
SIGNAL \div|Add2~33\ : std_logic;
SIGNAL \div|Add2~34_combout\ : std_logic;
SIGNAL \div|data_s~6_combout\ : std_logic;
SIGNAL \div|Add2~35\ : std_logic;
SIGNAL \div|Add2~37\ : std_logic;
SIGNAL \div|Add2~39\ : std_logic;
SIGNAL \div|Add2~40_combout\ : std_logic;
SIGNAL \div|Add2~41\ : std_logic;
SIGNAL \div|Add2~42_combout\ : std_logic;
SIGNAL \div|data_s~8_combout\ : std_logic;
SIGNAL \div|Add2~43\ : std_logic;
SIGNAL \div|Add2~44_combout\ : std_logic;
SIGNAL \div|Add2~45\ : std_logic;
SIGNAL \div|Add2~46_combout\ : std_logic;
SIGNAL \div|Equal2~6_combout\ : std_logic;
SIGNAL \div|Add2~47\ : std_logic;
SIGNAL \div|Add2~48_combout\ : std_logic;
SIGNAL \div|Add2~49\ : std_logic;
SIGNAL \div|Add2~50_combout\ : std_logic;
SIGNAL \div|Add2~51\ : std_logic;
SIGNAL \div|Add2~52_combout\ : std_logic;
SIGNAL \div|Equal2~7_combout\ : std_logic;
SIGNAL \div|Add2~18_combout\ : std_logic;
SIGNAL \div|Equal2~2_combout\ : std_logic;
SIGNAL \div|Equal2~1_combout\ : std_logic;
SIGNAL \div|Equal2~3_combout\ : std_logic;
SIGNAL \div|Equal2~4_combout\ : std_logic;
SIGNAL \div|Equal2~8_combout\ : std_logic;
SIGNAL \div|Q_s~0_combout\ : std_logic;
SIGNAL \div|Q_s~regout\ : std_logic;
SIGNAL \div|Q_s~clkctrl_outclk\ : std_logic;
SIGNAL \Equal8~5_combout\ : std_logic;
SIGNAL \led_p~0_combout\ : std_logic;
SIGNAL \data_time_count[5]~25_combout\ : std_logic;
SIGNAL \Add18~1\ : std_logic;
SIGNAL \Add18~3\ : std_logic;
SIGNAL \Add18~5\ : std_logic;
SIGNAL \Add18~7\ : std_logic;
SIGNAL \Add18~9\ : std_logic;
SIGNAL \Add18~11\ : std_logic;
SIGNAL \Add18~13\ : std_logic;
SIGNAL \Add18~15\ : std_logic;
SIGNAL \Add18~17\ : std_logic;
SIGNAL \Add18~19\ : std_logic;
SIGNAL \Add18~20_combout\ : std_logic;
SIGNAL \Add18~18_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ : std_logic;
SIGNAL \Add18~16_combout\ : std_logic;
SIGNAL \Add18~8_combout\ : std_logic;
SIGNAL \Add18~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ : std_logic;
SIGNAL \Add18~12_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ : std_logic;
SIGNAL \Add18~14_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[25]~61_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[24]~64_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[33]~110_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[34]~65_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[32]~124_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[31]~69_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[30]~70_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[39]~112_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[38]~74_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[37]~76_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[36]~78_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[46]~79_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[45]~115_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[44]~125_combout\ : std_logic;
SIGNAL \Add18~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[43]~82_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[42]~84_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[52]~86_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[51]~87_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[50]~118_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[49]~89_combout\ : std_logic;
SIGNAL \Add18~0_combout\ : std_logic;
SIGNAL \Add18~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[48]~92_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[58]~93_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[57]~94_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[56]~95_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[55]~96_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[54]~99_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[64]~100_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[63]~122_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[62]~123_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[61]~103_combout\ : std_logic;
SIGNAL \Add18~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|StageOut[60]~105_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~3\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~5\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~6_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[3]~3_combout\ : std_logic;
SIGNAL \tmp_seg7data~9_combout\ : std_logic;
SIGNAL \Add16~1\ : std_logic;
SIGNAL \Add16~3\ : std_logic;
SIGNAL \Add16~5\ : std_logic;
SIGNAL \Add16~7\ : std_logic;
SIGNAL \Add16~9\ : std_logic;
SIGNAL \Add16~11\ : std_logic;
SIGNAL \Add16~13\ : std_logic;
SIGNAL \Add16~15\ : std_logic;
SIGNAL \Add16~17\ : std_logic;
SIGNAL \Add16~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[70]~138_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[69]~139_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\ : std_logic;
SIGNAL \Add16~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[65]~147_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[83]~149_combout\ : std_logic;
SIGNAL \Add16~19\ : std_logic;
SIGNAL \Add16~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~151_combout\ : std_logic;
SIGNAL \Add16~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[79]~154_combout\ : std_logic;
SIGNAL \Add16~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[78]~155_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~157_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~158_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[96]~159_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[94]~161_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~162_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\ : std_logic;
SIGNAL \Add16~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[91]~165_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[112]~167_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~169_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~171_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\ : std_logic;
SIGNAL \Add16~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[123]~181_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[118]~186_combout\ : std_logic;
SIGNAL \Add16~6_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[117]~188_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[140]~190_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[138]~192_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[137]~193_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[136]~194_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[133]~197_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~198_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[131]~200_combout\ : std_logic;
SIGNAL \Add16~4_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[130]~202_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[154]~205_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[153]~206_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[152]~207_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[151]~208_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[149]~254_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\ : std_logic;
SIGNAL \Add16~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[159]~219_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[158]~218_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod0|auto_generated|divider|divider|StageOut[157]~217_combout\ : std_logic;
SIGNAL \Add16~0_combout\ : std_logic;
SIGNAL \tmp_seg7data~10_combout\ : std_logic;
SIGNAL \Add17~1\ : std_logic;
SIGNAL \Add17~3\ : std_logic;
SIGNAL \Add17~5\ : std_logic;
SIGNAL \Add17~6_combout\ : std_logic;
SIGNAL \data_count_seg~3_combout\ : std_logic;
SIGNAL \data_count_seg[1]~0_combout\ : std_logic;
SIGNAL \data_count_seg~1_combout\ : std_logic;
SIGNAL \data_count_seg[3]~2_combout\ : std_logic;
SIGNAL \Equal18~0_combout\ : std_logic;
SIGNAL \data_mode_led~9_combout\ : std_logic;
SIGNAL \Equal17~0_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~66_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~46_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~2_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~3_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~47_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~48_combout\ : std_logic;
SIGNAL \Equal11~0_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~49_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~40_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[24]~39_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[23]~41_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[32]~46_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[29]~50_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[28]~51_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[40]~64_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod5|auto_generated|divider|divider|StageOut[45]~63_combout\ : std_logic;
SIGNAL \tmp_seg7data[3]~41_combout\ : std_logic;
SIGNAL \Add7~5\ : std_logic;
SIGNAL \Add7~6_combout\ : std_logic;
SIGNAL \data_time_pp[3]~2_combout\ : std_logic;
SIGNAL \Add7~7\ : std_logic;
SIGNAL \Add7~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[18]~27_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[21]~37_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Add3~8_combout\ : std_logic;
SIGNAL \data_time_cp[4]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[24]~38_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[23]~40_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[22]~42_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[21]~44_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[31]~47_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[29]~49_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[28]~52_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[35]~54_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[40]~55_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[39]~65_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[38]~57_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod3|auto_generated|divider|divider|StageOut[43]~61_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~22_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~23_combout\ : std_logic;
SIGNAL \Add17~2_combout\ : std_logic;
SIGNAL \Add7~9\ : std_logic;
SIGNAL \Add7~10_combout\ : std_logic;
SIGNAL \Add24~1\ : std_logic;
SIGNAL \Add24~3\ : std_logic;
SIGNAL \Add24~5\ : std_logic;
SIGNAL \Add24~7\ : std_logic;
SIGNAL \Add24~9\ : std_logic;
SIGNAL \Add24~10_combout\ : std_logic;
SIGNAL \Add24~8_combout\ : std_logic;
SIGNAL \Add24~4_combout\ : std_logic;
SIGNAL \Add24~2_combout\ : std_logic;
SIGNAL \Add25~1\ : std_logic;
SIGNAL \Add25~3\ : std_logic;
SIGNAL \Add25~5\ : std_logic;
SIGNAL \Add25~7\ : std_logic;
SIGNAL \Add25~9\ : std_logic;
SIGNAL \Add25~11\ : std_logic;
SIGNAL \Add25~13\ : std_logic;
SIGNAL \Add25~15\ : std_logic;
SIGNAL \Add25~16_combout\ : std_logic;
SIGNAL \Add25~14_combout\ : std_logic;
SIGNAL \Add25~8_combout\ : std_logic;
SIGNAL \Add25~6_combout\ : std_logic;
SIGNAL \Add26~1\ : std_logic;
SIGNAL \Add26~3\ : std_logic;
SIGNAL \Add26~5\ : std_logic;
SIGNAL \Add26~7\ : std_logic;
SIGNAL \Add26~9\ : std_logic;
SIGNAL \Add26~11\ : std_logic;
SIGNAL \Add26~13\ : std_logic;
SIGNAL \Add26~15\ : std_logic;
SIGNAL \Add26~17\ : std_logic;
SIGNAL \Add26~19\ : std_logic;
SIGNAL \Add26~20_combout\ : std_logic;
SIGNAL \Add22~1\ : std_logic;
SIGNAL \Add22~2_combout\ : std_logic;
SIGNAL \Add26~10_combout\ : std_logic;
SIGNAL \Add26~8_combout\ : std_logic;
SIGNAL \Add22~3\ : std_logic;
SIGNAL \Add22~5\ : std_logic;
SIGNAL \Add22~7\ : std_logic;
SIGNAL \Add22~9\ : std_logic;
SIGNAL \Add22~11\ : std_logic;
SIGNAL \Add22~13\ : std_logic;
SIGNAL \Add22~15\ : std_logic;
SIGNAL \Add22~17\ : std_logic;
SIGNAL \Add22~18_combout\ : std_logic;
SIGNAL \Add22~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[70]~138_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[69]~139_combout\ : std_logic;
SIGNAL \Add22~19\ : std_logic;
SIGNAL \Add22~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[68]~140_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[67]~142_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[66]~144_combout\ : std_logic;
SIGNAL \Add22~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[65]~146_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[82]~150_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[81]~151_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[80]~152_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[79]~153_combout\ : std_logic;
SIGNAL \Add22~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[78]~155_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~157_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[92]~164_combout\ : std_logic;
SIGNAL \Add22~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[91]~166_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[110]~169_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[109]~170_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[107]~172_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[105]~174_combout\ : std_logic;
SIGNAL \Add22~8_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[104]~176_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~178_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[125]~179_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[120]~184_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[118]~186_combout\ : std_logic;
SIGNAL \Add22~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[117]~189_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[139]~191_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[137]~193_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~196_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[133]~197_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[131]~200_combout\ : std_logic;
SIGNAL \Add22~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[130]~202_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[154]~249_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[153]~250_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[152]~251_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[151]~252_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[149]~254_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[148]~255_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ : std_logic;
SIGNAL \Mod1|auto_generated|divider|divider|StageOut[157]~217_combout\ : std_logic;
SIGNAL \tmp_seg7data~13_combout\ : std_logic;
SIGNAL \Add23~1\ : std_logic;
SIGNAL \Add23~2_combout\ : std_logic;
SIGNAL \data_mode_led~10_combout\ : std_logic;
SIGNAL \Equal13~0_combout\ : std_logic;
SIGNAL \Add26~14_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~0_combout\ : std_logic;
SIGNAL \Add26~16_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|_~1_combout\ : std_logic;
SIGNAL \Add26~2_combout\ : std_logic;
SIGNAL \Add26~4_combout\ : std_logic;
SIGNAL \Add26~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[27]~73_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[26]~76_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[25]~77_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[24]~121_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[30]~83_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[33]~137_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[32]~138_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[31]~122_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[38]~125_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[37]~89_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[36]~90_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[44]~139_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[43]~95_combout\ : std_logic;
SIGNAL \Add26~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[39]~124_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[46]~126_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[45]~127_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[52]~99_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[51]~100_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[50]~130_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[49]~102_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[48]~104_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[58]~131_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[57]~132_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[56]~140_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[55]~109_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[54]~111_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[64]~113_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[63]~134_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[62]~115_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[61]~117_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|StageOut[60]~118_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~1\ : std_logic;
SIGNAL \Div1|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~24_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~25_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|op_1~2_combout\ : std_logic;
SIGNAL \Div0|auto_generated|divider|quotient[1]~1_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~26_combout\ : std_logic;
SIGNAL \Add27~2_combout\ : std_logic;
SIGNAL \data_min_low~0_combout\ : std_logic;
SIGNAL \Add29~1\ : std_logic;
SIGNAL \Add29~2_combout\ : std_logic;
SIGNAL \data_h_low~0_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~28_combout\ : std_logic;
SIGNAL \tmp_seg7data[1]~29_combout\ : std_logic;
SIGNAL \Add8~0_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Add8~6_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Add8~4_combout\ : std_logic;
SIGNAL \data_time_nightin[2]~3_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[15]~32_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[17]~28_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[22]~35_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[23]~47_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~4_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~5_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[28]~40_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[27]~49_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[26]~42_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|StageOut[25]~45_combout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~6_combout\ : std_logic;
SIGNAL \tmp_seg7data[0]~7_combout\ : std_logic;
SIGNAL \dis|Mux6~0_combout\ : std_logic;
SIGNAL \Add29~3\ : std_logic;
SIGNAL \Add29~5\ : std_logic;
SIGNAL \Add29~6_combout\ : std_logic;
SIGNAL \data_h_low~1_combout\ : std_logic;
SIGNAL \Add29~7\ : std_logic;
SIGNAL \Add29~8_combout\ : std_logic;
SIGNAL \tmp_seg7data[4]~63_combout\ : std_logic;
SIGNAL \tmp_seg7data[4]~64_combout\ : std_logic;
SIGNAL \tmp_seg7data[4]~65_combout\ : std_logic;
SIGNAL \dis|Mux6~1_combout\ : std_logic;
SIGNAL \dis|Mux5~0_combout\ : std_logic;
SIGNAL \dis|Mux5~1_combout\ : std_logic;
SIGNAL \dis|Mux4~0_combout\ : std_logic;
SIGNAL \dis|Mux4~1_combout\ : std_logic;
SIGNAL \dis|Mux3~0_combout\ : std_logic;
SIGNAL \dis|Mux3~1_combout\ : std_logic;
SIGNAL \dis|Mux2~0_combout\ : std_logic;
SIGNAL \dis|Mux2~1_combout\ : std_logic;
SIGNAL \dis|Mux1~0_combout\ : std_logic;
SIGNAL \dis|Mux1~1_combout\ : std_logic;
SIGNAL \dis|Mux0~0_combout\ : std_logic;
SIGNAL \dis|Mux0~1_combout\ : std_logic;
SIGNAL \seg7com~0_combout\ : std_logic;
SIGNAL \tmp_seg7data~51_combout\ : std_logic;
SIGNAL tmp_seg7data : std_logic_vector(4 DOWNTO 0);
SIGNAL led_p : std_logic_vector(1 DOWNTO 0);
SIGNAL data_min_low : std_logic_vector(4 DOWNTO 0);
SIGNAL COUNT1 : std_logic_vector(19 DOWNTO 0);
SIGNAL data_min_high : std_logic_vector(3 DOWNTO 0);
SIGNAL data_h_low : std_logic_vector(4 DOWNTO 0);
SIGNAL \div|data_ms\ : std_logic_vector(19 DOWNTO 0);
SIGNAL data_time_nightout : std_logic_vector(6 DOWNTO 0);
SIGNAL data_time_nightin : std_logic_vector(6 DOWNTO 0);
SIGNAL \div|data_s\ : std_logic_vector(26 DOWNTO 0);
SIGNAL data_mode : std_logic_vector(3 DOWNTO 0);
SIGNAL data_count_seg : std_logic_vector(3 DOWNTO 0);
SIGNAL data_mode_led : std_logic_vector(3 DOWNTO 0);
SIGNAL data_time_count : std_logic_vector(9 DOWNTO 0);
SIGNAL data_time_cp : std_logic_vector(6 DOWNTO 0);
SIGNAL led_c : std_logic_vector(1 DOWNTO 0);
SIGNAL data_h : std_logic_vector(6 DOWNTO 0);
SIGNAL data_h_high : std_logic_vector(3 DOWNTO 0);
SIGNAL \div|data_min\ : std_logic_vector(6 DOWNTO 0);
SIGNAL data_time_pp : std_logic_vector(6 DOWNTO 0);
SIGNAL \ALT_INV_key6~combout\ : std_logic;
SIGNAL \dis|ALT_INV_Mux0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal18~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal17~0_combout\ : std_logic;
SIGNAL ALT_INV_led_p : std_logic_vector(0 DOWNTO 0);
SIGNAL \ALT_INV_Equal4~0_combout\ : std_logic;

BEGIN

ww_key1 <= key1;
ww_key2 <= key2;
ww_key3 <= key3;
ww_key4 <= key4;
ww_key5 <= key5;
ww_key6 <= key6;
ww_sysclk <= sysclk;
led_c_r <= ww_led_c_r;
led_c_y <= ww_led_c_y;
led_c_g <= ww_led_c_g;
led_p_r <= ww_led_p_r;
led_p_g <= ww_led_p_g;
seg7data <= ww_seg7data;
seg7com <= ww_seg7com;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\div|Q_s~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \div|Q_s~regout\);

\div|Q_ms~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \div|Q_ms~regout\);

\div|Q_min~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \div|Q_min~regout\);

\sysclk~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \sysclk~combout\);

\process_1~0clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \process_1~0_combout\);
\ALT_INV_key6~combout\ <= NOT \key6~combout\;
\dis|ALT_INV_Mux0~1_combout\ <= NOT \dis|Mux0~1_combout\;
\ALT_INV_Equal18~0_combout\ <= NOT \Equal18~0_combout\;
\ALT_INV_Equal17~0_combout\ <= NOT \Equal17~0_combout\;
ALT_INV_led_p(0) <= NOT led_p(0);
\ALT_INV_Equal4~0_combout\ <= NOT \Equal4~0_combout\;

-- Location: LCCOMB_X17_Y8_N22
\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_nightin(4) $ (GND)
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(!data_time_nightin(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(4),
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y8_N26
\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_nightin(6) & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_nightin(6) & 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_nightin(6) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(6),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y8_N10
\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div4|auto_generated|divider|divider|StageOut[15]~33_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div4|auto_generated|divider|divider|StageOut[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X17_Y8_N12
\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[16]~31_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[16]~30_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[16]~30_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[16]~31_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X17_Y8_N14
\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~28_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~28_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X18_Y8_N20
\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div4|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div4|auto_generated|divider|divider|StageOut[20]~39_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div4|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datad => VCC,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X21_Y10_N22
\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_nightout(4) $ (VCC)
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(data_time_nightout(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(4),
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X21_Y10_N26
\Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_nightout(6) & (\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_nightout(6) & 
-- (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_nightout(6) & !\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(6),
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X21_Y11_N22
\Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[17]~28_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[17]~28_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[17]~29_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[17]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X22_Y11_N22
\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[21]~37_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[21]~36_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[21]~36_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[21]~37_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X21_Y9_N8
\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_pp(4) $ (VCC)
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(data_time_pp(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_pp(4),
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X21_Y8_N4
\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~29_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~29_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X21_Y7_N0
\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~39_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div2|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X21_Y7_N2
\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[21]~36_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[21]~37_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[21]~37_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[21]~36_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y6_N8
\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_cp(6) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_cp(6) & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & VCC))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_cp(6) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(6),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X12_Y6_N16
\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~33_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div3|auto_generated|divider|divider|StageOut[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X12_Y6_N18
\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[16]~31_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[16]~30_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[16]~30_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[16]~31_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X9_Y10_N2
\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[9]~5_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)) # 
-- (!\Div0|auto_generated|divider|my_abs_num|cs2a[9]~5_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((\Div0|auto_generated|divider|my_abs_num|cs2a[9]~5_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[9]~5_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X9_Y10_N4
\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div0|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div0|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X9_Y10_N6
\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X10_Y9_N18
\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~124_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~124_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[32]~124_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[32]~124_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X10_Y9_N20
\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[33]~66_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[33]~110_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~66_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[33]~110_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~66_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[33]~110_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[33]~66_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~110_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X10_Y7_N8
\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[37]~75_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[37]~76_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~75_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[37]~76_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[37]~75_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[37]~76_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[37]~75_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[37]~76_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X10_Y7_N10
\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[38]~113_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~74_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[38]~113_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~74_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~113_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[38]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~113_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[38]~74_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X9_Y7_N4
\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[42]~85_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~84_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[42]~85_combout\) # (\Div0|auto_generated|divider|divider|StageOut[42]~84_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[42]~85_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[42]~84_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X9_Y7_N6
\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[43]~83_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[43]~82_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~83_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[43]~82_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[43]~83_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[43]~82_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[43]~83_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[43]~82_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X12_Y7_N20
\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[48]~91_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~92_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[48]~91_combout\) # (\Div0|auto_generated|divider|divider|StageOut[48]~92_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[48]~91_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[48]~92_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X13_Y7_N20
\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[54]~98_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~99_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[54]~98_combout\) # (\Div0|auto_generated|divider|divider|StageOut[54]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[54]~98_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[54]~99_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X13_Y7_N22
\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[55]~97_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[55]~96_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~97_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[55]~96_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[55]~97_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[55]~96_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[55]~97_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~96_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X13_Y7_N24
\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[56]~126_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~95_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[56]~126_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~95_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~126_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[56]~95_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[56]~95_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X17_Y5_N2
\Div0|auto_generated|divider|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~0_combout\ = \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ $ (VCC)
-- \Div0|auto_generated|divider|op_1~1\ = CARRY(\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|op_1~0_combout\,
	cout => \Div0|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X17_Y5_N14
\Add17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add17~0_combout\ = (\Add18~20_combout\ & (!\tmp_seg7data~10_combout\ & VCC)) # (!\Add18~20_combout\ & (\tmp_seg7data~10_combout\ $ (GND)))
-- \Add17~1\ = CARRY((!\Add18~20_combout\ & !\tmp_seg7data~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \tmp_seg7data~10_combout\,
	datad => VCC,
	combout => \Add17~0_combout\,
	cout => \Add17~1\);

-- Location: LCCOMB_X12_Y10_N12
\Add24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~0_combout\ = (data_time_cp(0) & (data_time_pp(0) $ (GND))) # (!data_time_cp(0) & (!data_time_pp(0) & VCC))
-- \Add24~1\ = CARRY((data_time_cp(0) & !data_time_pp(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(0),
	datab => data_time_pp(0),
	datad => VCC,
	combout => \Add24~0_combout\,
	cout => \Add24~1\);

-- Location: LCCOMB_X8_Y9_N8
\Add25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~0_combout\ = \Add24~0_combout\ $ (VCC)
-- \Add25~1\ = CARRY(\Add24~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add24~0_combout\,
	datad => VCC,
	combout => \Add25~0_combout\,
	cout => \Add25~1\);

-- Location: LCCOMB_X8_Y9_N10
\Add25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~2_combout\ = (\Add24~2_combout\ & (\Add25~1\ & VCC)) # (!\Add24~2_combout\ & (!\Add25~1\))
-- \Add25~3\ = CARRY((!\Add24~2_combout\ & !\Add25~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add24~2_combout\,
	datad => VCC,
	cin => \Add25~1\,
	combout => \Add25~2_combout\,
	cout => \Add25~3\);

-- Location: LCCOMB_X8_Y9_N12
\Add25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~4_combout\ = (\Add24~4_combout\ & (\Add25~3\ $ (GND))) # (!\Add24~4_combout\ & (!\Add25~3\ & VCC))
-- \Add25~5\ = CARRY((\Add24~4_combout\ & !\Add25~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add24~4_combout\,
	datad => VCC,
	cin => \Add25~3\,
	combout => \Add25~4_combout\,
	cout => \Add25~5\);

-- Location: LCCOMB_X12_Y10_N18
\Add24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~6_combout\ = (data_time_cp(3) & ((data_time_pp(3) & ((\Add24~5\) # (GND))) # (!data_time_pp(3) & (!\Add24~5\)))) # (!data_time_cp(3) & ((data_time_pp(3) & (!\Add24~5\)) # (!data_time_pp(3) & (\Add24~5\ & VCC))))
-- \Add24~7\ = CARRY((data_time_cp(3) & ((data_time_pp(3)) # (!\Add24~5\))) # (!data_time_cp(3) & (data_time_pp(3) & !\Add24~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(3),
	datab => data_time_pp(3),
	datad => VCC,
	cin => \Add24~5\,
	combout => \Add24~6_combout\,
	cout => \Add24~7\);

-- Location: LCCOMB_X12_Y10_N22
\Add24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~10_combout\ = (data_time_cp(5) & ((data_time_pp(5) & (\Add24~9\ & VCC)) # (!data_time_pp(5) & (!\Add24~9\)))) # (!data_time_cp(5) & ((data_time_pp(5) & (!\Add24~9\)) # (!data_time_pp(5) & ((\Add24~9\) # (GND)))))
-- \Add24~11\ = CARRY((data_time_cp(5) & (!data_time_pp(5) & !\Add24~9\)) # (!data_time_cp(5) & ((!\Add24~9\) # (!data_time_pp(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(5),
	datab => data_time_pp(5),
	datad => VCC,
	cin => \Add24~9\,
	combout => \Add24~10_combout\,
	cout => \Add24~11\);

-- Location: LCCOMB_X12_Y10_N24
\Add24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~12_combout\ = ((data_time_pp(6) $ (data_time_cp(6) $ (!\Add24~11\)))) # (GND)
-- \Add24~13\ = CARRY((data_time_pp(6) & ((data_time_cp(6)) # (!\Add24~11\))) # (!data_time_pp(6) & (data_time_cp(6) & !\Add24~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(6),
	datab => data_time_cp(6),
	datad => VCC,
	cin => \Add24~11\,
	combout => \Add24~12_combout\,
	cout => \Add24~13\);

-- Location: LCCOMB_X12_Y10_N26
\Add24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~14_combout\ = \Add24~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add24~13\,
	combout => \Add24~14_combout\);

-- Location: LCCOMB_X8_Y9_N18
\Add25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~10_combout\ = (\Add24~10_combout\ & (!\Add25~9\)) # (!\Add24~10_combout\ & ((\Add25~9\) # (GND)))
-- \Add25~11\ = CARRY((!\Add25~9\) # (!\Add24~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add24~10_combout\,
	datad => VCC,
	cin => \Add25~9\,
	combout => \Add25~10_combout\,
	cout => \Add25~11\);

-- Location: LCCOMB_X8_Y9_N20
\Add25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~12_combout\ = (\Add24~12_combout\ & (\Add25~11\ $ (GND))) # (!\Add24~12_combout\ & (!\Add25~11\ & VCC))
-- \Add25~13\ = CARRY((\Add24~12_combout\ & !\Add25~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add24~12_combout\,
	datad => VCC,
	cin => \Add25~11\,
	combout => \Add25~12_combout\,
	cout => \Add25~13\);

-- Location: LCCOMB_X9_Y9_N12
\Add26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~12_combout\ = ((\Add25~12_combout\ $ (data_time_count(6) $ (\Add26~11\)))) # (GND)
-- \Add26~13\ = CARRY((\Add25~12_combout\ & ((!\Add26~11\) # (!data_time_count(6)))) # (!\Add25~12_combout\ & (!data_time_count(6) & !\Add26~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~12_combout\,
	datab => data_time_count(6),
	datad => VCC,
	cin => \Add26~11\,
	combout => \Add26~12_combout\,
	cout => \Add26~13\);

-- Location: LCCOMB_X9_Y9_N18
\Add26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~18_combout\ = (data_time_count(9) & ((\Add26~17\) # (GND))) # (!data_time_count(9) & (!\Add26~17\))
-- \Add26~19\ = CARRY((data_time_count(9)) # (!\Add26~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(9),
	datad => VCC,
	cin => \Add26~17\,
	combout => \Add26~18_combout\,
	cout => \Add26~19\);

-- Location: LCCOMB_X7_Y7_N12
\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)) # 
-- (!\Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((\Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X7_Y7_N14
\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ $ (GND))) # 
-- (!\Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & VCC))
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((\Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X7_Y7_N16
\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = !\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY(!\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X6_Y6_N10
\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[24]~120_combout\) # (\Div1|auto_generated|divider|divider|StageOut[24]~121_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[24]~120_combout\) # (\Div1|auto_generated|divider|divider|StageOut[24]~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[24]~120_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[24]~121_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X6_Y6_N12
\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[25]~78_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[25]~77_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[25]~78_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[25]~77_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[25]~78_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[25]~77_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[25]~78_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[25]~77_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X6_Y6_N14
\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[26]~75_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~76_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[26]~75_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~76_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[26]~75_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[26]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[26]~75_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[26]~76_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X6_Y6_N16
\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[27]~74_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[27]~73_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[27]~74_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[27]~73_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[27]~74_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[27]~73_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[27]~74_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[27]~73_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X8_Y6_N16
\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[36]~91_combout\) # (\Div1|auto_generated|divider|divider|StageOut[36]~90_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[36]~91_combout\) # (\Div1|auto_generated|divider|divider|StageOut[36]~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[36]~91_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[36]~90_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X8_Y6_N18
\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[37]~88_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[37]~89_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[37]~88_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[37]~89_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[37]~88_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[37]~89_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[37]~88_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[37]~89_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X8_Y6_N20
\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~125_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~125_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[38]~87_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[38]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~125_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X8_Y6_N22
\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[39]~124_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[39]~124_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[39]~124_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[39]~124_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X9_Y6_N0
\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[42]~97_combout\) # (\Div1|auto_generated|divider|divider|StageOut[42]~98_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[42]~97_combout\) # (\Div1|auto_generated|divider|divider|StageOut[42]~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[42]~97_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X9_Y6_N6
\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[45]~93_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[45]~127_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[45]~93_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[45]~127_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[45]~93_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[45]~127_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[45]~93_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~127_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X9_Y5_N4
\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[48]~105_combout\) # (\Div1|auto_generated|divider|divider|StageOut[48]~104_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[48]~105_combout\) # (\Div1|auto_generated|divider|divider|StageOut[48]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[48]~105_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[48]~104_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X9_Y5_N8
\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[50]~101_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[50]~130_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[50]~101_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[50]~130_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[50]~101_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[50]~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~101_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[50]~130_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X9_Y5_N10
\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[51]~129_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[51]~100_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~129_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[51]~100_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[51]~129_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[51]~100_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~129_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[51]~100_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X10_Y5_N4
\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[54]~112_combout\) # (\Div1|auto_generated|divider|divider|StageOut[54]~111_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[54]~112_combout\) # (\Div1|auto_generated|divider|divider|StageOut[54]~111_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[54]~112_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[54]~111_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X10_Y5_N8
\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[56]~108_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[56]~140_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[56]~108_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[56]~140_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[56]~108_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[56]~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[56]~108_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~140_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X10_Y6_N12
\Div1|auto_generated|divider|op_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~0_combout\ = \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ $ (VCC)
-- \Div1|auto_generated|divider|op_1~1\ = CARRY(\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|op_1~0_combout\,
	cout => \Div1|auto_generated|divider|op_1~1\);

-- Location: LCCOMB_X8_Y5_N10
\Add22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~0_combout\ = (\tmp_seg7data~12_combout\ & (!\Add26~20_combout\ & VCC)) # (!\tmp_seg7data~12_combout\ & (\Add26~20_combout\ $ (GND)))
-- \Add22~1\ = CARRY((!\tmp_seg7data~12_combout\ & !\Add26~20_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data~12_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	combout => \Add22~0_combout\,
	cout => \Add22~1\);

-- Location: LCCOMB_X9_Y6_N16
\Add23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add23~0_combout\ = (\Add26~20_combout\ & (!\tmp_seg7data~13_combout\ & VCC)) # (!\Add26~20_combout\ & (\tmp_seg7data~13_combout\ $ (GND)))
-- \Add23~1\ = CARRY((!\Add26~20_combout\ & !\tmp_seg7data~13_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \tmp_seg7data~13_combout\,
	datad => VCC,
	combout => \Add23~0_combout\,
	cout => \Add23~1\);

-- Location: LCCOMB_X22_Y10_N18
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_nightout(4) $ (VCC)
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(data_time_nightout(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(4),
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X25_Y10_N22
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[29]~49_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[29]~50_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[29]~50_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[29]~49_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X25_Y10_N26
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X25_Y10_N28
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[32]~46_combout\))))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[32]~46_combout\) # (GND))))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X24_Y8_N10
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[35]~54_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[35]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X24_Y8_N12
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X24_Y8_N16
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[38]~66_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[38]~57_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[38]~66_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[38]~57_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[38]~66_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[38]~57_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X17_Y7_N12
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_nightin(4) $ (GND)
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(!data_time_nightin(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(4),
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y7_N14
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_nightin(5) & (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_nightin(5) & 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_nightin(5) & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(5),
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y7_N16
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_nightin(6) & (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_nightin(6) & 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_nightin(6) & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(6),
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y7_N18
\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X18_Y7_N0
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[21]~44_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[21]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X18_Y7_N2
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X18_Y7_N4
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[23]~40_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[23]~40_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X18_Y7_N6
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod4|auto_generated|divider|divider|StageOut[24]~39_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[24]~38_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod4|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[24]~39_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X18_Y7_N8
\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y7_N6
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[28]~52_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X19_Y7_N8
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[29]~50_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[29]~49_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[29]~49_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[29]~50_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X19_Y7_N10
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X19_Y7_N12
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X19_Y7_N14
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[32]~46_combout\))))) # (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[32]~46_combout\) # (GND))))
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X19_Y7_N16
\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X19_Y6_N16
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod4|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[35]~54_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod4|auto_generated|divider|divider|StageOut[35]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datad => VCC,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X19_Y6_N18
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X19_Y6_N20
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\)))))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X19_Y6_N22
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\ & 
-- (!\Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\)))
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X19_Y6_N24
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod4|auto_generated|divider|divider|StageOut[39]~66_combout\) # ((\Mod4|auto_generated|divider|divider|StageOut[39]~56_combout\) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[39]~66_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X19_Y6_N26
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod4|auto_generated|divider|divider|StageOut[40]~65_combout\ & (!\Mod4|auto_generated|divider|divider|StageOut[40]~55_combout\ & 
-- !\Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[40]~65_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datad => VCC,
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X19_Y6_N28
\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X17_Y6_N20
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_cp(5) & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_cp(5) & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_cp(5) & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(5),
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X18_Y6_N2
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[21]~44_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[21]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X18_Y6_N4
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X18_Y6_N6
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~40_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~40_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X18_Y6_N8
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[24]~39_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[24]~38_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[24]~39_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X14_Y6_N8
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[28]~52_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X14_Y6_N10
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[29]~50_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[29]~49_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[29]~49_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[29]~50_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X14_Y6_N12
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X14_Y6_N14
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[31]~47_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[31]~47_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X15_Y6_N8
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X15_Y6_N10
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\)))))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X15_Y6_N12
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod3|auto_generated|divider|divider|StageOut[38]~66_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[38]~57_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod3|auto_generated|divider|divider|StageOut[38]~66_combout\ & 
-- (!\Mod3|auto_generated|divider|divider|StageOut[38]~57_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[38]~66_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[38]~57_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[38]~66_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X21_Y9_N0
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_pp(4) $ (VCC)
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(data_time_pp(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_pp(4),
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X21_Y9_N2
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_pp(5) & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_pp(5) & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_pp(5) & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(5),
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X21_Y9_N4
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_pp(6) & (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_pp(6) & (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & VCC))
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_pp(6) & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(6),
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X21_Y9_N6
\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X20_Y9_N16
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[21]~45_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[21]~44_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[21]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X20_Y9_N18
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X20_Y9_N20
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[23]~40_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[23]~40_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[23]~41_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[23]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X20_Y9_N22
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[24]~39_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[24]~38_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[24]~38_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[24]~39_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X20_Y9_N24
\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y9_N20
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[28]~52_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[28]~51_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[28]~52_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X19_Y9_N22
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[29]~50_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[29]~49_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[29]~50_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[29]~49_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[29]~50_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[29]~49_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[29]~50_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[29]~49_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X19_Y9_N24
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[30]~48_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[30]~48_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X19_Y9_N26
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[31]~47_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[31]~47_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[31]~47_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[31]~47_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X19_Y9_N28
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod2|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\))))) # (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod2|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\) # (GND))))
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[32]~46_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X19_Y9_N30
\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X18_Y9_N16
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod2|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[35]~53_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[35]~54_combout\) # (\Mod2|auto_generated|divider|divider|StageOut[35]~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datad => VCC,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y9_N18
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y9_N20
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\)))))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y9_N22
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\) # 
-- (\Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\ & 
-- (!\Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\)))
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X18_Y9_N24
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod2|auto_generated|divider|divider|StageOut[39]~66_combout\) # ((\Mod2|auto_generated|divider|divider|StageOut[39]~56_combout\) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[39]~66_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X18_Y9_N26
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod2|auto_generated|divider|divider|StageOut[40]~55_combout\ & (!\Mod2|auto_generated|divider|divider|StageOut[40]~65_combout\ & 
-- !\Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[40]~65_combout\,
	datad => VCC,
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X18_Y9_N28
\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X18_Y3_N12
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[65]~146_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[65]~147_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[65]~146_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[65]~147_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[65]~146_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[65]~147_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X18_Y3_N14
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X18_Y3_N16
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X18_Y3_N18
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[68]~140_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[68]~140_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[68]~140_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[68]~140_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X21_Y3_N20
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[95]~160_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[95]~160_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[95]~160_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[95]~160_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X21_Y4_N6
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[105]~174_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~174_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[105]~174_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[105]~174_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X21_Y4_N8
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[106]~173_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[106]~173_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[106]~173_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[106]~173_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X21_Y4_N10
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[107]~172_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[107]~172_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[107]~172_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[107]~172_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X21_Y4_N12
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[108]~171_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[108]~171_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[108]~171_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[108]~171_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X21_Y4_N16
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[110]~169_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[110]~169_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[110]~169_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[110]~169_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X21_Y4_N18
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[111]~168_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[111]~168_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[111]~168_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[111]~168_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X21_Y4_N20
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[112]~167_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[112]~167_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[112]~167_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[112]~167_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X19_Y4_N0
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[117]~189_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[117]~188_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[117]~189_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[117]~188_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[117]~189_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[117]~188_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X19_Y4_N6
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[120]~184_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[120]~184_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[120]~184_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[120]~184_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X19_Y4_N12
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[123]~181_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[123]~181_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[123]~181_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[123]~181_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X19_Y4_N16
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[125]~179_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[125]~179_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[125]~179_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[125]~179_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X21_Y5_N2
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[130]~201_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[130]~202_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[130]~201_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[130]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[130]~201_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[130]~202_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X21_Y5_N6
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[132]~198_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[132]~198_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[132]~198_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[132]~198_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X21_Y5_N8
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[133]~197_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[133]~197_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[133]~197_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[133]~197_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X21_Y5_N10
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[134]~196_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~196_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[134]~196_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[134]~196_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X21_Y5_N12
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[135]~195_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~195_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[135]~195_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[135]~195_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X20_Y6_N10
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X20_Y6_N12
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X10_Y6_N14
\Div1|auto_generated|divider|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (!\Div1|auto_generated|divider|op_1~1\)) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|op_1~1\) # (GND)))
-- \Div1|auto_generated|divider|op_1~3\ = CARRY((!\Div1|auto_generated|divider|op_1~1\) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~1\,
	combout => \Div1|auto_generated|divider|op_1~2_combout\,
	cout => \Div1|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X5_Y5_N12
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[70]~138_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & VCC)) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[70]~138_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[70]~138_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[70]~138_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X5_Y4_N10
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[81]~151_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[81]~151_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[81]~151_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[81]~151_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X5_Y4_N12
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[82]~150_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[82]~150_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[82]~150_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X5_Y3_N10
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[91]~165_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[91]~166_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[91]~165_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[91]~166_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[91]~165_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[91]~166_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X5_Y3_N12
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[92]~163_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[92]~164_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[92]~163_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[92]~164_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[92]~163_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[92]~164_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[92]~163_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[92]~164_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X5_Y3_N22
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[97]~158_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[97]~158_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[97]~158_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[97]~158_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X6_Y3_N4
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[105]~175_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[105]~174_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~175_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[105]~174_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[105]~175_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[105]~174_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[105]~175_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[105]~174_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X6_Y3_N10
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[108]~171_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[108]~171_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[108]~171_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[108]~171_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\);

-- Location: LCCOMB_X8_Y3_N2
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[118]~187_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[118]~186_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[118]~187_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[118]~186_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[118]~187_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[118]~186_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[118]~187_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[118]~186_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X8_Y3_N8
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[121]~183_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[121]~183_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[121]~183_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[121]~183_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X8_Y3_N10
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[122]~182_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[122]~182_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[122]~182_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[122]~182_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X7_Y4_N2
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[130]~201_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[130]~202_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[130]~201_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[130]~202_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[130]~201_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[130]~202_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\);

-- Location: LCCOMB_X7_Y4_N8
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[133]~197_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[133]~197_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[133]~197_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[133]~197_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\);

-- Location: LCCOMB_X7_Y4_N10
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[134]~196_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[134]~196_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[134]~196_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[134]~196_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\);

-- Location: LCCOMB_X7_Y4_N12
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[135]~195_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~195_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[135]~195_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[135]~195_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\);

-- Location: LCCOMB_X7_Y4_N14
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[136]~194_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[136]~194_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[136]~194_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[136]~194_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X7_Y4_N16
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[137]~193_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[137]~193_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[137]~193_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[137]~193_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X7_Y4_N18
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[138]~192_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[138]~192_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[138]~192_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[138]~192_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X7_Y4_N20
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[139]~191_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[139]~191_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[139]~191_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[139]~191_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X7_Y4_N22
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod1|auto_generated|divider|divider|StageOut[140]~190_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod1|auto_generated|divider|divider|StageOut[140]~190_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[140]~190_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~190_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X9_Y4_N4
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X9_Y4_N6
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X9_Y4_N8
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\);

-- Location: LCCOMB_X9_Y4_N10
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\);

-- Location: LCCOMB_X9_Y6_N18
\Add23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add23~2_combout\ = (\Add23~1\ & (\Add26~20_combout\ $ ((\Mod1|auto_generated|divider|divider|StageOut[157]~217_combout\)))) # (!\Add23~1\ & ((\Add26~20_combout\ $ (!\Mod1|auto_generated|divider|divider|StageOut[157]~217_combout\)) # (GND)))
-- \Add23~3\ = CARRY((\Add26~20_combout\ $ (\Mod1|auto_generated|divider|divider|StageOut[157]~217_combout\)) # (!\Add23~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[157]~217_combout\,
	datad => VCC,
	cin => \Add23~1\,
	combout => \Add23~2_combout\,
	cout => \Add23~3\);

-- Location: LCCOMB_X17_Y5_N6
\Div0|auto_generated|divider|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|op_1~3\ & VCC))
-- \Div0|auto_generated|divider|op_1~5\ = CARRY((\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~3\,
	combout => \Div0|auto_generated|divider|op_1~4_combout\,
	cout => \Div0|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X17_Y5_N18
\Add17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add17~4_combout\ = (\Add17~3\ & ((\Add18~20_combout\ $ (!\Mod0|auto_generated|divider|divider|StageOut[158]~218_combout\)))) # (!\Add17~3\ & (\Add18~20_combout\ $ (\Mod0|auto_generated|divider|divider|StageOut[158]~218_combout\ $ (GND))))
-- \Add17~5\ = CARRY((!\Add17~3\ & (\Add18~20_combout\ $ (!\Mod0|auto_generated|divider|divider|StageOut[158]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[158]~218_combout\,
	datad => VCC,
	cin => \Add17~3\,
	combout => \Add17~4_combout\,
	cout => \Add17~5\);

-- Location: LCCOMB_X10_Y6_N16
\Div1|auto_generated|divider|op_1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|op_1~3\ $ (GND))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & 
-- (!\Div1|auto_generated|divider|op_1~3\ & VCC))
-- \Div1|auto_generated|divider|op_1~5\ = CARRY((\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~3\,
	combout => \Div1|auto_generated|divider|op_1~4_combout\,
	cout => \Div1|auto_generated|divider|op_1~5\);

-- Location: LCCOMB_X9_Y6_N20
\Add23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add23~4_combout\ = (\Add23~3\ & ((\Add26~20_combout\ $ (!\Mod1|auto_generated|divider|divider|StageOut[158]~218_combout\)))) # (!\Add23~3\ & (\Add26~20_combout\ $ (\Mod1|auto_generated|divider|divider|StageOut[158]~218_combout\ $ (GND))))
-- \Add23~5\ = CARRY((!\Add23~3\ & (\Add26~20_combout\ $ (!\Mod1|auto_generated|divider|divider|StageOut[158]~218_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[158]~218_combout\,
	datad => VCC,
	cin => \Add23~3\,
	combout => \Add23~4_combout\,
	cout => \Add23~5\);

-- Location: LCCOMB_X17_Y5_N8
\Div0|auto_generated|divider|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~5\)) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~5\) # (GND)))
-- \Div0|auto_generated|divider|op_1~7\ = CARRY((!\Div0|auto_generated|divider|op_1~5\) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~5\,
	combout => \Div0|auto_generated|divider|op_1~6_combout\,
	cout => \Div0|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X17_Y5_N20
\Add17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add17~6_combout\ = (\Add17~5\ & (\Add18~20_combout\ $ ((\Mod0|auto_generated|divider|divider|StageOut[159]~219_combout\)))) # (!\Add17~5\ & ((\Add18~20_combout\ $ (!\Mod0|auto_generated|divider|divider|StageOut[159]~219_combout\)) # (GND)))
-- \Add17~7\ = CARRY((\Add18~20_combout\ $ (\Mod0|auto_generated|divider|divider|StageOut[159]~219_combout\)) # (!\Add17~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[159]~219_combout\,
	datad => VCC,
	cin => \Add17~5\,
	combout => \Add17~6_combout\,
	cout => \Add17~7\);

-- Location: LCCOMB_X10_Y6_N18
\Div1|auto_generated|divider|op_1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (!\Div1|auto_generated|divider|op_1~5\)) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((\Div1|auto_generated|divider|op_1~5\) # (GND)))
-- \Div1|auto_generated|divider|op_1~7\ = CARRY((!\Div1|auto_generated|divider|op_1~5\) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|op_1~5\,
	combout => \Div1|auto_generated|divider|op_1~6_combout\,
	cout => \Div1|auto_generated|divider|op_1~7\);

-- Location: LCCOMB_X9_Y6_N22
\Add23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add23~6_combout\ = (\Add23~5\ & (\Add26~20_combout\ $ ((\Mod1|auto_generated|divider|divider|StageOut[159]~219_combout\)))) # (!\Add23~5\ & ((\Add26~20_combout\ $ (!\Mod1|auto_generated|divider|divider|StageOut[159]~219_combout\)) # (GND)))
-- \Add23~7\ = CARRY((\Add26~20_combout\ $ (\Mod1|auto_generated|divider|divider|StageOut[159]~219_combout\)) # (!\Add23~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[159]~219_combout\,
	datad => VCC,
	cin => \Add23~5\,
	combout => \Add23~6_combout\,
	cout => \Add23~7\);

-- Location: LCCOMB_X17_Y5_N10
\Div0|auto_generated|divider|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~8_combout\ = \Div0|auto_generated|divider|op_1~7\ $ (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cin => \Div0|auto_generated|divider|op_1~7\,
	combout => \Div0|auto_generated|divider|op_1~8_combout\);

-- Location: LCCOMB_X10_Y6_N20
\Div1|auto_generated|divider|op_1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|op_1~8_combout\ = \Div1|auto_generated|divider|op_1~7\ $ (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cin => \Div1|auto_generated|divider|op_1~7\,
	combout => \Div1|auto_generated|divider|op_1~8_combout\);

-- Location: LCCOMB_X9_Y6_N24
\Add23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add23~8_combout\ = \Add26~20_combout\ $ (\Add23~7\ $ (\Mod1|auto_generated|divider|divider|StageOut[160]~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[160]~220_combout\,
	cin => \Add23~7\,
	combout => \Add23~8_combout\);

-- Location: LCCOMB_X17_Y5_N22
\Add17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add17~8_combout\ = \Add18~20_combout\ $ (\Add17~7\ $ (\Mod0|auto_generated|divider|divider|StageOut[160]~220_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[160]~220_combout\,
	cin => \Add17~7\,
	combout => \Add17~8_combout\);

-- Location: LCCOMB_X15_Y10_N12
\Add13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~0_combout\ = (data_time_pp(0) & (\Add12~0_combout\ & VCC)) # (!data_time_pp(0) & (\Add12~0_combout\ $ (VCC)))
-- \Add13~1\ = CARRY((!data_time_pp(0) & \Add12~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(0),
	datab => \Add12~0_combout\,
	datad => VCC,
	combout => \Add13~0_combout\,
	cout => \Add13~1\);

-- Location: LCCOMB_X15_Y10_N18
\Add13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~6_combout\ = (data_time_pp(3) & ((\Add12~6_combout\ & (!\Add13~5\)) # (!\Add12~6_combout\ & ((\Add13~5\) # (GND))))) # (!data_time_pp(3) & ((\Add12~6_combout\ & (\Add13~5\ & VCC)) # (!\Add12~6_combout\ & (!\Add13~5\))))
-- \Add13~7\ = CARRY((data_time_pp(3) & ((!\Add13~5\) # (!\Add12~6_combout\))) # (!data_time_pp(3) & (!\Add12~6_combout\ & !\Add13~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(3),
	datab => \Add12~6_combout\,
	datad => VCC,
	cin => \Add13~5\,
	combout => \Add13~6_combout\,
	cout => \Add13~7\);

-- Location: LCFF_X14_Y8_N11
\data_h[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h[5]~14_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h(5));

-- Location: LCCOMB_X20_Y11_N12
\Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~0_combout\ = \process_1:COUNT1[0]~regout\ $ (VCC)
-- \Add2~1\ = CARRY(\process_1:COUNT1[0]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[0]~regout\,
	datad => VCC,
	combout => \Add2~0_combout\,
	cout => \Add2~1\);

-- Location: LCCOMB_X20_Y11_N16
\Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~4_combout\ = (\process_1:COUNT1[2]~regout\ & (\Add2~3\ $ (GND))) # (!\process_1:COUNT1[2]~regout\ & (!\Add2~3\ & VCC))
-- \Add2~5\ = CARRY((\process_1:COUNT1[2]~regout\ & !\Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[2]~regout\,
	datad => VCC,
	cin => \Add2~3\,
	combout => \Add2~4_combout\,
	cout => \Add2~5\);

-- Location: LCCOMB_X20_Y11_N20
\Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~8_combout\ = (\process_1:COUNT1[4]~regout\ & (\Add2~7\ $ (GND))) # (!\process_1:COUNT1[4]~regout\ & (!\Add2~7\ & VCC))
-- \Add2~9\ = CARRY((\process_1:COUNT1[4]~regout\ & !\Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[4]~regout\,
	datad => VCC,
	cin => \Add2~7\,
	combout => \Add2~8_combout\,
	cout => \Add2~9\);

-- Location: LCCOMB_X20_Y10_N2
\Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~22_combout\ = (\process_1:COUNT1[11]~regout\ & (!\Add2~21\)) # (!\process_1:COUNT1[11]~regout\ & ((\Add2~21\) # (GND)))
-- \Add2~23\ = CARRY((!\Add2~21\) # (!\process_1:COUNT1[11]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[11]~regout\,
	datad => VCC,
	cin => \Add2~21\,
	combout => \Add2~22_combout\,
	cout => \Add2~23\);

-- Location: LCCOMB_X21_Y10_N4
\Add4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add4~0_combout\ = data_time_nightout(0) $ (VCC)
-- \Add4~1\ = CARRY(data_time_nightout(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(0),
	datad => VCC,
	combout => \Add4~0_combout\,
	cout => \Add4~1\);

-- Location: LCCOMB_X21_Y10_N10
\Add4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add4~6_combout\ = (data_time_nightout(3) & ((\Add4~5\) # (GND))) # (!data_time_nightout(3) & (!\Add4~5\))
-- \Add4~7\ = CARRY((data_time_nightout(3)) # (!\Add4~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(3),
	datad => VCC,
	cin => \Add4~5\,
	combout => \Add4~6_combout\,
	cout => \Add4~7\);

-- Location: LCCOMB_X17_Y10_N18
\Add6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add6~6_combout\ = (data_time_nightout(3) & (!\Add6~5\)) # (!data_time_nightout(3) & (\Add6~5\ & VCC))
-- \Add6~7\ = CARRY((data_time_nightout(3) & !\Add6~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(3),
	datad => VCC,
	cin => \Add6~5\,
	combout => \Add6~6_combout\,
	cout => \Add6~7\);

-- Location: LCCOMB_X18_Y11_N28
\Add7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add7~10_combout\ = (\data_time_pp[6]~0_combout\ & ((data_time_pp(5) & (!\Add7~9\)) # (!data_time_pp(5) & ((\Add7~9\) # (GND))))) # (!\data_time_pp[6]~0_combout\ & ((data_time_pp(5) & (\Add7~9\ & VCC)) # (!data_time_pp(5) & (!\Add7~9\))))
-- \Add7~11\ = CARRY((\data_time_pp[6]~0_combout\ & ((!\Add7~9\) # (!data_time_pp(5)))) # (!\data_time_pp[6]~0_combout\ & (!data_time_pp(5) & !\Add7~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_pp[6]~0_combout\,
	datab => data_time_pp(5),
	datad => VCC,
	cin => \Add7~9\,
	combout => \Add7~10_combout\,
	cout => \Add7~11\);

-- Location: LCCOMB_X18_Y11_N30
\Add7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add7~12_combout\ = data_time_pp(6) $ (\Add7~11\ $ (\data_time_pp[6]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_pp(6),
	datad => \data_time_pp[6]~0_combout\,
	cin => \Add7~11\,
	combout => \Add7~12_combout\);

-- Location: LCCOMB_X27_Y5_N12
\Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = COUNT1(0) $ (VCC)
-- \Add0~1\ = CARRY(COUNT1(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(0),
	datad => VCC,
	combout => \Add0~0_combout\,
	cout => \Add0~1\);

-- Location: LCCOMB_X27_Y5_N20
\Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~8_combout\ = (COUNT1(4) & (\Add0~7\ $ (GND))) # (!COUNT1(4) & (!\Add0~7\ & VCC))
-- \Add0~9\ = CARRY((COUNT1(4) & !\Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(4),
	datad => VCC,
	cin => \Add0~7\,
	combout => \Add0~8_combout\,
	cout => \Add0~9\);

-- Location: LCCOMB_X27_Y5_N24
\Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~12_combout\ = (COUNT1(6) & (\Add0~11\ $ (GND))) # (!COUNT1(6) & (!\Add0~11\ & VCC))
-- \Add0~13\ = CARRY((COUNT1(6) & !\Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(6),
	datad => VCC,
	cin => \Add0~11\,
	combout => \Add0~12_combout\,
	cout => \Add0~13\);

-- Location: LCCOMB_X27_Y5_N26
\Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~14_combout\ = (COUNT1(7) & (!\Add0~13\)) # (!COUNT1(7) & ((\Add0~13\) # (GND)))
-- \Add0~15\ = CARRY((!\Add0~13\) # (!COUNT1(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(7),
	datad => VCC,
	cin => \Add0~13\,
	combout => \Add0~14_combout\,
	cout => \Add0~15\);

-- Location: LCCOMB_X14_Y8_N20
\Add29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add29~4_combout\ = (data_h_low(2) & (\Add29~3\ $ (GND))) # (!data_h_low(2) & (!\Add29~3\ & VCC))
-- \Add29~5\ = CARRY((data_h_low(2) & !\Add29~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(2),
	datad => VCC,
	cin => \Add29~3\,
	combout => \Add29~4_combout\,
	cout => \Add29~5\);

-- Location: LCCOMB_X14_Y8_N10
\data_h[5]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h[5]~14_combout\ = (data_h(5) & (\data_h[4]~13\ $ (GND))) # (!data_h(5) & (!\data_h[4]~13\ & VCC))
-- \data_h[5]~15\ = CARRY((data_h(5) & !\data_h[4]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(5),
	datad => VCC,
	cin => \data_h[4]~13\,
	combout => \data_h[5]~14_combout\,
	cout => \data_h[5]~15\);

-- Location: LCCOMB_X19_Y13_N6
\div|Add2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~0_combout\ = \div|data_s\(0) $ (VCC)
-- \div|Add2~1\ = CARRY(\div|data_s\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(0),
	datad => VCC,
	combout => \div|Add2~0_combout\,
	cout => \div|Add2~1\);

-- Location: LCCOMB_X19_Y13_N10
\div|Add2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~4_combout\ = (\div|data_s\(2) & (\div|Add2~3\ $ (GND))) # (!\div|data_s\(2) & (!\div|Add2~3\ & VCC))
-- \div|Add2~5\ = CARRY((\div|data_s\(2) & !\div|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(2),
	datad => VCC,
	cin => \div|Add2~3\,
	combout => \div|Add2~4_combout\,
	cout => \div|Add2~5\);

-- Location: LCCOMB_X19_Y13_N12
\div|Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~6_combout\ = (\div|data_s\(3) & (!\div|Add2~5\)) # (!\div|data_s\(3) & ((\div|Add2~5\) # (GND)))
-- \div|Add2~7\ = CARRY((!\div|Add2~5\) # (!\div|data_s\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(3),
	datad => VCC,
	cin => \div|Add2~5\,
	combout => \div|Add2~6_combout\,
	cout => \div|Add2~7\);

-- Location: LCCOMB_X19_Y12_N6
\div|Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~32_combout\ = (\div|data_s\(16) & (\div|Add2~31\ $ (GND))) # (!\div|data_s\(16) & (!\div|Add2~31\ & VCC))
-- \div|Add2~33\ = CARRY((\div|data_s\(16) & !\div|Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(16),
	datad => VCC,
	cin => \div|Add2~31\,
	combout => \div|Add2~32_combout\,
	cout => \div|Add2~33\);

-- Location: LCCOMB_X19_Y12_N10
\div|Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~36_combout\ = (\div|data_s\(18) & (\div|Add2~35\ $ (GND))) # (!\div|data_s\(18) & (!\div|Add2~35\ & VCC))
-- \div|Add2~37\ = CARRY((\div|data_s\(18) & !\div|Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(18),
	datad => VCC,
	cin => \div|Add2~35\,
	combout => \div|Add2~36_combout\,
	cout => \div|Add2~37\);

-- Location: LCCOMB_X19_Y12_N12
\div|Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~38_combout\ = (\div|data_s\(19) & (!\div|Add2~37\)) # (!\div|data_s\(19) & ((\div|Add2~37\) # (GND)))
-- \div|Add2~39\ = CARRY((!\div|Add2~37\) # (!\div|data_s\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(19),
	datad => VCC,
	cin => \div|Add2~37\,
	combout => \div|Add2~38_combout\,
	cout => \div|Add2~39\);

-- Location: LCCOMB_X3_Y6_N12
\div|Add0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~0_combout\ = \div|data_ms\(0) $ (VCC)
-- \div|Add0~1\ = CARRY(\div|data_ms\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(0),
	datad => VCC,
	combout => \div|Add0~0_combout\,
	cout => \div|Add0~1\);

-- Location: LCCOMB_X3_Y6_N14
\div|Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~2_combout\ = (\div|data_ms\(1) & (!\div|Add0~1\)) # (!\div|data_ms\(1) & ((\div|Add0~1\) # (GND)))
-- \div|Add0~3\ = CARRY((!\div|Add0~1\) # (!\div|data_ms\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(1),
	datad => VCC,
	cin => \div|Add0~1\,
	combout => \div|Add0~2_combout\,
	cout => \div|Add0~3\);

-- Location: LCCOMB_X3_Y6_N16
\div|Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~4_combout\ = (\div|data_ms\(2) & (\div|Add0~3\ $ (GND))) # (!\div|data_ms\(2) & (!\div|Add0~3\ & VCC))
-- \div|Add0~5\ = CARRY((\div|data_ms\(2) & !\div|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(2),
	datad => VCC,
	cin => \div|Add0~3\,
	combout => \div|Add0~4_combout\,
	cout => \div|Add0~5\);

-- Location: LCCOMB_X3_Y6_N18
\div|Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~6_combout\ = (\div|data_ms\(3) & (!\div|Add0~5\)) # (!\div|data_ms\(3) & ((\div|Add0~5\) # (GND)))
-- \div|Add0~7\ = CARRY((!\div|Add0~5\) # (!\div|data_ms\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(3),
	datad => VCC,
	cin => \div|Add0~5\,
	combout => \div|Add0~6_combout\,
	cout => \div|Add0~7\);

-- Location: LCCOMB_X3_Y6_N20
\div|Add0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~8_combout\ = (\div|data_ms\(4) & (\div|Add0~7\ $ (GND))) # (!\div|data_ms\(4) & (!\div|Add0~7\ & VCC))
-- \div|Add0~9\ = CARRY((\div|data_ms\(4) & !\div|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(4),
	datad => VCC,
	cin => \div|Add0~7\,
	combout => \div|Add0~8_combout\,
	cout => \div|Add0~9\);

-- Location: LCCOMB_X3_Y6_N22
\div|Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~10_combout\ = (\div|data_ms\(5) & (!\div|Add0~9\)) # (!\div|data_ms\(5) & ((\div|Add0~9\) # (GND)))
-- \div|Add0~11\ = CARRY((!\div|Add0~9\) # (!\div|data_ms\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(5),
	datad => VCC,
	cin => \div|Add0~9\,
	combout => \div|Add0~10_combout\,
	cout => \div|Add0~11\);

-- Location: LCCOMB_X3_Y6_N24
\div|Add0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~12_combout\ = (\div|data_ms\(6) & (\div|Add0~11\ $ (GND))) # (!\div|data_ms\(6) & (!\div|Add0~11\ & VCC))
-- \div|Add0~13\ = CARRY((\div|data_ms\(6) & !\div|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(6),
	datad => VCC,
	cin => \div|Add0~11\,
	combout => \div|Add0~12_combout\,
	cout => \div|Add0~13\);

-- Location: LCCOMB_X3_Y6_N26
\div|Add0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~14_combout\ = (\div|data_ms\(7) & (!\div|Add0~13\)) # (!\div|data_ms\(7) & ((\div|Add0~13\) # (GND)))
-- \div|Add0~15\ = CARRY((!\div|Add0~13\) # (!\div|data_ms\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(7),
	datad => VCC,
	cin => \div|Add0~13\,
	combout => \div|Add0~14_combout\,
	cout => \div|Add0~15\);

-- Location: LCCOMB_X3_Y6_N28
\div|Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~16_combout\ = (\div|data_ms\(8) & (\div|Add0~15\ $ (GND))) # (!\div|data_ms\(8) & (!\div|Add0~15\ & VCC))
-- \div|Add0~17\ = CARRY((\div|data_ms\(8) & !\div|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(8),
	datad => VCC,
	cin => \div|Add0~15\,
	combout => \div|Add0~16_combout\,
	cout => \div|Add0~17\);

-- Location: LCCOMB_X3_Y6_N30
\div|Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~18_combout\ = (\div|data_ms\(9) & (!\div|Add0~17\)) # (!\div|data_ms\(9) & ((\div|Add0~17\) # (GND)))
-- \div|Add0~19\ = CARRY((!\div|Add0~17\) # (!\div|data_ms\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(9),
	datad => VCC,
	cin => \div|Add0~17\,
	combout => \div|Add0~18_combout\,
	cout => \div|Add0~19\);

-- Location: LCCOMB_X3_Y5_N0
\div|Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~20_combout\ = (\div|data_ms\(10) & (\div|Add0~19\ $ (GND))) # (!\div|data_ms\(10) & (!\div|Add0~19\ & VCC))
-- \div|Add0~21\ = CARRY((\div|data_ms\(10) & !\div|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(10),
	datad => VCC,
	cin => \div|Add0~19\,
	combout => \div|Add0~20_combout\,
	cout => \div|Add0~21\);

-- Location: LCCOMB_X3_Y5_N2
\div|Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~22_combout\ = (\div|data_ms\(11) & (!\div|Add0~21\)) # (!\div|data_ms\(11) & ((\div|Add0~21\) # (GND)))
-- \div|Add0~23\ = CARRY((!\div|Add0~21\) # (!\div|data_ms\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(11),
	datad => VCC,
	cin => \div|Add0~21\,
	combout => \div|Add0~22_combout\,
	cout => \div|Add0~23\);

-- Location: LCCOMB_X3_Y5_N4
\div|Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~24_combout\ = (\div|data_ms\(12) & (\div|Add0~23\ $ (GND))) # (!\div|data_ms\(12) & (!\div|Add0~23\ & VCC))
-- \div|Add0~25\ = CARRY((\div|data_ms\(12) & !\div|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(12),
	datad => VCC,
	cin => \div|Add0~23\,
	combout => \div|Add0~24_combout\,
	cout => \div|Add0~25\);

-- Location: LCCOMB_X3_Y5_N6
\div|Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~26_combout\ = (\div|data_ms\(13) & (!\div|Add0~25\)) # (!\div|data_ms\(13) & ((\div|Add0~25\) # (GND)))
-- \div|Add0~27\ = CARRY((!\div|Add0~25\) # (!\div|data_ms\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(13),
	datad => VCC,
	cin => \div|Add0~25\,
	combout => \div|Add0~26_combout\,
	cout => \div|Add0~27\);

-- Location: LCCOMB_X3_Y5_N8
\div|Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~28_combout\ = (\div|data_ms\(14) & (\div|Add0~27\ $ (GND))) # (!\div|data_ms\(14) & (!\div|Add0~27\ & VCC))
-- \div|Add0~29\ = CARRY((\div|data_ms\(14) & !\div|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(14),
	datad => VCC,
	cin => \div|Add0~27\,
	combout => \div|Add0~28_combout\,
	cout => \div|Add0~29\);

-- Location: LCCOMB_X3_Y5_N10
\div|Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~30_combout\ = (\div|data_ms\(15) & (!\div|Add0~29\)) # (!\div|data_ms\(15) & ((\div|Add0~29\) # (GND)))
-- \div|Add0~31\ = CARRY((!\div|Add0~29\) # (!\div|data_ms\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(15),
	datad => VCC,
	cin => \div|Add0~29\,
	combout => \div|Add0~30_combout\,
	cout => \div|Add0~31\);

-- Location: LCCOMB_X3_Y5_N12
\div|Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~32_combout\ = (\div|data_ms\(16) & (\div|Add0~31\ $ (GND))) # (!\div|data_ms\(16) & (!\div|Add0~31\ & VCC))
-- \div|Add0~33\ = CARRY((\div|data_ms\(16) & !\div|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(16),
	datad => VCC,
	cin => \div|Add0~31\,
	combout => \div|Add0~32_combout\,
	cout => \div|Add0~33\);

-- Location: LCCOMB_X3_Y5_N14
\div|Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~34_combout\ = (\div|data_ms\(17) & (!\div|Add0~33\)) # (!\div|data_ms\(17) & ((\div|Add0~33\) # (GND)))
-- \div|Add0~35\ = CARRY((!\div|Add0~33\) # (!\div|data_ms\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_ms\(17),
	datad => VCC,
	cin => \div|Add0~33\,
	combout => \div|Add0~34_combout\,
	cout => \div|Add0~35\);

-- Location: LCCOMB_X3_Y5_N16
\div|Add0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~36_combout\ = (\div|data_ms\(18) & (\div|Add0~35\ $ (GND))) # (!\div|data_ms\(18) & (!\div|Add0~35\ & VCC))
-- \div|Add0~37\ = CARRY((\div|data_ms\(18) & !\div|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(18),
	datad => VCC,
	cin => \div|Add0~35\,
	combout => \div|Add0~36_combout\,
	cout => \div|Add0~37\);

-- Location: LCCOMB_X3_Y5_N18
\div|Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add0~38_combout\ = \div|Add0~37\ $ (\div|data_ms\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \div|data_ms\(19),
	cin => \div|Add0~37\,
	combout => \div|Add0~38_combout\);

-- Location: LCCOMB_X1_Y5_N16
\div|Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add3~0_combout\ = \div|data_min\(0) $ (VCC)
-- \div|Add3~1\ = CARRY(\div|data_min\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|data_min\(0),
	datad => VCC,
	combout => \div|Add3~0_combout\,
	cout => \div|Add3~1\);

-- Location: LCCOMB_X1_Y5_N18
\div|Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add3~2_combout\ = (\div|data_min\(1) & (!\div|Add3~1\)) # (!\div|data_min\(1) & ((\div|Add3~1\) # (GND)))
-- \div|Add3~3\ = CARRY((!\div|Add3~1\) # (!\div|data_min\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_min\(1),
	datad => VCC,
	cin => \div|Add3~1\,
	combout => \div|Add3~2_combout\,
	cout => \div|Add3~3\);

-- Location: LCCOMB_X1_Y5_N20
\div|Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add3~4_combout\ = (\div|data_min\(2) & (\div|Add3~3\ $ (GND))) # (!\div|data_min\(2) & (!\div|Add3~3\ & VCC))
-- \div|Add3~5\ = CARRY((\div|data_min\(2) & !\div|Add3~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_min\(2),
	datad => VCC,
	cin => \div|Add3~3\,
	combout => \div|Add3~4_combout\,
	cout => \div|Add3~5\);

-- Location: LCCOMB_X1_Y5_N22
\div|Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add3~6_combout\ = (\div|data_min\(3) & (!\div|Add3~5\)) # (!\div|data_min\(3) & ((\div|Add3~5\) # (GND)))
-- \div|Add3~7\ = CARRY((!\div|Add3~5\) # (!\div|data_min\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_min\(3),
	datad => VCC,
	cin => \div|Add3~5\,
	combout => \div|Add3~6_combout\,
	cout => \div|Add3~7\);

-- Location: LCCOMB_X1_Y5_N24
\div|Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add3~8_combout\ = (\div|data_min\(4) & (\div|Add3~7\ $ (GND))) # (!\div|data_min\(4) & (!\div|Add3~7\ & VCC))
-- \div|Add3~9\ = CARRY((\div|data_min\(4) & !\div|Add3~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_min\(4),
	datad => VCC,
	cin => \div|Add3~7\,
	combout => \div|Add3~8_combout\,
	cout => \div|Add3~9\);

-- Location: LCCOMB_X1_Y5_N26
\div|Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add3~10_combout\ = (\div|data_min\(5) & (!\div|Add3~9\)) # (!\div|data_min\(5) & ((\div|Add3~9\) # (GND)))
-- \div|Add3~11\ = CARRY((!\div|Add3~9\) # (!\div|data_min\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_min\(5),
	datad => VCC,
	cin => \div|Add3~9\,
	combout => \div|Add3~10_combout\,
	cout => \div|Add3~11\);

-- Location: LCCOMB_X1_Y5_N28
\div|Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add3~12_combout\ = \div|Add3~11\ $ (!\div|data_min\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \div|data_min\(6),
	cin => \div|Add3~11\,
	combout => \div|Add3~12_combout\);

-- Location: LCCOMB_X17_Y8_N30
\Div4|auto_generated|divider|divider|StageOut[18]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~27_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X17_Y8_N6
\Div4|auto_generated|divider|divider|StageOut[17]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~29_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X17_Y8_N20
\Div4|auto_generated|divider|divider|StageOut[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X18_Y8_N4
\Div4|auto_generated|divider|divider|StageOut[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[15]~32_combout\ = (data_time_nightin(3) & \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightin(3),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X18_Y8_N12
\Div4|auto_generated|divider|divider|StageOut[23]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X18_Y8_N6
\Div4|auto_generated|divider|divider|StageOut[21]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~37_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X18_Y8_N16
\Div4|auto_generated|divider|divider|StageOut[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~38_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !data_time_nightin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => data_time_nightin(2),
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X19_Y8_N24
\Div4|auto_generated|divider|divider|StageOut[26]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~43_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X19_Y8_N20
\Div4|auto_generated|divider|divider|StageOut[25]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~45_combout\ = (!data_time_nightin(1) & !\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightin(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X21_Y10_N2
\Div5|auto_generated|divider|divider|StageOut[18]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~27_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X21_Y11_N6
\Div5|auto_generated|divider|divider|StageOut[17]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~29_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X21_Y11_N10
\Div5|auto_generated|divider|divider|StageOut[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X21_Y11_N30
\Div5|auto_generated|divider|divider|StageOut[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[15]~33_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !data_time_nightout(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightout(3),
	combout => \Div5|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X22_Y11_N12
\Div5|auto_generated|divider|divider|StageOut[23]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X22_Y11_N10
\Div5|auto_generated|divider|divider|StageOut[21]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[21]~37_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X22_Y11_N16
\Div5|auto_generated|divider|divider|StageOut[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[20]~38_combout\ = (data_time_nightout(2) & \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(2),
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X19_Y11_N10
\Div5|auto_generated|divider|divider|StageOut[27]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[27]~41_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X19_Y11_N24
\Div5|auto_generated|divider|divider|StageOut[26]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~42_combout\ = (data_time_nightout(2) & \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(2),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X19_Y11_N12
\Div5|auto_generated|divider|divider|StageOut[25]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~44_combout\ = (data_time_nightout(1) & \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(1),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCFF_X18_Y11_N31
\data_time_pp[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add7~12_combout\,
	ena => \data_time_pp[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_pp(6));

-- Location: LCCOMB_X21_Y9_N16
\Div2|auto_generated|divider|divider|StageOut[18]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~26_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_pp(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_pp(6),
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X21_Y8_N24
\Div2|auto_generated|divider|divider|StageOut[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~28_combout\ = (data_time_pp(5) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(5),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X21_Y8_N10
\Div2|auto_generated|divider|divider|StageOut[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X21_Y8_N12
\Div2|auto_generated|divider|divider|StageOut[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~32_combout\ = (!data_time_pp(3) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(3),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X21_Y8_N16
\Div2|auto_generated|divider|divider|StageOut[23]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X20_Y7_N14
\Div2|auto_generated|divider|divider|StageOut[21]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~36_combout\ = (!data_time_pp(3) & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(3),
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X20_Y7_N30
\Div2|auto_generated|divider|divider|StageOut[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~38_combout\ = (!data_time_pp(2) & \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_pp(2),
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X21_Y7_N12
\Div2|auto_generated|divider|divider|StageOut[27]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~41_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X21_Y7_N10
\Div2|auto_generated|divider|divider|StageOut[26]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~43_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X21_Y7_N16
\Div2|auto_generated|divider|divider|StageOut[25]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~44_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !data_time_pp(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => data_time_pp(1),
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X12_Y6_N26
\Div3|auto_generated|divider|divider|StageOut[18]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X12_Y6_N12
\Div3|auto_generated|divider|divider|StageOut[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\ = (data_time_cp(5) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(5),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X12_Y6_N2
\Div3|auto_generated|divider|divider|StageOut[16]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~31_combout\);

-- Location: LCCOMB_X13_Y6_N2
\Div3|auto_generated|divider|divider|StageOut[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\ = (!data_time_cp(3) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X12_Y5_N10
\Div3|auto_generated|divider|divider|StageOut[22]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X12_Y5_N6
\Div3|auto_generated|divider|divider|StageOut[21]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X12_Y5_N12
\Div3|auto_generated|divider|divider|StageOut[20]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\ = (!data_time_cp(2) & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\);

-- Location: LCCOMB_X13_Y5_N24
\Div3|auto_generated|divider|divider|StageOut[26]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\ = (!data_time_cp(2) & \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X13_Y5_N22
\Div3|auto_generated|divider|divider|StageOut[25]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\ = (!data_time_cp(1) & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(1),
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X10_Y10_N4
\Div0|auto_generated|divider|my_abs_num|cs2a[8]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((\Add18~20_combout\ & (\Add18~16_combout\ & \Add18~14_combout\)) # (!\Add18~20_combout\ & (!\Add18~16_combout\ & 
-- !\Add18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Add18~16_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datad => \Add18~14_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\);

-- Location: LCCOMB_X9_Y10_N24
\Div0|auto_generated|divider|my_abs_num|cs2a[9]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[9]~5_combout\ = \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ (\Add18~20_combout\ $ (\Add18~18_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datab => \Add18~20_combout\,
	datad => \Add18~18_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[9]~5_combout\);

-- Location: LCCOMB_X9_Y10_N14
\Div0|auto_generated|divider|divider|StageOut[28]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[28]~58_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[28]~58_combout\);

-- Location: LCCOMB_X10_Y10_N20
\Div0|auto_generated|divider|divider|StageOut[27]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~59_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~59_combout\);

-- Location: LCCOMB_X10_Y10_N2
\Div0|auto_generated|divider|divider|StageOut[26]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~60_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~60_combout\);

-- Location: LCCOMB_X9_Y10_N30
\Div0|auto_generated|divider|divider|StageOut[25]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~62_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~62_combout\);

-- Location: LCCOMB_X10_Y10_N24
\Div0|auto_generated|divider|divider|StageOut[24]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~63_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (\Add18~20_combout\ $ (!\Add18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => \Add18~20_combout\,
	datad => \Add18~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~63_combout\);

-- Location: LCCOMB_X10_Y9_N6
\Div0|auto_generated|divider|divider|StageOut[33]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~66_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~66_combout\);

-- Location: LCCOMB_X10_Y10_N28
\Div0|auto_generated|divider|divider|StageOut[32]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~67_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X10_Y10_N26
\Div0|auto_generated|divider|divider|StageOut[31]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add18~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (!\Add18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add18~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X10_Y9_N12
\Div0|auto_generated|divider|divider|StageOut[30]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~71_combout\ = (!\Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~71_combout\);

-- Location: LCCOMB_X10_Y9_N10
\Div0|auto_generated|divider|divider|StageOut[40]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~72_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~72_combout\);

-- Location: LCCOMB_X10_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[39]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~73_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~73_combout\);

-- Location: LCCOMB_X10_Y7_N20
\Div0|auto_generated|divider|divider|StageOut[37]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~75_combout\ = (!\Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\ & \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~75_combout\);

-- Location: LCCOMB_X10_Y8_N16
\Div0|auto_generated|divider|divider|StageOut[36]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~77_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add18~10_combout\ $ (\Add18~20_combout\ $ (!\Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~10_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~77_combout\);

-- Location: LCCOMB_X9_Y7_N16
\Div0|auto_generated|divider|divider|StageOut[45]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~80_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~80_combout\);

-- Location: LCCOMB_X9_Y7_N26
\Div0|auto_generated|divider|divider|StageOut[44]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~81_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~81_combout\);

-- Location: LCCOMB_X9_Y7_N24
\Div0|auto_generated|divider|divider|StageOut[43]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~83_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~83_combout\);

-- Location: LCCOMB_X9_Y7_N20
\Div0|auto_generated|divider|divider|StageOut[42]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~85_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~85_combout\);

-- Location: LCCOMB_X12_Y7_N10
\Div0|auto_generated|divider|divider|StageOut[50]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~88_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~88_combout\);

-- Location: LCCOMB_X12_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[49]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~90_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~90_combout\);

-- Location: LCCOMB_X12_Y7_N12
\Div0|auto_generated|divider|divider|StageOut[48]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~91_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add18~20_combout\ $ (\Add18~6_combout\ $ (!\Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Add18~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~91_combout\);

-- Location: LCCOMB_X13_Y7_N10
\Div0|auto_generated|divider|divider|StageOut[55]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~97_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~97_combout\);

-- Location: LCCOMB_X13_Y7_N12
\Div0|auto_generated|divider|divider|StageOut[54]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~98_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~98_combout\);

-- Location: LCCOMB_X14_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[63]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~101_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~101_combout\);

-- Location: LCCOMB_X14_Y7_N16
\Div0|auto_generated|divider|divider|StageOut[62]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~102_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~102_combout\);

-- Location: LCCOMB_X13_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[61]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~104_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~104_combout\);

-- Location: LCCOMB_X14_Y7_N10
\Div0|auto_generated|divider|divider|StageOut[60]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~106_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Add18~2_combout\ $ (((\Add18~0_combout\ & !\Add18~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~0_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Add18~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~106_combout\);

-- Location: LCCOMB_X17_Y5_N0
\Div0|auto_generated|divider|quotient[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[0]~0_combout\ = (\Add18~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\)) # (!\Add18~20_combout\ & ((\Div0|auto_generated|divider|op_1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Add18~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~0_combout\,
	combout => \Div0|auto_generated|divider|quotient[0]~0_combout\);

-- Location: LCCOMB_X8_Y7_N26
\Div1|auto_generated|divider|my_abs_num|_~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~2_combout\ = \Add26~18_combout\ $ (\Add26~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~18_combout\,
	datac => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~2_combout\);

-- Location: LCCOMB_X7_Y7_N28
\Div1|auto_generated|divider|divider|StageOut[28]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[28]~72_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[28]~72_combout\);

-- Location: LCCOMB_X7_Y7_N30
\Div1|auto_generated|divider|divider|StageOut[27]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~74_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~74_combout\);

-- Location: LCCOMB_X7_Y7_N0
\Div1|auto_generated|divider|divider|StageOut[26]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~75_combout\ = (!\Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~75_combout\);

-- Location: LCCOMB_X6_Y6_N6
\Div1|auto_generated|divider|divider|StageOut[25]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~78_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~78_combout\);

-- Location: LCCOMB_X7_Y6_N12
\Div1|auto_generated|divider|divider|StageOut[33]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~80_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~80_combout\);

-- Location: LCCOMB_X6_Y6_N30
\Div1|auto_generated|divider|divider|StageOut[32]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~81_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~81_combout\);

-- Location: LCCOMB_X6_Y6_N0
\Div1|auto_generated|divider|divider|StageOut[31]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~82_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~82_combout\);

-- Location: LCCOMB_X6_Y6_N2
\Div1|auto_generated|divider|divider|StageOut[30]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~84_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~84_combout\);

-- Location: LCCOMB_X7_Y6_N8
\Div1|auto_generated|divider|divider|StageOut[38]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~87_combout\);

-- Location: LCCOMB_X7_Y6_N10
\Div1|auto_generated|divider|divider|StageOut[37]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~88_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~88_combout\);

-- Location: LCCOMB_X8_Y6_N12
\Div1|auto_generated|divider|divider|StageOut[36]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~91_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add26~20_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (!\Add26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datac => \Add26~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~91_combout\);

-- Location: LCCOMB_X8_Y6_N14
\Div1|auto_generated|divider|divider|StageOut[46]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~92_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~92_combout\);

-- Location: LCCOMB_X8_Y6_N8
\Div1|auto_generated|divider|divider|StageOut[45]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~93_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~93_combout\);

-- Location: LCCOMB_X9_Y6_N12
\Div1|auto_generated|divider|divider|StageOut[44]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~94_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~94_combout\);

-- Location: LCCOMB_X8_Y6_N30
\Div1|auto_generated|divider|divider|StageOut[43]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~96_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~96_combout\);

-- Location: LCCOMB_X8_Y6_N0
\Div1|auto_generated|divider|divider|StageOut[42]~97\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~97_combout\ = (!\Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\ & \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~97_combout\);

-- Location: LCCOMB_X10_Y5_N16
\Div1|auto_generated|divider|divider|StageOut[50]~101\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~101_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~101_combout\);

-- Location: LCCOMB_X9_Y5_N20
\Div1|auto_generated|divider|divider|StageOut[49]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~103_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~103_combout\);

-- Location: LCCOMB_X9_Y5_N16
\Div1|auto_generated|divider|divider|StageOut[48]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~105_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add26~20_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (!\Add26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datad => \Add26~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~105_combout\);

-- Location: LCCOMB_X9_Y5_N30
\Div1|auto_generated|divider|divider|StageOut[58]~106\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~106_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~106_combout\);

-- Location: LCCOMB_X10_Y5_N2
\Div1|auto_generated|divider|divider|StageOut[57]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~107_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~107_combout\);

-- Location: LCCOMB_X10_Y5_N20
\Div1|auto_generated|divider|divider|StageOut[56]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~108_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~108_combout\);

-- Location: LCCOMB_X10_Y5_N26
\Div1|auto_generated|divider|divider|StageOut[55]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~110_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~110_combout\);

-- Location: LCCOMB_X10_Y5_N18
\Div1|auto_generated|divider|divider|StageOut[54]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~112_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~112_combout\);

-- Location: LCCOMB_X10_Y8_N24
\Div1|auto_generated|divider|divider|StageOut[63]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~114_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~114_combout\);

-- Location: LCCOMB_X10_Y8_N20
\Div1|auto_generated|divider|divider|StageOut[61]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~116_combout\ = (!\Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\ & \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~116_combout\);

-- Location: LCCOMB_X9_Y8_N14
\Div1|auto_generated|divider|divider|StageOut[60]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~119_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Add26~2_combout\ $ (((!\Add26~20_combout\ & \Add26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Add26~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Add26~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~119_combout\);

-- Location: LCCOMB_X10_Y6_N6
\tmp_seg7data[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~11_combout\ = (\Equal18~0_combout\ & ((\Add26~20_combout\ & ((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\))) # (!\Add26~20_combout\ & (\Div1|auto_generated|divider|op_1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|op_1~0_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datac => \Add26~20_combout\,
	datad => \Equal18~0_combout\,
	combout => \tmp_seg7data[0]~11_combout\);

-- Location: LCCOMB_X8_Y5_N6
\tmp_seg7data~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~12_combout\ = \Add26~0_combout\ $ (\Add26~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add26~0_combout\,
	datad => \Add26~20_combout\,
	combout => \tmp_seg7data~12_combout\);

-- Location: LCCOMB_X10_Y6_N28
\tmp_seg7data[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~14_combout\ = (\Equal17~0_combout\ & ((\Equal13~0_combout\) # ((\Add23~0_combout\)))) # (!\Equal17~0_combout\ & (!\Equal13~0_combout\ & ((\tmp_seg7data[0]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal17~0_combout\,
	datab => \Equal13~0_combout\,
	datac => \Add23~0_combout\,
	datad => \tmp_seg7data[0]~11_combout\,
	combout => \tmp_seg7data[0]~14_combout\);

-- Location: LCCOMB_X18_Y5_N12
\tmp_seg7data[0]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~15_combout\ = (\tmp_seg7data[0]~14_combout\ & (((\Add17~0_combout\) # (!\tmp_seg7data[3]~66_combout\)))) # (!\tmp_seg7data[0]~14_combout\ & (\Div0|auto_generated|divider|quotient[0]~0_combout\ & (\tmp_seg7data[3]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[0]~0_combout\,
	datab => \tmp_seg7data[0]~14_combout\,
	datac => \tmp_seg7data[3]~66_combout\,
	datad => \Add17~0_combout\,
	combout => \tmp_seg7data[0]~15_combout\);

-- Location: LCFF_X13_Y8_N29
\data_h_high[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h_high[0]~7_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_high(0));

-- Location: LCCOMB_X13_Y8_N14
\tmp_seg7data[0]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~16_combout\ = (\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[3]~3_combout\ & (data_h_low(0))) # (!\tmp_seg7data[3]~3_combout\ & ((data_h_high(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(0),
	datab => data_h_high(0),
	datac => \tmp_seg7data[3]~2_combout\,
	datad => \tmp_seg7data[3]~3_combout\,
	combout => \tmp_seg7data[0]~16_combout\);

-- Location: LCCOMB_X13_Y8_N20
\tmp_seg7data[0]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~17_combout\ = (\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[0]~16_combout\ & (data_min_low(0))) # (!\tmp_seg7data[0]~16_combout\ & ((data_min_high(0)))))) # (!\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~2_combout\,
	datab => data_min_low(0),
	datac => \tmp_seg7data[0]~16_combout\,
	datad => data_min_high(0),
	combout => \tmp_seg7data[0]~17_combout\);

-- Location: LCCOMB_X19_Y5_N4
\tmp_seg7data[3]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~18_combout\ = (\tmp_seg7data[3]~8_combout\ & ((\Equal11~0_combout\) # (data_mode_led(0) $ (!data_mode_led(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~8_combout\,
	datab => data_mode_led(0),
	datac => data_mode_led(1),
	datad => \Equal11~0_combout\,
	combout => \tmp_seg7data[3]~18_combout\);

-- Location: LCCOMB_X18_Y5_N26
\tmp_seg7data[0]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~19_combout\ = (\Equal11~0_combout\ & (((\tmp_seg7data[0]~17_combout\) # (!\tmp_seg7data[3]~18_combout\)))) # (!\Equal11~0_combout\ & (\tmp_seg7data[0]~15_combout\ & ((\tmp_seg7data[3]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[0]~15_combout\,
	datab => \Equal11~0_combout\,
	datac => \tmp_seg7data[0]~17_combout\,
	datad => \tmp_seg7data[3]~18_combout\,
	combout => \tmp_seg7data[0]~19_combout\);

-- Location: LCCOMB_X24_Y10_N16
\Mod5|auto_generated|divider|divider|StageOut[24]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[24]~38_combout\ = (data_time_nightout(6) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(6),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X24_Y10_N12
\Mod5|auto_generated|divider|divider|StageOut[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[23]~40_combout\ = (data_time_nightout(5) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(5),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X24_Y10_N6
\Mod5|auto_generated|divider|divider|StageOut[22]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[22]~43_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X24_Y10_N10
\Mod5|auto_generated|divider|divider|StageOut[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[21]~45_combout\ = (!data_time_nightout(3) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(3),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X25_Y10_N10
\Mod5|auto_generated|divider|divider|StageOut[29]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[29]~49_combout\ = (!data_time_nightout(3) & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(3),
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X22_Y10_N26
\Mod5|auto_generated|divider|divider|StageOut[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[28]~52_combout\ = (data_time_nightout(2) & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(2),
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X24_Y8_N24
\Mod5|auto_generated|divider|divider|StageOut[35]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[35]~53_combout\ = (data_time_nightout(1) & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(1),
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X25_Y8_N28
\Mod5|auto_generated|divider|divider|StageOut[40]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[40]~55_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X25_Y8_N26
\Mod5|auto_generated|divider|divider|StageOut[39]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[39]~56_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X25_Y8_N14
\Mod5|auto_generated|divider|divider|StageOut[37]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X24_Y8_N0
\Mod5|auto_generated|divider|divider|StageOut[36]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\ = (data_time_nightout(2) & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(2),
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X24_Y8_N6
\Mod5|auto_generated|divider|divider|StageOut[43]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((data_time_nightout(1)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => data_time_nightout(1),
	datad => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X19_Y8_N26
\tmp_seg7data[1]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~20_combout\ = (\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[3]~3_combout\)) # (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))) # (!\tmp_seg7data[3]~2_combout\ & (((!\tmp_seg7data[3]~3_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~2_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \tmp_seg7data[1]~20_combout\);

-- Location: LCCOMB_X18_Y7_N30
\Mod4|auto_generated|divider|divider|StageOut[24]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[24]~38_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightin(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightin(6),
	combout => \Mod4|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X17_Y7_N0
\Mod4|auto_generated|divider|divider|StageOut[24]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[24]~39_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X17_Y7_N6
\Mod4|auto_generated|divider|divider|StageOut[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[23]~40_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightin(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => data_time_nightin(5),
	combout => \Mod4|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X18_Y7_N16
\Mod4|auto_generated|divider|divider|StageOut[23]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[23]~41_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X18_Y7_N26
\Mod4|auto_generated|divider|divider|StageOut[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[22]~42_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !data_time_nightin(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightin(4),
	combout => \Mod4|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X18_Y7_N24
\Mod4|auto_generated|divider|divider|StageOut[22]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[22]~43_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X17_Y7_N4
\Mod4|auto_generated|divider|divider|StageOut[21]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[21]~44_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightin(3),
	combout => \Mod4|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X17_Y7_N30
\Mod4|auto_generated|divider|divider|StageOut[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[21]~45_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightin(3),
	combout => \Mod4|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X19_Y7_N4
\Mod4|auto_generated|divider|divider|StageOut[32]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X18_Y7_N18
\Mod4|auto_generated|divider|divider|StageOut[31]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[31]~47_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X18_Y7_N20
\Mod4|auto_generated|divider|divider|StageOut[30]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[30]~48_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X19_Y7_N30
\Mod4|auto_generated|divider|divider|StageOut[29]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[29]~49_combout\ = (data_time_nightin(3) & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightin(3),
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X19_Y7_N20
\Mod4|auto_generated|divider|divider|StageOut[29]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X18_Y7_N10
\Mod4|auto_generated|divider|divider|StageOut[28]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[28]~51_combout\ = (!data_time_nightin(2) & \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(2),
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X18_Y7_N28
\Mod4|auto_generated|divider|divider|StageOut[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[28]~52_combout\ = (!data_time_nightin(2) & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(2),
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X19_Y6_N12
\Mod4|auto_generated|divider|divider|StageOut[35]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[35]~53_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !data_time_nightin(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => data_time_nightin(1),
	combout => \Mod4|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X19_Y6_N14
\Mod4|auto_generated|divider|divider|StageOut[35]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[35]~54_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !data_time_nightin(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => data_time_nightin(1),
	combout => \Mod4|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X19_Y7_N26
\Mod4|auto_generated|divider|divider|StageOut[40]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[40]~55_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X19_Y7_N0
\Mod4|auto_generated|divider|divider|StageOut[39]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[39]~56_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X19_Y6_N4
\Mod4|auto_generated|divider|divider|StageOut[38]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\ = (!\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X19_Y7_N18
\Mod4|auto_generated|divider|divider|StageOut[37]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X19_Y6_N10
\Mod4|auto_generated|divider|divider|StageOut[36]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\ = (!data_time_nightin(2) & \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(2),
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X19_Y6_N8
\Mod4|auto_generated|divider|divider|StageOut[36]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X19_Y6_N2
\Mod4|auto_generated|divider|divider|StageOut[43]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!data_time_nightin(1))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(1),
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X20_Y8_N16
\tmp_seg7data[1]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~21_combout\ = (\tmp_seg7data[1]~20_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[43]~61_combout\) # ((!\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[1]~20_combout\ & (((\tmp_seg7data[3]~3_combout\ & 
-- \Mod5|auto_generated|divider|divider|StageOut[43]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[43]~61_combout\,
	datab => \tmp_seg7data[1]~20_combout\,
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[43]~61_combout\,
	combout => \tmp_seg7data[1]~21_combout\);

-- Location: LCCOMB_X17_Y6_N14
\Mod3|auto_generated|divider|divider|StageOut[24]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~39_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X17_Y6_N30
\Mod3|auto_generated|divider|divider|StageOut[23]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~41_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X17_Y6_N2
\Mod3|auto_generated|divider|divider|StageOut[22]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~43_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X18_Y6_N20
\Mod3|auto_generated|divider|divider|StageOut[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~45_combout\ = (!data_time_cp(3) & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(3),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X14_Y6_N20
\Mod3|auto_generated|divider|divider|StageOut[32]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X14_Y6_N24
\Mod3|auto_generated|divider|divider|StageOut[30]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X15_Y6_N4
\Mod3|auto_generated|divider|divider|StageOut[29]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X14_Y6_N6
\Mod3|auto_generated|divider|divider|StageOut[28]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[28]~51_combout\ = (!data_time_cp(2) & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(2),
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X15_Y5_N0
\Mod3|auto_generated|divider|divider|StageOut[35]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[35]~53_combout\ = (!data_time_cp(1) & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(1),
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X15_Y6_N20
\Mod3|auto_generated|divider|divider|StageOut[39]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[39]~56_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X14_Y6_N0
\Mod3|auto_generated|divider|divider|StageOut[36]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X20_Y9_N8
\Mod2|auto_generated|divider|divider|StageOut[24]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[24]~38_combout\ = (data_time_pp(6) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(6),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X20_Y9_N10
\Mod2|auto_generated|divider|divider|StageOut[24]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[24]~39_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X20_Y9_N4
\Mod2|auto_generated|divider|divider|StageOut[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[23]~40_combout\ = (data_time_pp(5) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_pp(5),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X20_Y9_N6
\Mod2|auto_generated|divider|divider|StageOut[23]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[23]~41_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X20_Y9_N0
\Mod2|auto_generated|divider|divider|StageOut[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[22]~42_combout\ = (data_time_pp(4) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(4),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X20_Y9_N14
\Mod2|auto_generated|divider|divider|StageOut[22]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[22]~43_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[22]~43_combout\);

-- Location: LCCOMB_X20_Y9_N12
\Mod2|auto_generated|divider|divider|StageOut[21]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~44_combout\ = (!data_time_pp(3) & \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(3),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X20_Y9_N2
\Mod2|auto_generated|divider|divider|StageOut[21]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[21]~45_combout\ = (!data_time_pp(3) & !\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(3),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[21]~45_combout\);

-- Location: LCCOMB_X19_Y9_N12
\Mod2|auto_generated|divider|divider|StageOut[32]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X19_Y9_N10
\Mod2|auto_generated|divider|divider|StageOut[31]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X19_Y9_N8
\Mod2|auto_generated|divider|divider|StageOut[30]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X17_Y9_N12
\Mod2|auto_generated|divider|divider|StageOut[29]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[29]~49_combout\ = (!data_time_pp(3) & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(3),
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X20_Y10_N24
\Mod2|auto_generated|divider|divider|StageOut[29]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[29]~50_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X19_Y9_N6
\Mod2|auto_generated|divider|divider|StageOut[28]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[28]~51_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !data_time_pp(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => data_time_pp(2),
	combout => \Mod2|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X19_Y9_N0
\Mod2|auto_generated|divider|divider|StageOut[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[28]~52_combout\ = (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !data_time_pp(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => data_time_pp(2),
	combout => \Mod2|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X18_Y9_N0
\Mod2|auto_generated|divider|divider|StageOut[35]~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[35]~53_combout\ = (!data_time_pp(1) & \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(1),
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[35]~53_combout\);

-- Location: LCCOMB_X18_Y9_N6
\Mod2|auto_generated|divider|divider|StageOut[35]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[35]~54_combout\ = (!data_time_pp(1) & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(1),
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X18_Y9_N12
\Mod2|auto_generated|divider|divider|StageOut[40]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[40]~55_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X18_Y9_N14
\Mod2|auto_generated|divider|divider|StageOut[39]~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[39]~56_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[39]~56_combout\);

-- Location: LCCOMB_X19_Y9_N18
\Mod2|auto_generated|divider|divider|StageOut[38]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X19_Y9_N4
\Mod2|auto_generated|divider|divider|StageOut[37]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X18_Y11_N8
\Mod2|auto_generated|divider|divider|StageOut[36]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !data_time_pp(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => data_time_pp(2),
	combout => \Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X18_Y9_N4
\Mod2|auto_generated|divider|divider|StageOut[36]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X18_Y9_N30
\Mod2|auto_generated|divider|divider|StageOut[43]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!data_time_pp(1))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- ((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(1),
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X17_Y3_N14
\Mod0|auto_generated|divider|divider|StageOut[68]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~140_combout\ = (\Add16~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~140_combout\);

-- Location: LCCOMB_X17_Y3_N30
\Mod0|auto_generated|divider|divider|StageOut[67]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\ = (\Add16~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~142_combout\);

-- Location: LCCOMB_X17_Y3_N2
\Mod0|auto_generated|divider|divider|StageOut[66]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\ = (\Add16~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~144_combout\);

-- Location: LCCOMB_X18_Y3_N10
\Mod0|auto_generated|divider|divider|StageOut[65]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~146_combout\ = (\Add16~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add16~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~146_combout\);

-- Location: LCCOMB_X19_Y3_N4
\Mod0|auto_generated|divider|divider|StageOut[84]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~148_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~148_combout\);

-- Location: LCCOMB_X20_Y3_N8
\Mod0|auto_generated|divider|divider|StageOut[82]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~150_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~150_combout\);

-- Location: LCCOMB_X19_Y3_N28
\Mod0|auto_generated|divider|divider|StageOut[80]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~152_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~152_combout\);

-- Location: LCCOMB_X18_Y3_N0
\Mod0|auto_generated|divider|divider|StageOut[79]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~153_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Add16~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Add16~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~153_combout\);

-- Location: LCCOMB_X19_Y3_N24
\Mod0|auto_generated|divider|divider|StageOut[78]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~156_combout\ = (\Add16~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add16~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~156_combout\);

-- Location: LCCOMB_X21_Y3_N8
\Mod0|auto_generated|divider|divider|StageOut[95]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~160_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~160_combout\);

-- Location: LCCOMB_X20_Y3_N14
\Mod0|auto_generated|divider|divider|StageOut[92]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~164_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~164_combout\);

-- Location: LCCOMB_X21_Y3_N6
\Mod0|auto_generated|divider|divider|StageOut[91]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\ = (\Add16~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\);

-- Location: LCCOMB_X21_Y4_N24
\Mod0|auto_generated|divider|divider|StageOut[111]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~168_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~168_combout\);

-- Location: LCCOMB_X21_Y4_N28
\Mod0|auto_generated|divider|divider|StageOut[109]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~170_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~170_combout\);

-- Location: LCCOMB_X22_Y4_N8
\Mod0|auto_generated|divider|divider|StageOut[107]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[107]~172_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[107]~172_combout\);

-- Location: LCCOMB_X20_Y4_N20
\Mod0|auto_generated|divider|divider|StageOut[106]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~173_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~173_combout\);

-- Location: LCCOMB_X22_Y4_N14
\Mod0|auto_generated|divider|divider|StageOut[105]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~174_combout\ = (\Add16~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~174_combout\);

-- Location: LCCOMB_X22_Y5_N18
\Mod0|auto_generated|divider|divider|StageOut[104]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~177_combout\ = (\Add16~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~177_combout\);

-- Location: LCCOMB_X20_Y4_N2
\Mod0|auto_generated|divider|divider|StageOut[126]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~178_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~178_combout\);

-- Location: LCCOMB_X20_Y4_N16
\Mod0|auto_generated|divider|divider|StageOut[125]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[125]~179_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[125]~179_combout\);

-- Location: LCCOMB_X20_Y4_N6
\Mod0|auto_generated|divider|divider|StageOut[124]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~180_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~180_combout\);

-- Location: LCCOMB_X19_Y4_N30
\Mod0|auto_generated|divider|divider|StageOut[122]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~182_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~182_combout\);

-- Location: LCCOMB_X22_Y4_N18
\Mod0|auto_generated|divider|divider|StageOut[121]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~183_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~183_combout\);

-- Location: LCCOMB_X20_Y4_N26
\Mod0|auto_generated|divider|divider|StageOut[120]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~184_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~184_combout\);

-- Location: LCCOMB_X22_Y4_N20
\Mod0|auto_generated|divider|divider|StageOut[119]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~185_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~185_combout\);

-- Location: LCCOMB_X22_Y4_N6
\Mod0|auto_generated|divider|divider|StageOut[118]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\);

-- Location: LCCOMB_X19_Y4_N24
\Mod0|auto_generated|divider|divider|StageOut[117]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~189_combout\ = (\Add16~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~189_combout\);

-- Location: LCCOMB_X20_Y5_N14
\Mod0|auto_generated|divider|divider|StageOut[139]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[139]~191_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[139]~191_combout\);

-- Location: LCCOMB_X19_Y5_N12
\Mod0|auto_generated|divider|divider|StageOut[135]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~195_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~195_combout\);

-- Location: LCCOMB_X20_Y4_N28
\Mod0|auto_generated|divider|divider|StageOut[134]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~196_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~196_combout\);

-- Location: LCCOMB_X20_Y5_N30
\Mod0|auto_generated|divider|divider|StageOut[131]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~199_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Add16~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Add16~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~199_combout\);

-- Location: LCCOMB_X20_Y5_N20
\Mod0|auto_generated|divider|divider|StageOut[130]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~201_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Add16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Add16~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~201_combout\);

-- Location: LCCOMB_X21_Y6_N26
\Mod0|auto_generated|divider|divider|StageOut[143]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\ = (\Add16~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add16~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\);

-- Location: LCCOMB_X21_Y6_N16
\Mod0|auto_generated|divider|divider|StageOut[149]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\);

-- Location: LCCOMB_X20_Y5_N22
\Mod0|auto_generated|divider|divider|StageOut[146]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\);

-- Location: LCCOMB_X21_Y6_N4
\Mod0|auto_generated|divider|divider|StageOut[144]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\);

-- Location: LCCOMB_X5_Y5_N24
\Mod1|auto_generated|divider|divider|StageOut[68]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[68]~141_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[68]~141_combout\);

-- Location: LCCOMB_X6_Y5_N26
\Mod1|auto_generated|divider|divider|StageOut[67]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[67]~143_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[67]~143_combout\);

-- Location: LCCOMB_X6_Y5_N2
\Mod1|auto_generated|divider|divider|StageOut[66]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[66]~145_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[66]~145_combout\);

-- Location: LCCOMB_X5_Y5_N20
\Mod1|auto_generated|divider|divider|StageOut[65]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[65]~147_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Add22~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add22~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[65]~147_combout\);

-- Location: LCCOMB_X4_Y5_N16
\Mod1|auto_generated|divider|divider|StageOut[84]~148\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~148_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~148_combout\);

-- Location: LCCOMB_X5_Y4_N24
\Mod1|auto_generated|divider|divider|StageOut[83]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[83]~149_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[83]~149_combout\);

-- Location: LCCOMB_X5_Y5_N16
\Mod1|auto_generated|divider|divider|StageOut[79]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[79]~154_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[79]~154_combout\);

-- Location: LCCOMB_X4_Y4_N8
\Mod1|auto_generated|divider|divider|StageOut[78]~156\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[78]~156_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Add22~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Add22~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[78]~156_combout\);

-- Location: LCCOMB_X5_Y3_N8
\Mod1|auto_generated|divider|divider|StageOut[97]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~158_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~158_combout\);

-- Location: LCCOMB_X5_Y4_N0
\Mod1|auto_generated|divider|divider|StageOut[96]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[96]~159_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[96]~159_combout\);

-- Location: LCCOMB_X4_Y3_N22
\Mod1|auto_generated|divider|divider|StageOut[95]~160\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[95]~160_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[95]~160_combout\);

-- Location: LCCOMB_X4_Y3_N12
\Mod1|auto_generated|divider|divider|StageOut[94]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[94]~161_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[94]~161_combout\);

-- Location: LCCOMB_X5_Y3_N6
\Mod1|auto_generated|divider|divider|StageOut[93]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[93]~162_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[93]~162_combout\);

-- Location: LCCOMB_X4_Y3_N2
\Mod1|auto_generated|divider|divider|StageOut[92]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[92]~163_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Add22~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Add22~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[92]~163_combout\);

-- Location: LCCOMB_X4_Y3_N14
\Mod1|auto_generated|divider|divider|StageOut[91]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[91]~165_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Add22~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Add22~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[91]~165_combout\);

-- Location: LCCOMB_X6_Y3_N24
\Mod1|auto_generated|divider|divider|StageOut[112]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~167_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~167_combout\);

-- Location: LCCOMB_X6_Y3_N22
\Mod1|auto_generated|divider|divider|StageOut[111]~168\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[111]~168_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[111]~168_combout\);

-- Location: LCCOMB_X4_Y3_N10
\Mod1|auto_generated|divider|divider|StageOut[108]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~171_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~171_combout\);

-- Location: LCCOMB_X4_Y3_N20
\Mod1|auto_generated|divider|divider|StageOut[106]~173\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[106]~173_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[106]~173_combout\);

-- Location: LCCOMB_X4_Y3_N18
\Mod1|auto_generated|divider|divider|StageOut[105]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~175_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~175_combout\);

-- Location: LCCOMB_X7_Y3_N2
\Mod1|auto_generated|divider|divider|StageOut[104]~177\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~177_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Add22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Add22~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~177_combout\);

-- Location: LCCOMB_X6_Y4_N28
\Mod1|auto_generated|divider|divider|StageOut[124]~180\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~180_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~180_combout\);

-- Location: LCCOMB_X9_Y3_N16
\Mod1|auto_generated|divider|divider|StageOut[123]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~181_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~181_combout\);

-- Location: LCCOMB_X7_Y3_N30
\Mod1|auto_generated|divider|divider|StageOut[122]~182\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~182_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~182_combout\);

-- Location: LCCOMB_X9_Y3_N2
\Mod1|auto_generated|divider|divider|StageOut[121]~183\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~183_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~183_combout\);

-- Location: LCCOMB_X7_Y3_N14
\Mod1|auto_generated|divider|divider|StageOut[119]~185\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~185_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~185_combout\);

-- Location: LCCOMB_X7_Y3_N0
\Mod1|auto_generated|divider|divider|StageOut[118]~187\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~187_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~187_combout\);

-- Location: LCCOMB_X8_Y3_N24
\Mod1|auto_generated|divider|divider|StageOut[117]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~188_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Add22~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Add22~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~188_combout\);

-- Location: LCCOMB_X9_Y3_N20
\Mod1|auto_generated|divider|divider|StageOut[140]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~190_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~190_combout\);

-- Location: LCCOMB_X6_Y4_N30
\Mod1|auto_generated|divider|divider|StageOut[138]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[138]~192_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[138]~192_combout\);

-- Location: LCCOMB_X7_Y3_N10
\Mod1|auto_generated|divider|divider|StageOut[136]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~194_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~194_combout\);

-- Location: LCCOMB_X8_Y3_N30
\Mod1|auto_generated|divider|divider|StageOut[135]~195\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~195_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~195_combout\);

-- Location: LCCOMB_X7_Y4_N0
\Mod1|auto_generated|divider|divider|StageOut[132]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~198_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~198_combout\);

-- Location: LCCOMB_X6_Y4_N0
\Mod1|auto_generated|divider|divider|StageOut[131]~199\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~199_combout\ = (\Add22~6_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add22~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~199_combout\);

-- Location: LCCOMB_X8_Y4_N16
\Mod1|auto_generated|divider|divider|StageOut[130]~201\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~201_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Add22~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Add22~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~201_combout\);

-- Location: LCCOMB_X8_Y4_N10
\Mod1|auto_generated|divider|divider|StageOut[143]~204\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\ = (\Add22~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add22~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~204_combout\);

-- Location: LCCOMB_X7_Y4_N26
\Mod1|auto_generated|divider|divider|StageOut[154]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~205_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~205_combout\);

-- Location: LCCOMB_X8_Y4_N8
\Mod1|auto_generated|divider|divider|StageOut[153]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~206_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~206_combout\);

-- Location: LCCOMB_X8_Y4_N2
\Mod1|auto_generated|divider|divider|StageOut[152]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[152]~207_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[152]~207_combout\);

-- Location: LCCOMB_X8_Y4_N0
\Mod1|auto_generated|divider|divider|StageOut[151]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[151]~208_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[151]~208_combout\);

-- Location: LCCOMB_X8_Y4_N12
\Mod1|auto_generated|divider|divider|StageOut[149]~210\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\);

-- Location: LCCOMB_X8_Y4_N14
\Mod1|auto_generated|divider|divider|StageOut[148]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\);

-- Location: LCCOMB_X8_Y4_N20
\Mod1|auto_generated|divider|divider|StageOut[144]~216\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\);

-- Location: LCFF_X13_Y8_N13
\data_h_high[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h_high[1]~3_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_high(1));

-- Location: LCCOMB_X13_Y8_N10
\tmp_seg7data[1]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~27_combout\ = (\tmp_seg7data[3]~2_combout\ & (((data_min_high(1)) # (\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & (data_h_high(1) & ((!\tmp_seg7data[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_high(1),
	datab => data_min_high(1),
	datac => \tmp_seg7data[3]~2_combout\,
	datad => \tmp_seg7data[3]~3_combout\,
	combout => \tmp_seg7data[1]~27_combout\);

-- Location: LCCOMB_X24_Y8_N28
\Mod5|auto_generated|divider|divider|StageOut[44]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[36]~59_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X20_Y8_N30
\tmp_seg7data[2]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~30_combout\ = (\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[3]~3_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[44]~62_combout\))) # 
-- (!\tmp_seg7data[3]~3_combout\ & (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \tmp_seg7data[3]~2_combout\,
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[44]~62_combout\,
	combout => \tmp_seg7data[2]~30_combout\);

-- Location: LCCOMB_X19_Y6_N0
\Mod4|auto_generated|divider|divider|StageOut[44]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X19_Y8_N28
\tmp_seg7data[2]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~31_combout\ = (\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[2]~30_combout\ & (\Mod4|auto_generated|divider|divider|StageOut[44]~62_combout\)) # (!\tmp_seg7data[2]~30_combout\ & 
-- ((!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))) # (!\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~2_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[44]~62_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \tmp_seg7data[2]~30_combout\,
	combout => \tmp_seg7data[2]~31_combout\);

-- Location: LCCOMB_X15_Y6_N28
\Mod3|auto_generated|divider|divider|StageOut[44]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X18_Y6_N12
\tmp_seg7data[2]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~32_combout\ = (\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[3]~3_combout\) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\tmp_seg7data[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000111001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \tmp_seg7data[3]~2_combout\,
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \tmp_seg7data[2]~32_combout\);

-- Location: LCCOMB_X18_Y9_N8
\Mod2|auto_generated|divider|divider|StageOut[44]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[44]~62_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[36]~59_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[36]~60_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[44]~62_combout\);

-- Location: LCCOMB_X18_Y6_N18
\tmp_seg7data[2]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~33_combout\ = (\tmp_seg7data[2]~32_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[44]~62_combout\) # (!\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[2]~32_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[44]~62_combout\ & (\tmp_seg7data[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[2]~32_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[44]~62_combout\,
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[44]~62_combout\,
	combout => \tmp_seg7data[2]~33_combout\);

-- Location: LCCOMB_X17_Y5_N12
\Div0|auto_generated|divider|quotient[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[2]~2_combout\ = (\Add18~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)) # (!\Add18~20_combout\ & ((\Div0|auto_generated|divider|op_1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|op_1~4_combout\,
	combout => \Div0|auto_generated|divider|quotient[2]~2_combout\);

-- Location: LCCOMB_X10_Y6_N30
\tmp_seg7data[2]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~34_combout\ = (\Equal18~0_combout\ & ((\Add26~20_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)) # (!\Add26~20_combout\ & ((\Div1|auto_generated|divider|op_1~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|op_1~4_combout\,
	datad => \Equal18~0_combout\,
	combout => \tmp_seg7data[2]~34_combout\);

-- Location: LCCOMB_X9_Y4_N0
\Mod1|auto_generated|divider|divider|StageOut[158]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[158]~218_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[144]~216_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[158]~218_combout\);

-- Location: LCCOMB_X10_Y6_N22
\tmp_seg7data[2]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~35_combout\ = (\Equal17~0_combout\ & ((\Equal13~0_combout\) # ((\Add23~4_combout\)))) # (!\Equal17~0_combout\ & (!\Equal13~0_combout\ & ((\tmp_seg7data[2]~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal17~0_combout\,
	datab => \Equal13~0_combout\,
	datac => \Add23~4_combout\,
	datad => \tmp_seg7data[2]~34_combout\,
	combout => \tmp_seg7data[2]~35_combout\);

-- Location: LCCOMB_X18_Y5_N8
\tmp_seg7data[2]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~36_combout\ = (\tmp_seg7data[2]~35_combout\ & (((\Add17~4_combout\) # (!\tmp_seg7data[3]~66_combout\)))) # (!\tmp_seg7data[2]~35_combout\ & (\Div0|auto_generated|divider|quotient[2]~2_combout\ & (\tmp_seg7data[3]~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|quotient[2]~2_combout\,
	datab => \tmp_seg7data[2]~35_combout\,
	datac => \tmp_seg7data[3]~66_combout\,
	datad => \Add17~4_combout\,
	combout => \tmp_seg7data[2]~36_combout\);

-- Location: LCFF_X14_Y8_N21
\data_h_low[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \Add29~4_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_low(2));

-- Location: LCFF_X12_Y8_N9
\data_h_high[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h_high[2]~5_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_high(2));

-- Location: LCCOMB_X13_Y8_N0
\tmp_seg7data[2]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~37_combout\ = (\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[3]~3_combout\ & ((data_h_low(2)))) # (!\tmp_seg7data[3]~3_combout\ & (data_h_high(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_high(2),
	datab => data_h_low(2),
	datac => \tmp_seg7data[3]~2_combout\,
	datad => \tmp_seg7data[3]~3_combout\,
	combout => \tmp_seg7data[2]~37_combout\);

-- Location: LCCOMB_X13_Y8_N22
\tmp_seg7data[2]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~38_combout\ = (\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[2]~37_combout\ & (data_min_low(2))) # (!\tmp_seg7data[2]~37_combout\ & ((data_min_high(2)))))) # (!\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[2]~37_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~2_combout\,
	datab => data_min_low(2),
	datac => data_min_high(2),
	datad => \tmp_seg7data[2]~37_combout\,
	combout => \tmp_seg7data[2]~38_combout\);

-- Location: LCCOMB_X18_Y5_N6
\tmp_seg7data[2]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[2]~39_combout\ = (\tmp_seg7data[3]~18_combout\ & ((\Equal11~0_combout\ & ((\tmp_seg7data[2]~38_combout\))) # (!\Equal11~0_combout\ & (\tmp_seg7data[2]~36_combout\)))) # (!\tmp_seg7data[3]~18_combout\ & (((\Equal11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~18_combout\,
	datab => \tmp_seg7data[2]~36_combout\,
	datac => \tmp_seg7data[2]~38_combout\,
	datad => \Equal11~0_combout\,
	combout => \tmp_seg7data[2]~39_combout\);

-- Location: LCCOMB_X19_Y5_N6
\tmp_seg7data[2]\ : cycloneii_lcell_comb
-- Equation(s):
-- tmp_seg7data(2) = (\tmp_seg7data[2]~39_combout\ & ((\tmp_seg7data[2]~33_combout\) # ((\tmp_seg7data[3]~8_combout\)))) # (!\tmp_seg7data[2]~39_combout\ & (((!\tmp_seg7data[3]~8_combout\ & \tmp_seg7data[2]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[2]~33_combout\,
	datab => \tmp_seg7data[2]~39_combout\,
	datac => \tmp_seg7data[3]~8_combout\,
	datad => \tmp_seg7data[2]~31_combout\,
	combout => tmp_seg7data(2));

-- Location: LCCOMB_X19_Y6_N30
\Mod4|auto_generated|divider|divider|StageOut[45]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod4|auto_generated|divider|divider|StageOut[37]~58_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X15_Y6_N30
\Mod3|auto_generated|divider|divider|StageOut[45]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X18_Y6_N24
\tmp_seg7data[3]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~42_combout\ = (\tmp_seg7data[3]~3_combout\ & (((\tmp_seg7data[3]~2_combout\)))) # (!\tmp_seg7data[3]~3_combout\ & ((\tmp_seg7data[3]~2_combout\ & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)) # 
-- (!\tmp_seg7data[3]~2_combout\ & ((!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \tmp_seg7data[3]~3_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \tmp_seg7data[3]~2_combout\,
	combout => \tmp_seg7data[3]~42_combout\);

-- Location: LCCOMB_X18_Y9_N10
\Mod2|auto_generated|divider|divider|StageOut[45]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X18_Y6_N26
\tmp_seg7data[3]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~43_combout\ = (\tmp_seg7data[3]~42_combout\ & (((\Mod2|auto_generated|divider|divider|StageOut[45]~63_combout\)) # (!\tmp_seg7data[3]~3_combout\))) # (!\tmp_seg7data[3]~42_combout\ & (\tmp_seg7data[3]~3_combout\ & 
-- (\Mod3|auto_generated|divider|divider|StageOut[45]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~42_combout\,
	datab => \tmp_seg7data[3]~3_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[45]~63_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[45]~63_combout\,
	combout => \tmp_seg7data[3]~43_combout\);

-- Location: LCCOMB_X10_Y6_N24
\tmp_seg7data[3]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~44_combout\ = (\Equal18~0_combout\ & ((\Add26~20_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)) # (!\Add26~20_combout\ & ((\Div1|auto_generated|divider|op_1~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|op_1~6_combout\,
	datac => \Add26~20_combout\,
	datad => \Equal18~0_combout\,
	combout => \tmp_seg7data[3]~44_combout\);

-- Location: LCCOMB_X9_Y4_N30
\Mod1|auto_generated|divider|divider|StageOut[159]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[159]~219_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[159]~219_combout\);

-- Location: LCCOMB_X10_Y6_N2
\tmp_seg7data[3]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~45_combout\ = (\Equal17~0_combout\ & ((\Equal13~0_combout\) # ((\Add23~6_combout\)))) # (!\Equal17~0_combout\ & (!\Equal13~0_combout\ & (\tmp_seg7data[3]~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal17~0_combout\,
	datab => \Equal13~0_combout\,
	datac => \tmp_seg7data[3]~44_combout\,
	datad => \Add23~6_combout\,
	combout => \tmp_seg7data[3]~45_combout\);

-- Location: LCFF_X12_Y8_N11
\data_h_high[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h_high[3]~6_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_high(3));

-- Location: LCCOMB_X25_Y10_N6
\tmp_seg7data~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~50_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\,
	combout => \tmp_seg7data~50_combout\);

-- Location: LCCOMB_X24_Y8_N26
\tmp_seg7data~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~52_combout\ = (!\tmp_seg7data~51_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\tmp_seg7data~50_combout\))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \tmp_seg7data~51_combout\,
	datad => \tmp_seg7data~50_combout\,
	combout => \tmp_seg7data~52_combout\);

-- Location: LCCOMB_X18_Y9_N2
\Mod2|auto_generated|divider|divider|StageOut[46]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[46]~64_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\)))) # (!\Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Mod2|auto_generated|divider|divider|StageOut[38]~57_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[46]~64_combout\);

-- Location: LCCOMB_X15_Y6_N24
\tmp_seg7data~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~53_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => \Mod3|auto_generated|divider|divider|StageOut[30]~48_combout\,
	combout => \tmp_seg7data~53_combout\);

-- Location: LCCOMB_X15_Y5_N14
\tmp_seg7data~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~54_combout\ = (!\tmp_seg7data~51_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\tmp_seg7data~53_combout\))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data~51_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \tmp_seg7data~53_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \tmp_seg7data~54_combout\);

-- Location: LCCOMB_X19_Y5_N22
\tmp_seg7data~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~55_combout\ = (\Equal16~0_combout\ & (\Equal17~0_combout\)) # (!\Equal16~0_combout\ & ((\Equal17~0_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[46]~64_combout\)) # (!\Equal17~0_combout\ & ((\tmp_seg7data~54_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal16~0_combout\,
	datab => \Equal17~0_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[46]~64_combout\,
	datad => \tmp_seg7data~54_combout\,
	combout => \tmp_seg7data~55_combout\);

-- Location: LCCOMB_X19_Y6_N6
\Mod4|auto_generated|divider|divider|StageOut[46]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[46]~64_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\) # 
-- (\Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\)))) # (!\Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[38]~57_combout\,
	datac => \Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[46]~64_combout\);

-- Location: LCCOMB_X19_Y5_N8
\tmp_seg7data~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~56_combout\ = (\Equal16~0_combout\ & ((\tmp_seg7data~55_combout\ & (\Mod4|auto_generated|divider|divider|StageOut[46]~64_combout\)) # (!\tmp_seg7data~55_combout\ & ((\tmp_seg7data~52_combout\))))) # (!\Equal16~0_combout\ & 
-- (((\tmp_seg7data~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[46]~64_combout\,
	datab => \tmp_seg7data~52_combout\,
	datac => \Equal16~0_combout\,
	datad => \tmp_seg7data~55_combout\,
	combout => \tmp_seg7data~56_combout\);

-- Location: LCCOMB_X19_Y5_N18
\Equal12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal12~0_combout\ = (!data_mode(2) & (!data_mode(1) & (data_mode(0) & !data_mode(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(2),
	datab => data_mode(1),
	datac => data_mode(0),
	datad => data_mode(3),
	combout => \Equal12~0_combout\);

-- Location: LCCOMB_X17_Y5_N26
\tmp_seg7data~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~57_combout\ = (\Equal13~0_combout\ & ((\Add18~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)) # (!\Add18~20_combout\ & ((\Div0|auto_generated|divider|op_1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Equal13~0_combout\,
	datac => \Add18~20_combout\,
	datad => \Div0|auto_generated|divider|op_1~8_combout\,
	combout => \tmp_seg7data~57_combout\);

-- Location: LCCOMB_X10_Y6_N4
\tmp_seg7data~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~58_combout\ = (data_mode_led(0) & ((\Add26~20_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\)) # (!\Add26~20_combout\ & ((\Div1|auto_generated|divider|op_1~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|op_1~8_combout\,
	datad => data_mode_led(0),
	combout => \tmp_seg7data~58_combout\);

-- Location: LCCOMB_X18_Y5_N30
\tmp_seg7data~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~59_combout\ = (!\Equal17~0_combout\ & (((\tmp_seg7data~58_combout\) # (\tmp_seg7data~57_combout\)) # (!\Equal18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal18~0_combout\,
	datab => \Equal17~0_combout\,
	datac => \tmp_seg7data~58_combout\,
	datad => \tmp_seg7data~57_combout\,
	combout => \tmp_seg7data~59_combout\);

-- Location: LCCOMB_X9_Y4_N2
\Mod1|auto_generated|divider|divider|StageOut[160]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[160]~220_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[160]~220_combout\);

-- Location: LCCOMB_X10_Y6_N26
\tmp_seg7data~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~60_combout\ = (data_mode_led(0) & (((\Add23~8_combout\ & \Equal17~0_combout\)) # (!data_mode_led(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode_led(0),
	datab => \Add23~8_combout\,
	datac => data_mode_led(1),
	datad => \Equal17~0_combout\,
	combout => \tmp_seg7data~60_combout\);

-- Location: LCCOMB_X20_Y6_N0
\Mod0|auto_generated|divider|divider|StageOut[160]~220\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[160]~220_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[146]~213_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[160]~220_combout\);

-- Location: LCCOMB_X18_Y5_N28
\tmp_seg7data~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~61_combout\ = (\tmp_seg7data~60_combout\) # ((\Equal17~0_combout\ & (\Equal13~0_combout\ & \Add17~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data~60_combout\,
	datab => \Equal17~0_combout\,
	datac => \Equal13~0_combout\,
	datad => \Add17~8_combout\,
	combout => \tmp_seg7data~61_combout\);

-- Location: LCCOMB_X19_Y5_N20
\tmp_seg7data~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~62_combout\ = (\Equal12~0_combout\ & ((\tmp_seg7data~59_combout\) # ((\tmp_seg7data~61_combout\)))) # (!\Equal12~0_combout\ & (((\tmp_seg7data~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data~59_combout\,
	datab => \tmp_seg7data~61_combout\,
	datac => \tmp_seg7data~56_combout\,
	datad => \Equal12~0_combout\,
	combout => \tmp_seg7data~62_combout\);

-- Location: LCCOMB_X14_Y9_N2
\Equal8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal8~2_combout\ = (\Add12~8_combout\ & (data_time_count(4) & (\Add12~10_combout\ $ (!data_time_count(5))))) # (!\Add12~8_combout\ & (!data_time_count(4) & (\Add12~10_combout\ $ (!data_time_count(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~8_combout\,
	datab => \Add12~10_combout\,
	datac => data_time_count(5),
	datad => data_time_count(4),
	combout => \Equal8~2_combout\);

-- Location: LCCOMB_X13_Y9_N6
\Equal7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal7~2_combout\ = (data_time_cp(5) & (data_time_count(5) & (data_time_cp(4) $ (data_time_count(4))))) # (!data_time_cp(5) & (!data_time_count(5) & (data_time_cp(4) $ (data_time_count(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(5),
	datab => data_time_cp(4),
	datac => data_time_count(4),
	datad => data_time_count(5),
	combout => \Equal7~2_combout\);

-- Location: LCCOMB_X15_Y9_N24
\Equal9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal9~2_combout\ = (\Add13~4_combout\ & (data_time_count(2) & (data_time_count(3) $ (!\Add13~6_combout\)))) # (!\Add13~4_combout\ & (!data_time_count(2) & (data_time_count(3) $ (!\Add13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~4_combout\,
	datab => data_time_count(3),
	datac => \Add13~6_combout\,
	datad => data_time_count(2),
	combout => \Equal9~2_combout\);

-- Location: LCFF_X19_Y10_N11
\process_1:COUNT1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~53_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[11]~regout\);

-- Location: LCFF_X20_Y11_N7
\process_1:COUNT1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~42_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[0]~regout\);

-- Location: LCCOMB_X20_Y11_N6
\Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~42_combout\ = (\LessThan1~3_combout\ & (\Add2~0_combout\)) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & (\Add2~0_combout\)) # (!\LessThan1~2_combout\ & ((\process_1:COUNT1[0]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~0_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[0]~regout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~42_combout\);

-- Location: LCCOMB_X19_Y10_N10
\Add2~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~53_combout\ = (\LessThan1~2_combout\ & (((\Add2~22_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~22_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[11]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[11]~regout\,
	datad => \Add2~22_combout\,
	combout => \Add2~53_combout\);

-- Location: LCCOMB_X18_Y10_N16
\data_time_cp[6]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~4_combout\ = (!\Add2~51_combout\ & (!\Add2~52_combout\ & (!\Add2~53_combout\ & \Add2~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~51_combout\,
	datab => \Add2~52_combout\,
	datac => \Add2~53_combout\,
	datad => \Add2~50_combout\,
	combout => \data_time_cp[6]~4_combout\);

-- Location: LCFF_X2_Y6_N21
\div|Q_ms\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Q_ms~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|Q_ms~regout\);

-- Location: LCCOMB_X18_Y10_N24
\data_time_nightout[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout[3]~6_combout\ = (\key2~combout\ & (((!\key1~combout\ & \Add4~6_combout\)))) # (!\key2~combout\ & (\Add6~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add6~6_combout\,
	datab => \key1~combout\,
	datac => \Add4~6_combout\,
	datad => \key2~combout\,
	combout => \data_time_nightout[3]~6_combout\);

-- Location: LCCOMB_X18_Y11_N12
\data_time_pp[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_pp[6]~0_combout\ = (\key4~combout\) # (\Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key4~combout\,
	datad => \Equal16~0_combout\,
	combout => \data_time_pp[6]~0_combout\);

-- Location: LCFF_X26_Y4_N13
\COUNT1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \COUNT1[9]~feeder_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(9));

-- Location: LCFF_X27_Y5_N7
\COUNT1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~48_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(4));

-- Location: LCFF_X27_Y5_N17
\COUNT1[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add0~44_combout\,
	aclr => \key5~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(0));

-- Location: LCFF_X27_Y4_N25
\COUNT1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add0~40_combout\,
	aclr => \key5~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(18));

-- Location: LCCOMB_X26_Y5_N24
\Add0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~44_combout\ = (\LessThan0~3_combout\ & (\Add0~0_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~0_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => \Add0~0_combout\,
	datac => COUNT1(0),
	datad => \LessThan0~2_combout\,
	combout => \Add0~44_combout\);

-- Location: LCCOMB_X27_Y5_N6
\Add0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~48_combout\ = (\LessThan0~3_combout\ & (\Add0~8_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~8_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~8_combout\,
	datab => \LessThan0~3_combout\,
	datac => COUNT1(4),
	datad => \LessThan0~2_combout\,
	combout => \Add0~48_combout\);

-- Location: LCCOMB_X26_Y5_N6
\data_mode[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~2_combout\ = (!\Add0~51_combout\ & (\Add0~49_combout\ & (!\Add0~50_combout\ & \Add0~48_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~51_combout\,
	datab => \Add0~49_combout\,
	datac => \Add0~50_combout\,
	datad => \Add0~48_combout\,
	combout => \data_mode[3]~2_combout\);

-- Location: LCFF_X1_Y6_N29
\div|Q_min\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|Q_min~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|Q_min~regout\);

-- Location: LCCOMB_X13_Y8_N6
\Equal22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal22~0_combout\ = (data_h_low(3) & (!data_h_low(2) & (!data_h_low(1) & !data_h_low(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(3),
	datab => data_h_low(2),
	datac => data_h_low(1),
	datad => data_h_low(4),
	combout => \Equal22~0_combout\);

-- Location: LCCOMB_X13_Y8_N24
\Equal22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal22~1_combout\ = (data_h_low(0) & \Equal22~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_h_low(0),
	datad => \Equal22~0_combout\,
	combout => \Equal22~1_combout\);

-- Location: LCCOMB_X13_Y8_N12
\data_h_high[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_high[1]~3_combout\ = data_h_high(1) $ (((\Equal22~1_combout\ & (data_h_high(0) & \data_h_high[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~1_combout\,
	datab => data_h_high(0),
	datac => data_h_high(1),
	datad => \data_h_high[0]~2_combout\,
	combout => \data_h_high[1]~3_combout\);

-- Location: LCCOMB_X12_Y8_N0
\data_h_high[2]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_high[2]~4_combout\ = (data_h_high(0) & (\data_h_high[0]~2_combout\ & (data_h_high(1) & \Equal22~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_high(0),
	datab => \data_h_high[0]~2_combout\,
	datac => data_h_high(1),
	datad => \Equal22~1_combout\,
	combout => \data_h_high[2]~4_combout\);

-- Location: LCCOMB_X12_Y8_N8
\data_h_high[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_high[2]~5_combout\ = data_h_high(2) $ (\data_h_high[2]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_h_high(2),
	datad => \data_h_high[2]~4_combout\,
	combout => \data_h_high[2]~5_combout\);

-- Location: LCCOMB_X12_Y8_N10
\data_h_high[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_high[3]~6_combout\ = data_h_high(3) $ (((data_h_high(2) & \data_h_high[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_high(2),
	datac => data_h_high(3),
	datad => \data_h_high[2]~4_combout\,
	combout => \data_h_high[3]~6_combout\);

-- Location: LCFF_X19_Y13_N13
\div|data_s[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(3));

-- Location: LCFF_X19_Y13_N11
\div|data_s[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(2));

-- Location: LCCOMB_X20_Y13_N12
\div|Equal2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~0_combout\ = (!\div|data_s\(2) & (!\div|data_s\(3) & (\div|data_s\(5) & !\div|data_s\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(2),
	datab => \div|data_s\(3),
	datac => \div|data_s\(5),
	datad => \div|data_s\(4),
	combout => \div|Equal2~0_combout\);

-- Location: LCFF_X19_Y12_N7
\div|data_s[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(16));

-- Location: LCFF_X19_Y12_N13
\div|data_s[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(19));

-- Location: LCCOMB_X20_Y13_N10
\div|Equal2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~5_combout\ = (\div|data_s\(18) & (!\div|data_s\(19) & (\div|data_s\(17) & !\div|data_s\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(18),
	datab => \div|data_s\(19),
	datac => \div|data_s\(17),
	datad => \div|data_s\(16),
	combout => \div|Equal2~5_combout\);

-- Location: LCFF_X3_Y5_N13
\div|data_ms[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(16));

-- Location: LCFF_X3_Y5_N15
\div|data_ms[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(17));

-- Location: LCFF_X3_Y5_N17
\div|data_ms[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(18));

-- Location: LCFF_X3_Y5_N19
\div|data_ms[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(19));

-- Location: LCCOMB_X3_Y5_N24
\div|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal0~0_combout\ = (!\div|data_ms\(16) & (!\div|data_ms\(17) & (!\div|data_ms\(18) & !\div|data_ms\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(16),
	datab => \div|data_ms\(17),
	datac => \div|data_ms\(18),
	datad => \div|data_ms\(19),
	combout => \div|Equal0~0_combout\);

-- Location: LCFF_X3_Y6_N9
\div|data_ms[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_ms~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(3));

-- Location: LCFF_X3_Y6_N11
\div|data_ms[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_ms~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(0));

-- Location: LCFF_X3_Y6_N15
\div|data_ms[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(1));

-- Location: LCFF_X3_Y6_N17
\div|data_ms[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(2));

-- Location: LCCOMB_X3_Y6_N4
\div|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal0~1_combout\ = (!\div|data_ms\(1) & (\div|data_ms\(3) & (!\div|data_ms\(2) & !\div|data_ms\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(1),
	datab => \div|data_ms\(3),
	datac => \div|data_ms\(2),
	datad => \div|data_ms\(0),
	combout => \div|Equal0~1_combout\);

-- Location: LCFF_X2_Y6_N31
\div|data_ms[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_ms~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(5));

-- Location: LCFF_X3_Y6_N3
\div|data_ms[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_ms~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(7));

-- Location: LCFF_X3_Y6_N25
\div|data_ms[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(6));

-- Location: LCCOMB_X3_Y6_N0
\div|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal0~2_combout\ = (!\div|data_ms\(6) & \div|data_ms\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|data_ms\(6),
	datad => \div|data_ms\(7),
	combout => \div|Equal0~2_combout\);

-- Location: LCFF_X3_Y6_N21
\div|data_ms[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(4));

-- Location: LCCOMB_X3_Y6_N6
\div|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal0~3_combout\ = (!\div|data_ms\(4) & (\div|data_ms\(5) & (\div|Equal0~1_combout\ & \div|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(4),
	datab => \div|data_ms\(5),
	datac => \div|Equal0~1_combout\,
	datad => \div|Equal0~2_combout\,
	combout => \div|Equal0~3_combout\);

-- Location: LCFF_X3_Y5_N27
\div|data_ms[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_ms~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(8));

-- Location: LCFF_X3_Y6_N31
\div|data_ms[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(9));

-- Location: LCFF_X3_Y5_N1
\div|data_ms[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(10));

-- Location: LCFF_X3_Y5_N3
\div|data_ms[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(11));

-- Location: LCCOMB_X3_Y5_N20
\div|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal0~4_combout\ = (!\div|data_ms\(11) & (!\div|data_ms\(10) & (!\div|data_ms\(9) & \div|data_ms\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(11),
	datab => \div|data_ms\(10),
	datac => \div|data_ms\(9),
	datad => \div|data_ms\(8),
	combout => \div|Equal0~4_combout\);

-- Location: LCFF_X3_Y5_N23
\div|data_ms[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_ms~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(13));

-- Location: LCFF_X3_Y5_N29
\div|data_ms[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_ms~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(14));

-- Location: LCFF_X3_Y5_N5
\div|data_ms[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(12));

-- Location: LCFF_X3_Y5_N11
\div|data_ms[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add0~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_ms\(15));

-- Location: LCCOMB_X3_Y5_N30
\div|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal0~5_combout\ = (!\div|data_ms\(15) & (\div|data_ms\(14) & (!\div|data_ms\(12) & \div|data_ms\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_ms\(15),
	datab => \div|data_ms\(14),
	datac => \div|data_ms\(12),
	datad => \div|data_ms\(13),
	combout => \div|Equal0~5_combout\);

-- Location: LCCOMB_X2_Y6_N6
\div|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal0~6_combout\ = (\div|Equal0~3_combout\ & (\div|Equal0~0_combout\ & (\div|Equal0~5_combout\ & \div|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Equal0~3_combout\,
	datab => \div|Equal0~0_combout\,
	datac => \div|Equal0~5_combout\,
	datad => \div|Equal0~4_combout\,
	combout => \div|Equal0~6_combout\);

-- Location: LCCOMB_X2_Y6_N20
\div|Q_ms~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Q_ms~0_combout\ = \div|Q_ms~regout\ $ (\div|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Q_ms~regout\,
	datad => \div|Equal0~6_combout\,
	combout => \div|Q_ms~0_combout\);

-- Location: LCFF_X1_Y5_N5
\div|data_min[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|data_min~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_min\(4));

-- Location: LCFF_X1_Y5_N31
\div|data_min[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|data_min~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_min\(3));

-- Location: LCFF_X1_Y5_N29
\div|data_min[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|Add3~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_min\(6));

-- Location: LCFF_X1_Y5_N27
\div|data_min[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|Add3~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_min\(5));

-- Location: LCCOMB_X1_Y5_N0
\div|Equal3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal3~0_combout\ = (\div|data_min\(4) & (!\div|data_min\(6) & (\div|data_min\(3) & !\div|data_min\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_min\(4),
	datab => \div|data_min\(6),
	datac => \div|data_min\(3),
	datad => \div|data_min\(5),
	combout => \div|Equal3~0_combout\);

-- Location: LCFF_X1_Y5_N7
\div|data_min[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|data_min~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_min\(2));

-- Location: LCFF_X1_Y5_N9
\div|data_min[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|data_min~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_min\(1));

-- Location: LCFF_X1_Y5_N15
\div|data_min[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \div|data_min~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_min\(0));

-- Location: LCCOMB_X1_Y5_N12
\div|Equal3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal3~1_combout\ = (\div|data_min\(1) & (!\div|data_min\(0) & \div|data_min\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|data_min\(1),
	datac => \div|data_min\(0),
	datad => \div|data_min\(2),
	combout => \div|Equal3~1_combout\);

-- Location: LCCOMB_X1_Y6_N28
\div|Q_min~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Q_min~0_combout\ = \div|Q_min~regout\ $ (((\div|Equal3~1_combout\ & \div|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Equal3~1_combout\,
	datac => \div|Q_min~regout\,
	datad => \div|Equal3~0_combout\,
	combout => \div|Q_min~0_combout\);

-- Location: LCCOMB_X3_Y6_N8
\div|data_ms~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_ms~0_combout\ = (\div|Add0~6_combout\ & !\div|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Add0~6_combout\,
	datac => \div|Equal0~6_combout\,
	combout => \div|data_ms~0_combout\);

-- Location: LCCOMB_X3_Y6_N10
\div|data_ms~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_ms~1_combout\ = (\div|Add0~0_combout\ & !\div|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Add0~0_combout\,
	datac => \div|Equal0~6_combout\,
	combout => \div|data_ms~1_combout\);

-- Location: LCCOMB_X2_Y6_N30
\div|data_ms~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_ms~2_combout\ = (\div|Add0~10_combout\ & !\div|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Add0~10_combout\,
	datad => \div|Equal0~6_combout\,
	combout => \div|data_ms~2_combout\);

-- Location: LCCOMB_X3_Y6_N2
\div|data_ms~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_ms~3_combout\ = (!\div|Equal0~6_combout\ & \div|Add0~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Equal0~6_combout\,
	datad => \div|Add0~14_combout\,
	combout => \div|data_ms~3_combout\);

-- Location: LCCOMB_X3_Y5_N26
\div|data_ms~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_ms~4_combout\ = (\div|Add0~16_combout\ & !\div|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Add0~16_combout\,
	datad => \div|Equal0~6_combout\,
	combout => \div|data_ms~4_combout\);

-- Location: LCCOMB_X3_Y5_N22
\div|data_ms~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_ms~5_combout\ = (\div|Add0~26_combout\ & !\div|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Add0~26_combout\,
	datad => \div|Equal0~6_combout\,
	combout => \div|data_ms~5_combout\);

-- Location: LCCOMB_X3_Y5_N28
\div|data_ms~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_ms~6_combout\ = (\div|Add0~28_combout\ & !\div|Equal0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Add0~28_combout\,
	datad => \div|Equal0~6_combout\,
	combout => \div|data_ms~6_combout\);

-- Location: LCCOMB_X1_Y5_N4
\div|data_min~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_min~0_combout\ = (\div|Add3~8_combout\ & ((!\div|Equal3~0_combout\) # (!\div|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Equal3~1_combout\,
	datac => \div|Add3~8_combout\,
	datad => \div|Equal3~0_combout\,
	combout => \div|data_min~0_combout\);

-- Location: LCCOMB_X1_Y5_N30
\div|data_min~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_min~1_combout\ = (\div|Add3~6_combout\ & ((!\div|Equal3~1_combout\) # (!\div|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Equal3~0_combout\,
	datac => \div|Equal3~1_combout\,
	datad => \div|Add3~6_combout\,
	combout => \div|data_min~1_combout\);

-- Location: LCCOMB_X1_Y5_N6
\div|data_min~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_min~2_combout\ = (\div|Add3~4_combout\ & ((!\div|Equal3~1_combout\) # (!\div|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Equal3~0_combout\,
	datac => \div|Add3~4_combout\,
	datad => \div|Equal3~1_combout\,
	combout => \div|data_min~2_combout\);

-- Location: LCCOMB_X1_Y5_N8
\div|data_min~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_min~3_combout\ = (\div|Add3~2_combout\ & ((!\div|Equal3~1_combout\) # (!\div|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Equal3~0_combout\,
	datac => \div|Equal3~1_combout\,
	datad => \div|Add3~2_combout\,
	combout => \div|data_min~3_combout\);

-- Location: LCCOMB_X1_Y5_N14
\div|data_min~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_min~4_combout\ = (\div|Add3~0_combout\ & ((!\div|Equal3~1_combout\) # (!\div|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Add3~0_combout\,
	datab => \div|Equal3~0_combout\,
	datad => \div|Equal3~1_combout\,
	combout => \div|data_min~4_combout\);

-- Location: LCCOMB_X18_Y8_N8
\Div4|auto_generated|divider|divider|StageOut[28]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|StageOut[22]~48_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X21_Y11_N16
\Div5|auto_generated|divider|divider|StageOut[28]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X20_Y7_N12
\Div2|auto_generated|divider|divider|StageOut[28]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X12_Y5_N14
\Div3|auto_generated|divider|divider|StageOut[28]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- ((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\);

-- Location: LCCOMB_X9_Y10_N20
\Div0|auto_generated|divider|divider|StageOut[34]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~109_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[27]~107_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~109_combout\);

-- Location: LCCOMB_X10_Y9_N0
\Div0|auto_generated|divider|divider|StageOut[38]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~113_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[31]~68_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~113_combout\);

-- Location: LCCOMB_X10_Y7_N26
\Div0|auto_generated|divider|divider|StageOut[46]~114\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~114_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[39]~112_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~112_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~114_combout\);

-- Location: LCCOMB_X9_Y7_N2
\Div0|auto_generated|divider|divider|StageOut[52]~116\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~116_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[45]~115_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[45]~115_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~116_combout\);

-- Location: LCCOMB_X9_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[51]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~117_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~125_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|StageOut[44]~125_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~117_combout\);

-- Location: LCCOMB_X12_Y7_N2
\Div0|auto_generated|divider|divider|StageOut[58]~119\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~119_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[51]~117_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~117_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~119_combout\);

-- Location: LCCOMB_X12_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[57]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~118_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~118_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\);

-- Location: LCCOMB_X13_Y7_N14
\Div0|auto_generated|divider|divider|StageOut[64]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~121_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[57]~120_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~121_combout\);

-- Location: LCCOMB_X6_Y6_N24
\Div1|auto_generated|divider|divider|StageOut[24]~120\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~120_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Add26~14_combout\ $ (\Add26~20_combout\ $ (!\Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Add26~14_combout\,
	datac => \Add26~20_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~120_combout\);

-- Location: LCCOMB_X7_Y6_N14
\Div1|auto_generated|divider|divider|StageOut[40]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~123_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[33]~137_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|StageOut[33]~137_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~123_combout\);

-- Location: LCCOMB_X9_Y6_N28
\Div1|auto_generated|divider|divider|StageOut[52]~128\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~128_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[45]~127_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[45]~127_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~128_combout\);

-- Location: LCCOMB_X9_Y6_N14
\Div1|auto_generated|divider|divider|StageOut[51]~129\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~129_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[44]~139_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[44]~139_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~129_combout\);

-- Location: LCCOMB_X10_Y5_N22
\Div1|auto_generated|divider|divider|StageOut[64]~133\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~133_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[57]~132_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~132_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~133_combout\);

-- Location: LCCOMB_X10_Y5_N30
\Div1|auto_generated|divider|divider|StageOut[62]~135\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~135_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[55]~109_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[55]~109_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~135_combout\);

-- Location: LCCOMB_X25_Y10_N12
\Mod5|auto_generated|divider|divider|StageOut[38]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[38]~66_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X19_Y7_N24
\Mod4|auto_generated|divider|divider|StageOut[40]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[40]~65_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[40]~65_combout\);

-- Location: LCCOMB_X19_Y7_N2
\Mod4|auto_generated|divider|divider|StageOut[39]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[39]~66_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[39]~66_combout\);

-- Location: LCCOMB_X19_Y7_N28
\Mod4|auto_generated|divider|divider|StageOut[38]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\) # 
-- ((\Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[38]~67_combout\);

-- Location: LCCOMB_X14_Y6_N2
\Mod3|auto_generated|divider|divider|StageOut[40]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X14_Y6_N30
\Mod3|auto_generated|divider|divider|StageOut[38]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[38]~66_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[38]~66_combout\);

-- Location: LCCOMB_X19_Y9_N14
\Mod2|auto_generated|divider|divider|StageOut[40]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[40]~65_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\) # 
-- ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[40]~65_combout\);

-- Location: LCCOMB_X19_Y9_N16
\Mod2|auto_generated|divider|divider|StageOut[39]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[39]~66_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[39]~66_combout\);

-- Location: LCCOMB_X19_Y9_N2
\Mod2|auto_generated|divider|divider|StageOut[38]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\) # 
-- ((!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[38]~67_combout\);

-- Location: LCCOMB_X18_Y3_N2
\Mod0|auto_generated|divider|divider|StageOut[83]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\);

-- Location: LCCOMB_X20_Y3_N12
\Mod0|auto_generated|divider|divider|StageOut[96]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\);

-- Location: LCCOMB_X19_Y3_N30
\Mod0|auto_generated|divider|divider|StageOut[94]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\);

-- Location: LCCOMB_X21_Y4_N0
\Mod0|auto_generated|divider|divider|StageOut[123]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\);

-- Location: LCCOMB_X20_Y4_N0
\Mod0|auto_generated|divider|divider|StageOut[140]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\);

-- Location: LCCOMB_X20_Y4_N10
\Mod0|auto_generated|divider|divider|StageOut[138]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\);

-- Location: LCCOMB_X20_Y4_N12
\Mod0|auto_generated|divider|divider|StageOut[137]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[123]~237_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\);

-- Location: LCCOMB_X19_Y4_N22
\Mod0|auto_generated|divider|divider|StageOut[136]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\);

-- Location: LCCOMB_X22_Y4_N4
\Mod0|auto_generated|divider|divider|StageOut[133]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\);

-- Location: LCCOMB_X20_Y5_N2
\Mod0|auto_generated|divider|divider|StageOut[154]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~249_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~249_combout\);

-- Location: LCCOMB_X20_Y5_N16
\Mod0|auto_generated|divider|divider|StageOut[153]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~250_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~250_combout\);

-- Location: LCCOMB_X20_Y5_N18
\Mod0|auto_generated|divider|divider|StageOut[152]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~251_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~251_combout\);

-- Location: LCCOMB_X20_Y5_N8
\Mod0|auto_generated|divider|divider|StageOut[151]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~252_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~252_combout\);

-- Location: LCCOMB_X20_Y5_N10
\Mod0|auto_generated|divider|divider|StageOut[150]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~253_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~253_combout\);

-- Location: LCCOMB_X20_Y4_N4
\Mod0|auto_generated|divider|divider|StageOut[148]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~255_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~255_combout\);

-- Location: LCCOMB_X21_Y5_N30
\Mod0|auto_generated|divider|divider|StageOut[147]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~256_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[133]~248_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~256_combout\);

-- Location: LCCOMB_X5_Y3_N0
\Mod1|auto_generated|divider|divider|StageOut[109]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\);

-- Location: LCCOMB_X6_Y3_N0
\Mod1|auto_generated|divider|divider|StageOut[125]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\);

-- Location: LCCOMB_X4_Y3_N8
\Mod1|auto_generated|divider|divider|StageOut[120]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\);

-- Location: LCCOMB_X7_Y3_N12
\Mod1|auto_generated|divider|divider|StageOut[139]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\);

-- Location: LCCOMB_X7_Y3_N6
\Mod1|auto_generated|divider|divider|StageOut[133]~248\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\);

-- Location: LCCOMB_X7_Y3_N16
\Mod1|auto_generated|divider|divider|StageOut[150]~253\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~253_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~253_combout\);

-- Location: LCCOMB_X7_Y4_N28
\Mod1|auto_generated|divider|divider|StageOut[147]~256\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~256_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[133]~248_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~256_combout\);

-- Location: LCCOMB_X7_Y4_N30
\Mod1|auto_generated|divider|divider|StageOut[146]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~257_combout\);

-- Location: LCCOMB_X13_Y8_N28
\data_h_high[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_high[0]~7_combout\ = data_h_high(0) $ (((data_h_low(0) & (\Equal22~0_combout\ & \data_h_high[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(0),
	datab => \Equal22~0_combout\,
	datac => data_h_high(0),
	datad => \data_h_high[0]~2_combout\,
	combout => \data_h_high[0]~7_combout\);

-- Location: LCCOMB_X17_Y8_N2
\Div4|auto_generated|divider|divider|StageOut[22]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!data_time_nightin(4))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(4),
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X18_Y8_N14
\Div4|auto_generated|divider|divider|StageOut[27]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((data_time_nightin(3)))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => data_time_nightin(3),
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X21_Y11_N12
\Div5|auto_generated|divider|divider|StageOut[22]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_nightout(4))) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => data_time_nightout(4),
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X21_Y8_N20
\Div2|auto_generated|divider|divider|StageOut[22]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((data_time_pp(4)))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datab => data_time_pp(4),
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X12_Y6_N28
\Div3|auto_generated|divider|divider|StageOut[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((data_time_cp(5)))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => data_time_cp(5),
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X12_Y5_N30
\Div3|auto_generated|divider|divider|StageOut[27]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!data_time_cp(3))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => data_time_cp(3),
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X12_Y7_N14
\Div0|auto_generated|divider|divider|StageOut[56]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((!\Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\);

-- Location: LCCOMB_X7_Y7_N4
\Div1|auto_generated|divider|divider|StageOut[34]~136\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~136_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((\Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~136_combout\);

-- Location: LCCOMB_X24_Y10_N0
\Mod5|auto_generated|divider|divider|StageOut[32]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((data_time_nightout(6)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => data_time_nightout(6),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X24_Y10_N14
\Mod5|auto_generated|divider|divider|StageOut[31]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((data_time_nightout(5)))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => data_time_nightout(5),
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X24_Y10_N2
\Mod5|auto_generated|divider|divider|StageOut[30]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_nightout(4))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => data_time_nightout(4),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X18_Y7_N14
\Mod4|auto_generated|divider|divider|StageOut[32]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((data_time_nightin(6)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => data_time_nightin(6),
	combout => \Mod4|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X18_Y7_N12
\Mod4|auto_generated|divider|divider|StageOut[31]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_nightin(5))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => data_time_nightin(5),
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[31]~69_combout\);

-- Location: LCCOMB_X18_Y7_N22
\Mod4|auto_generated|divider|divider|StageOut[30]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!data_time_nightin(4))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => data_time_nightin(4),
	datac => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[30]~70_combout\);

-- Location: LCCOMB_X19_Y7_N22
\Mod4|auto_generated|divider|divider|StageOut[37]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\ = (\Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((data_time_nightin(3)))) # 
-- (!\Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => data_time_nightin(3),
	datac => \Mod4|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod4|auto_generated|divider|divider|StageOut[37]~71_combout\);

-- Location: LCCOMB_X15_Y6_N22
\Mod3|auto_generated|divider|divider|StageOut[37]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!data_time_cp(3)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => data_time_cp(3),
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[37]~70_combout\);

-- Location: LCCOMB_X20_Y9_N30
\Mod2|auto_generated|divider|divider|StageOut[32]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_pp(6))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => data_time_pp(6),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[32]~68_combout\);

-- Location: LCCOMB_X20_Y9_N28
\Mod2|auto_generated|divider|divider|StageOut[31]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_pp(5))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => data_time_pp(5),
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[31]~69_combout\);

-- Location: LCCOMB_X20_Y9_N26
\Mod2|auto_generated|divider|divider|StageOut[30]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_pp(4))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(4),
	datab => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[30]~70_combout\);

-- Location: LCCOMB_X18_Y11_N10
\Mod2|auto_generated|divider|divider|StageOut[37]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\ = (\Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!data_time_pp(3)))) # 
-- (!\Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datab => data_time_pp(3),
	datac => \Mod2|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod2|auto_generated|divider|divider|StageOut[37]~71_combout\);

-- Location: LCCOMB_X6_Y4_N14
\Mod1|auto_generated|divider|divider|StageOut[145]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Add22~6_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Add22~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~265_combout\);

-- Location: PIN_17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\sysclk~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_sysclk,
	combout => \sysclk~combout\);

-- Location: CLKCTRL_G1
\div|Q_ms~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \div|Q_ms~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \div|Q_ms~clkctrl_outclk\);

-- Location: CLKCTRL_G0
\div|Q_min~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \div|Q_min~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \div|Q_min~clkctrl_outclk\);

-- Location: CLKCTRL_G2
\sysclk~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \sysclk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \sysclk~clkctrl_outclk\);

-- Location: LCCOMB_X26_Y4_N12
\COUNT1[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \COUNT1[9]~feeder_combout\ = \Add0~52_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~52_combout\,
	combout => \COUNT1[9]~feeder_combout\);

-- Location: LCCOMB_X15_Y9_N2
\data_time_count[0]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[0]~14_combout\ = data_time_count(0) $ (VCC)
-- \data_time_count[0]~15\ = CARRY(data_time_count(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(0),
	datad => VCC,
	combout => \data_time_count[0]~14_combout\,
	cout => \data_time_count[0]~15\);

-- Location: LCCOMB_X15_Y9_N4
\data_time_count[1]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[1]~17_combout\ = (data_time_count(1) & (!\data_time_count[0]~15\)) # (!data_time_count(1) & ((\data_time_count[0]~15\) # (GND)))
-- \data_time_count[1]~18\ = CARRY((!\data_time_count[0]~15\) # (!data_time_count(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(1),
	datad => VCC,
	cin => \data_time_count[0]~15\,
	combout => \data_time_count[1]~17_combout\,
	cout => \data_time_count[1]~18\);

-- Location: PIN_26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key6~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key6,
	combout => \key6~combout\);

-- Location: PIN_89,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key2,
	combout => \key2~combout\);

-- Location: LCCOMB_X27_Y4_N16
\Add0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~38_combout\ = (COUNT1(18) & (\Add0~36\ $ (GND))) # (!COUNT1(18) & (!\Add0~36\ & VCC))
-- \Add0~39\ = CARRY((COUNT1(18) & !\Add0~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(18),
	datad => VCC,
	cin => \Add0~36\,
	combout => \Add0~38_combout\,
	cout => \Add0~39\);

-- Location: LCCOMB_X27_Y4_N18
\Add0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~41_combout\ = \Add0~39\ $ (COUNT1(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => COUNT1(19),
	cin => \Add0~39\,
	combout => \Add0~41_combout\);

-- Location: LCCOMB_X27_Y4_N26
\Add0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~43_combout\ = (\Add0~41_combout\) # ((!\LessThan0~2_combout\ & !\LessThan0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~2_combout\,
	datac => \LessThan0~3_combout\,
	datad => \Add0~41_combout\,
	combout => \Add0~43_combout\);

-- Location: PIN_72,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key5~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key5,
	combout => \key5~combout\);

-- Location: LCFF_X27_Y4_N27
\COUNT1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~43_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(19));

-- Location: LCCOMB_X27_Y4_N28
\LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan0~3_combout\ = (((!COUNT1(17)) # (!COUNT1(16))) # (!COUNT1(19))) # (!COUNT1(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(18),
	datab => COUNT1(19),
	datac => COUNT1(16),
	datad => COUNT1(17),
	combout => \LessThan0~3_combout\);

-- Location: LCCOMB_X27_Y4_N0
\Add0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~20_combout\ = (COUNT1(10) & (\Add0~19\ $ (GND))) # (!COUNT1(10) & (!\Add0~19\ & VCC))
-- \Add0~21\ = CARRY((COUNT1(10) & !\Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(10),
	datad => VCC,
	cin => \Add0~19\,
	combout => \Add0~20_combout\,
	cout => \Add0~21\);

-- Location: LCCOMB_X27_Y4_N20
\Add0~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~54_combout\ = (\LessThan0~3_combout\ & (\Add0~20_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~20_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => \Add0~20_combout\,
	datac => COUNT1(10),
	datad => \LessThan0~2_combout\,
	combout => \Add0~54_combout\);

-- Location: LCFF_X27_Y4_N21
\COUNT1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~54_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(10));

-- Location: LCCOMB_X26_Y4_N28
\LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan0~1_combout\ = (!COUNT1(13) & (!COUNT1(10) & (!COUNT1(12) & !COUNT1(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(13),
	datab => COUNT1(10),
	datac => COUNT1(12),
	datad => COUNT1(11),
	combout => \LessThan0~1_combout\);

-- Location: LCCOMB_X27_Y4_N8
\Add0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~28_combout\ = (COUNT1(14) & (\Add0~27\ $ (GND))) # (!COUNT1(14) & (!\Add0~27\ & VCC))
-- \Add0~29\ = CARRY((COUNT1(14) & !\Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(14),
	datad => VCC,
	cin => \Add0~27\,
	combout => \Add0~28_combout\,
	cout => \Add0~29\);

-- Location: LCCOMB_X26_Y4_N22
\Add0~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~56_combout\ = (\LessThan0~2_combout\ & (((\Add0~28_combout\)))) # (!\LessThan0~2_combout\ & ((\LessThan0~3_combout\ & ((\Add0~28_combout\))) # (!\LessThan0~3_combout\ & (COUNT1(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~2_combout\,
	datab => COUNT1(14),
	datac => \Add0~28_combout\,
	datad => \LessThan0~3_combout\,
	combout => \Add0~56_combout\);

-- Location: LCCOMB_X26_Y4_N14
\COUNT1[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \COUNT1[14]~feeder_combout\ = \Add0~56_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~56_combout\,
	combout => \COUNT1[14]~feeder_combout\);

-- Location: LCFF_X26_Y4_N15
\COUNT1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \COUNT1[14]~feeder_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(14));

-- Location: LCCOMB_X27_Y5_N10
\Add0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~50_combout\ = (\LessThan0~3_combout\ & (\Add0~12_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~12_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~12_combout\,
	datab => \LessThan0~3_combout\,
	datac => COUNT1(6),
	datad => \LessThan0~2_combout\,
	combout => \Add0~50_combout\);

-- Location: LCFF_X27_Y5_N11
\COUNT1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~50_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(6));

-- Location: LCCOMB_X26_Y4_N30
\LessThan0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ((!COUNT1(8) & (!COUNT1(6) & !COUNT1(7)))) # (!COUNT1(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(9),
	datab => COUNT1(8),
	datac => COUNT1(6),
	datad => COUNT1(7),
	combout => \LessThan0~0_combout\);

-- Location: LCCOMB_X26_Y4_N10
\LessThan0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan0~2_combout\ = (!COUNT1(15) & (((\LessThan0~1_combout\ & \LessThan0~0_combout\)) # (!COUNT1(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(15),
	datab => \LessThan0~1_combout\,
	datac => COUNT1(14),
	datad => \LessThan0~0_combout\,
	combout => \LessThan0~2_combout\);

-- Location: LCCOMB_X27_Y5_N4
\Add0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~51_combout\ = (\LessThan0~3_combout\ & (\Add0~14_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~14_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~14_combout\,
	datab => \LessThan0~3_combout\,
	datac => COUNT1(7),
	datad => \LessThan0~2_combout\,
	combout => \Add0~51_combout\);

-- Location: LCFF_X27_Y5_N5
\COUNT1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~51_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(7));

-- Location: LCCOMB_X27_Y5_N14
\Add0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = (COUNT1(1) & (!\Add0~1\)) # (!COUNT1(1) & ((\Add0~1\) # (GND)))
-- \Add0~3\ = CARRY((!\Add0~1\) # (!COUNT1(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(1),
	datad => VCC,
	cin => \Add0~1\,
	combout => \Add0~2_combout\,
	cout => \Add0~3\);

-- Location: LCCOMB_X26_Y5_N30
\Add0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~45_combout\ = (\LessThan0~3_combout\ & (((\Add0~2_combout\)))) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & ((\Add0~2_combout\))) # (!\LessThan0~2_combout\ & (COUNT1(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => COUNT1(1),
	datac => \Add0~2_combout\,
	datad => \LessThan0~2_combout\,
	combout => \Add0~45_combout\);

-- Location: LCFF_X27_Y5_N31
\COUNT1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add0~45_combout\,
	aclr => \key5~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(1));

-- Location: LCCOMB_X27_Y5_N16
\Add0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = (COUNT1(2) & (\Add0~3\ $ (GND))) # (!COUNT1(2) & (!\Add0~3\ & VCC))
-- \Add0~5\ = CARRY((COUNT1(2) & !\Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(2),
	datad => VCC,
	cin => \Add0~3\,
	combout => \Add0~4_combout\,
	cout => \Add0~5\);

-- Location: LCCOMB_X27_Y5_N2
\Add0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~46_combout\ = (\LessThan0~3_combout\ & (\Add0~4_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~4_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => \Add0~4_combout\,
	datac => COUNT1(2),
	datad => \LessThan0~2_combout\,
	combout => \Add0~46_combout\);

-- Location: LCFF_X27_Y5_N3
\COUNT1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~46_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(2));

-- Location: LCCOMB_X27_Y5_N18
\Add0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~6_combout\ = (COUNT1(3) & (!\Add0~5\)) # (!COUNT1(3) & ((\Add0~5\) # (GND)))
-- \Add0~7\ = CARRY((!\Add0~5\) # (!COUNT1(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(3),
	datad => VCC,
	cin => \Add0~5\,
	combout => \Add0~6_combout\,
	cout => \Add0~7\);

-- Location: LCCOMB_X27_Y5_N0
\Add0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~47_combout\ = (\LessThan0~3_combout\ & (\Add0~6_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~6_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => \Add0~6_combout\,
	datac => COUNT1(3),
	datad => \LessThan0~2_combout\,
	combout => \Add0~47_combout\);

-- Location: LCFF_X27_Y5_N1
\COUNT1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~47_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(3));

-- Location: LCCOMB_X27_Y5_N22
\Add0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~10_combout\ = (COUNT1(5) & (!\Add0~9\)) # (!COUNT1(5) & ((\Add0~9\) # (GND)))
-- \Add0~11\ = CARRY((!\Add0~9\) # (!COUNT1(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(5),
	datad => VCC,
	cin => \Add0~9\,
	combout => \Add0~10_combout\,
	cout => \Add0~11\);

-- Location: LCCOMB_X27_Y5_N8
\Add0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~49_combout\ = (\LessThan0~3_combout\ & (\Add0~10_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~10_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => \Add0~10_combout\,
	datac => COUNT1(5),
	datad => \LessThan0~2_combout\,
	combout => \Add0~49_combout\);

-- Location: LCFF_X27_Y5_N9
\COUNT1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~49_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(5));

-- Location: LCCOMB_X27_Y5_N28
\Add0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~16_combout\ = (COUNT1(8) & (\Add0~15\ $ (GND))) # (!COUNT1(8) & (!\Add0~15\ & VCC))
-- \Add0~17\ = CARRY((COUNT1(8) & !\Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(8),
	datad => VCC,
	cin => \Add0~15\,
	combout => \Add0~16_combout\,
	cout => \Add0~17\);

-- Location: LCCOMB_X26_Y5_N12
\Add0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~53_combout\ = (\LessThan0~3_combout\ & (\Add0~16_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~16_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => \Add0~16_combout\,
	datac => COUNT1(8),
	datad => \LessThan0~2_combout\,
	combout => \Add0~53_combout\);

-- Location: LCFF_X27_Y5_N25
\COUNT1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add0~53_combout\,
	aclr => \key5~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(8));

-- Location: LCCOMB_X27_Y5_N30
\Add0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~18_combout\ = (COUNT1(9) & (!\Add0~17\)) # (!COUNT1(9) & ((\Add0~17\) # (GND)))
-- \Add0~19\ = CARRY((!\Add0~17\) # (!COUNT1(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(9),
	datad => VCC,
	cin => \Add0~17\,
	combout => \Add0~18_combout\,
	cout => \Add0~19\);

-- Location: LCCOMB_X27_Y4_N2
\Add0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~22_combout\ = (COUNT1(11) & (!\Add0~21\)) # (!COUNT1(11) & ((\Add0~21\) # (GND)))
-- \Add0~23\ = CARRY((!\Add0~21\) # (!COUNT1(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(11),
	datad => VCC,
	cin => \Add0~21\,
	combout => \Add0~22_combout\,
	cout => \Add0~23\);

-- Location: LCCOMB_X27_Y4_N30
\Add0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~55_combout\ = (\LessThan0~3_combout\ & (\Add0~22_combout\)) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & (\Add0~22_combout\)) # (!\LessThan0~2_combout\ & ((COUNT1(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datab => \Add0~22_combout\,
	datac => COUNT1(11),
	datad => \LessThan0~2_combout\,
	combout => \Add0~55_combout\);

-- Location: LCFF_X27_Y4_N31
\COUNT1[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~55_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(11));

-- Location: LCCOMB_X27_Y4_N4
\Add0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~24_combout\ = (COUNT1(12) & (\Add0~23\ $ (GND))) # (!COUNT1(12) & (!\Add0~23\ & VCC))
-- \Add0~25\ = CARRY((COUNT1(12) & !\Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(12),
	datad => VCC,
	cin => \Add0~23\,
	combout => \Add0~24_combout\,
	cout => \Add0~25\);

-- Location: LCCOMB_X26_Y4_N20
\Add0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~57_combout\ = (\LessThan0~2_combout\ & (((\Add0~24_combout\)))) # (!\LessThan0~2_combout\ & ((\LessThan0~3_combout\ & (\Add0~24_combout\)) # (!\LessThan0~3_combout\ & ((COUNT1(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~2_combout\,
	datab => \LessThan0~3_combout\,
	datac => \Add0~24_combout\,
	datad => COUNT1(12),
	combout => \Add0~57_combout\);

-- Location: LCFF_X26_Y4_N19
\COUNT1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add0~57_combout\,
	aclr => \key5~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(12));

-- Location: LCCOMB_X27_Y4_N6
\Add0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~26_combout\ = (COUNT1(13) & (!\Add0~25\)) # (!COUNT1(13) & ((\Add0~25\) # (GND)))
-- \Add0~27\ = CARRY((!\Add0~25\) # (!COUNT1(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(13),
	datad => VCC,
	cin => \Add0~25\,
	combout => \Add0~26_combout\,
	cout => \Add0~27\);

-- Location: LCCOMB_X26_Y4_N26
\Add0~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~58_combout\ = (\LessThan0~2_combout\ & (((\Add0~26_combout\)))) # (!\LessThan0~2_combout\ & ((\LessThan0~3_combout\ & ((\Add0~26_combout\))) # (!\LessThan0~3_combout\ & (COUNT1(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~2_combout\,
	datab => \LessThan0~3_combout\,
	datac => COUNT1(13),
	datad => \Add0~26_combout\,
	combout => \Add0~58_combout\);

-- Location: LCCOMB_X26_Y4_N24
\COUNT1[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \COUNT1[13]~feeder_combout\ = \Add0~58_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~58_combout\,
	combout => \COUNT1[13]~feeder_combout\);

-- Location: LCFF_X26_Y4_N25
\COUNT1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \COUNT1[13]~feeder_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(13));

-- Location: LCCOMB_X27_Y4_N10
\Add0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~30_combout\ = (COUNT1(15) & (!\Add0~29\)) # (!COUNT1(15) & ((\Add0~29\) # (GND)))
-- \Add0~31\ = CARRY((!\Add0~29\) # (!COUNT1(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(15),
	datad => VCC,
	cin => \Add0~29\,
	combout => \Add0~30_combout\,
	cout => \Add0~31\);

-- Location: LCCOMB_X26_Y4_N8
\Add0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~59_combout\ = (\LessThan0~3_combout\ & (((\Add0~30_combout\)))) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & ((\Add0~30_combout\))) # (!\LessThan0~2_combout\ & (COUNT1(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(15),
	datab => \LessThan0~3_combout\,
	datac => \Add0~30_combout\,
	datad => \LessThan0~2_combout\,
	combout => \Add0~59_combout\);

-- Location: LCCOMB_X26_Y4_N16
\COUNT1[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \COUNT1[15]~feeder_combout\ = \Add0~59_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add0~59_combout\,
	combout => \COUNT1[15]~feeder_combout\);

-- Location: LCFF_X26_Y4_N17
\COUNT1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \COUNT1[15]~feeder_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(15));

-- Location: LCCOMB_X27_Y4_N12
\Add0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~32_combout\ = (COUNT1(16) & (\Add0~31\ $ (GND))) # (!COUNT1(16) & (!\Add0~31\ & VCC))
-- \Add0~33\ = CARRY((COUNT1(16) & !\Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(16),
	datad => VCC,
	cin => \Add0~31\,
	combout => \Add0~32_combout\,
	cout => \Add0~33\);

-- Location: LCCOMB_X27_Y4_N24
\Add0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~34_combout\ = (\Add0~32_combout\) # ((!\LessThan0~2_combout\ & !\LessThan0~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~2_combout\,
	datab => \LessThan0~3_combout\,
	datad => \Add0~32_combout\,
	combout => \Add0~34_combout\);

-- Location: LCFF_X27_Y4_N29
\COUNT1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add0~34_combout\,
	aclr => \key5~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(16));

-- Location: LCCOMB_X27_Y4_N14
\Add0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~35_combout\ = (COUNT1(17) & (!\Add0~33\)) # (!COUNT1(17) & ((\Add0~33\) # (GND)))
-- \Add0~36\ = CARRY((!\Add0~33\) # (!COUNT1(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => COUNT1(17),
	datad => VCC,
	cin => \Add0~33\,
	combout => \Add0~35_combout\,
	cout => \Add0~36\);

-- Location: LCCOMB_X27_Y4_N22
\Add0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~37_combout\ = (\Add0~35_combout\) # ((!\LessThan0~3_combout\ & !\LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datac => \Add0~35_combout\,
	datad => \LessThan0~2_combout\,
	combout => \Add0~37_combout\);

-- Location: LCFF_X27_Y4_N23
\COUNT1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add0~37_combout\,
	aclr => \key5~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => COUNT1(17));

-- Location: LCCOMB_X26_Y5_N16
\Add0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~40_combout\ = (\Add0~38_combout\) # ((!\LessThan0~3_combout\ & !\LessThan0~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan0~3_combout\,
	datac => \Add0~38_combout\,
	datad => \LessThan0~2_combout\,
	combout => \Add0~40_combout\);

-- Location: LCCOMB_X26_Y5_N18
\data_mode[3]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~0_combout\ = (!\key5~combout\ & (\Add0~40_combout\ & \Add0~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key5~combout\,
	datac => \Add0~40_combout\,
	datad => \Add0~43_combout\,
	combout => \data_mode[3]~0_combout\);

-- Location: LCCOMB_X26_Y4_N0
\Add0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add0~52_combout\ = (\LessThan0~3_combout\ & (((\Add0~18_combout\)))) # (!\LessThan0~3_combout\ & ((\LessThan0~2_combout\ & ((\Add0~18_combout\))) # (!\LessThan0~2_combout\ & (COUNT1(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => COUNT1(9),
	datab => \LessThan0~3_combout\,
	datac => \Add0~18_combout\,
	datad => \LessThan0~2_combout\,
	combout => \Add0~52_combout\);

-- Location: LCCOMB_X26_Y5_N14
\data_mode[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~3_combout\ = (!\Add0~53_combout\ & (\Add0~52_combout\ & (!\Add0~55_combout\ & !\Add0~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~53_combout\,
	datab => \Add0~52_combout\,
	datac => \Add0~55_combout\,
	datad => \Add0~54_combout\,
	combout => \data_mode[3]~3_combout\);

-- Location: LCCOMB_X26_Y5_N20
\data_mode[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~1_combout\ = (\Add0~44_combout\ & (\Add0~45_combout\ & (\Add0~47_combout\ & \Add0~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~44_combout\,
	datab => \Add0~45_combout\,
	datac => \Add0~47_combout\,
	datad => \Add0~46_combout\,
	combout => \data_mode[3]~1_combout\);

-- Location: LCCOMB_X26_Y4_N2
\data_mode[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~4_combout\ = (!\Add0~57_combout\ & (!\Add0~58_combout\ & (!\Add0~59_combout\ & \Add0~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~57_combout\,
	datab => \Add0~58_combout\,
	datac => \Add0~59_combout\,
	datad => \Add0~56_combout\,
	combout => \data_mode[3]~4_combout\);

-- Location: LCCOMB_X26_Y5_N28
\data_mode[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~5_combout\ = (\data_mode[3]~2_combout\ & (\data_mode[3]~3_combout\ & (\data_mode[3]~1_combout\ & \data_mode[3]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_mode[3]~2_combout\,
	datab => \data_mode[3]~3_combout\,
	datac => \data_mode[3]~1_combout\,
	datad => \data_mode[3]~4_combout\,
	combout => \data_mode[3]~5_combout\);

-- Location: LCCOMB_X26_Y5_N26
\data_mode[3]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~6_combout\ = (\Add0~34_combout\ & (\data_mode[3]~0_combout\ & (\Add0~37_combout\ & \data_mode[3]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~34_combout\,
	datab => \data_mode[3]~0_combout\,
	datac => \Add0~37_combout\,
	datad => \data_mode[3]~5_combout\,
	combout => \data_mode[3]~6_combout\);

-- Location: LCCOMB_X26_Y5_N22
\data_mode[0]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[0]~11_combout\ = data_mode(0) $ (\data_mode[3]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_mode(0),
	datad => \data_mode[3]~6_combout\,
	combout => \data_mode[0]~11_combout\);

-- Location: LCCOMB_X26_Y5_N4
\data_mode[2]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[2]~10_combout\ = data_mode(2) $ (((data_mode(1) & (data_mode(0) & \data_mode[3]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(1),
	datab => data_mode(0),
	datac => data_mode(2),
	datad => \data_mode[3]~6_combout\,
	combout => \data_mode[2]~10_combout\);

-- Location: LCFF_X26_Y5_N5
\data_mode[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_mode[2]~10_combout\,
	aclr => \Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_mode(2));

-- Location: LCCOMB_X26_Y5_N0
\Equal1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (!data_mode(3) & (data_mode(2) & (!data_mode(1) & !data_mode(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(3),
	datab => data_mode(2),
	datac => data_mode(1),
	datad => data_mode(0),
	combout => \Equal1~0_combout\);

-- Location: LCFF_X26_Y5_N23
\data_mode[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_mode[0]~11_combout\,
	aclr => \Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_mode(0));

-- Location: LCCOMB_X26_Y5_N8
\data_mode[1]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[1]~7_combout\ = data_mode(1) $ (((data_mode(0) & \data_mode[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_mode(0),
	datac => data_mode(1),
	datad => \data_mode[3]~6_combout\,
	combout => \data_mode[1]~7_combout\);

-- Location: LCFF_X26_Y5_N9
\data_mode[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_mode[1]~7_combout\,
	aclr => \Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_mode(1));

-- Location: LCCOMB_X26_Y5_N2
\data_mode[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~8_combout\ = (data_mode(2) & (data_mode(1) & (data_mode(0) & \data_mode[3]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(2),
	datab => data_mode(1),
	datac => data_mode(0),
	datad => \data_mode[3]~6_combout\,
	combout => \data_mode[3]~8_combout\);

-- Location: LCCOMB_X26_Y5_N10
\data_mode[3]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode[3]~9_combout\ = data_mode(3) $ (\data_mode[3]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_mode(3),
	datad => \data_mode[3]~8_combout\,
	combout => \data_mode[3]~9_combout\);

-- Location: LCFF_X26_Y5_N11
\data_mode[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_mode[3]~9_combout\,
	aclr => \Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_mode(3));

-- Location: LCCOMB_X25_Y5_N4
\Equal16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal16~0_combout\ = (data_mode(0)) # ((data_mode(3)) # ((data_mode(2)) # (!data_mode(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(0),
	datab => data_mode(3),
	datac => data_mode(1),
	datad => data_mode(2),
	combout => \Equal16~0_combout\);

-- Location: LCCOMB_X13_Y10_N0
\data_time_cp[6]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~9_combout\ = (\key2~combout\) # (\Equal16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key2~combout\,
	datad => \Equal16~0_combout\,
	combout => \data_time_cp[6]~9_combout\);

-- Location: LCCOMB_X13_Y10_N2
\Add3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~0_combout\ = data_time_cp(0) $ (VCC)
-- \Add3~1\ = CARRY(data_time_cp(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(0),
	datad => VCC,
	combout => \Add3~0_combout\,
	cout => \Add3~1\);

-- Location: LCCOMB_X14_Y10_N0
\data_time_cp[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[0]~feeder_combout\ = \Add3~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~0_combout\,
	combout => \data_time_cp[0]~feeder_combout\);

-- Location: PIN_88,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key1,
	combout => \key1~combout\);

-- Location: LCCOMB_X17_Y10_N28
\process_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \process_1~2_combout\ = (\key2~combout\ & \key1~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2~combout\,
	datad => \key1~combout\,
	combout => \process_1~2_combout\);

-- Location: LCCOMB_X20_Y10_N26
\Add2~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~58_combout\ = (\Add2~32_combout\) # ((!\LessThan1~3_combout\ & !\LessThan1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~32_combout\,
	datab => \LessThan1~3_combout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~58_combout\);

-- Location: PIN_90,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key3,
	combout => \key3~combout\);

-- Location: LCCOMB_X18_Y10_N28
\process_1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \process_1~0_combout\ = (\key4~combout\ & (\key1~combout\ & (\key3~combout\ & \key2~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key4~combout\,
	datab => \key1~combout\,
	datac => \key3~combout\,
	datad => \key2~combout\,
	combout => \process_1~0_combout\);

-- Location: CLKCTRL_G5
\process_1~0clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \process_1~0clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \process_1~0clkctrl_outclk\);

-- Location: LCFF_X20_Y10_N27
\process_1:COUNT1[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~58_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[16]~regout\);

-- Location: LCCOMB_X20_Y11_N2
\Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~44_combout\ = (\LessThan1~3_combout\ & (\Add2~4_combout\)) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & (\Add2~4_combout\)) # (!\LessThan1~2_combout\ & ((\process_1:COUNT1[2]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~4_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[2]~regout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~44_combout\);

-- Location: LCFF_X20_Y11_N3
\process_1:COUNT1[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~44_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[2]~regout\);

-- Location: LCCOMB_X20_Y11_N14
\Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~2_combout\ = (\process_1:COUNT1[1]~regout\ & (!\Add2~1\)) # (!\process_1:COUNT1[1]~regout\ & ((\Add2~1\) # (GND)))
-- \Add2~3\ = CARRY((!\Add2~1\) # (!\process_1:COUNT1[1]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[1]~regout\,
	datad => VCC,
	cin => \Add2~1\,
	combout => \Add2~2_combout\,
	cout => \Add2~3\);

-- Location: LCCOMB_X20_Y11_N0
\Add2~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~43_combout\ = (\LessThan1~3_combout\ & (\Add2~2_combout\)) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & (\Add2~2_combout\)) # (!\LessThan1~2_combout\ & ((\process_1:COUNT1[1]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~3_combout\,
	datab => \Add2~2_combout\,
	datac => \process_1:COUNT1[1]~regout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~43_combout\);

-- Location: LCFF_X20_Y11_N1
\process_1:COUNT1[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~43_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[1]~regout\);

-- Location: LCCOMB_X20_Y11_N18
\Add2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~6_combout\ = (\process_1:COUNT1[3]~regout\ & (!\Add2~5\)) # (!\process_1:COUNT1[3]~regout\ & ((\Add2~5\) # (GND)))
-- \Add2~7\ = CARRY((!\Add2~5\) # (!\process_1:COUNT1[3]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[3]~regout\,
	datad => VCC,
	cin => \Add2~5\,
	combout => \Add2~6_combout\,
	cout => \Add2~7\);

-- Location: LCCOMB_X20_Y11_N8
\Add2~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~45_combout\ = (\LessThan1~3_combout\ & (\Add2~6_combout\)) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & (\Add2~6_combout\)) # (!\LessThan1~2_combout\ & ((\process_1:COUNT1[3]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~3_combout\,
	datab => \Add2~6_combout\,
	datac => \process_1:COUNT1[3]~regout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~45_combout\);

-- Location: LCFF_X20_Y11_N9
\process_1:COUNT1[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~45_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[3]~regout\);

-- Location: LCCOMB_X20_Y11_N22
\Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~10_combout\ = (\process_1:COUNT1[5]~regout\ & (!\Add2~9\)) # (!\process_1:COUNT1[5]~regout\ & ((\Add2~9\) # (GND)))
-- \Add2~11\ = CARRY((!\Add2~9\) # (!\process_1:COUNT1[5]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[5]~regout\,
	datad => VCC,
	cin => \Add2~9\,
	combout => \Add2~10_combout\,
	cout => \Add2~11\);

-- Location: LCCOMB_X19_Y10_N24
\Add2~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~47_combout\ = (\LessThan1~2_combout\ & (((\Add2~10_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~10_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[5]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[5]~regout\,
	datad => \Add2~10_combout\,
	combout => \Add2~47_combout\);

-- Location: LCFF_X20_Y11_N23
\process_1:COUNT1[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add2~47_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[5]~regout\);

-- Location: LCCOMB_X20_Y11_N24
\Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~12_combout\ = (\process_1:COUNT1[6]~regout\ & (\Add2~11\ $ (GND))) # (!\process_1:COUNT1[6]~regout\ & (!\Add2~11\ & VCC))
-- \Add2~13\ = CARRY((\process_1:COUNT1[6]~regout\ & !\Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[6]~regout\,
	datad => VCC,
	cin => \Add2~11\,
	combout => \Add2~12_combout\,
	cout => \Add2~13\);

-- Location: LCCOMB_X19_Y10_N22
\Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~48_combout\ = (\LessThan1~2_combout\ & (((\Add2~12_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~12_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[6]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[6]~regout\,
	datad => \Add2~12_combout\,
	combout => \Add2~48_combout\);

-- Location: LCFF_X19_Y10_N23
\process_1:COUNT1[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~48_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[6]~regout\);

-- Location: LCCOMB_X20_Y11_N26
\Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~14_combout\ = (\process_1:COUNT1[7]~regout\ & (!\Add2~13\)) # (!\process_1:COUNT1[7]~regout\ & ((\Add2~13\) # (GND)))
-- \Add2~15\ = CARRY((!\Add2~13\) # (!\process_1:COUNT1[7]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[7]~regout\,
	datad => VCC,
	cin => \Add2~13\,
	combout => \Add2~14_combout\,
	cout => \Add2~15\);

-- Location: LCCOMB_X19_Y10_N20
\Add2~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~49_combout\ = (\LessThan1~2_combout\ & (((\Add2~14_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~14_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[7]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[7]~regout\,
	datad => \Add2~14_combout\,
	combout => \Add2~49_combout\);

-- Location: LCFF_X19_Y10_N21
\process_1:COUNT1[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~49_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[7]~regout\);

-- Location: LCCOMB_X20_Y11_N28
\Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~16_combout\ = (\process_1:COUNT1[8]~regout\ & (\Add2~15\ $ (GND))) # (!\process_1:COUNT1[8]~regout\ & (!\Add2~15\ & VCC))
-- \Add2~17\ = CARRY((\process_1:COUNT1[8]~regout\ & !\Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[8]~regout\,
	datad => VCC,
	cin => \Add2~15\,
	combout => \Add2~16_combout\,
	cout => \Add2~17\);

-- Location: LCCOMB_X20_Y11_N30
\Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~18_combout\ = (\process_1:COUNT1[9]~regout\ & (!\Add2~17\)) # (!\process_1:COUNT1[9]~regout\ & ((\Add2~17\) # (GND)))
-- \Add2~19\ = CARRY((!\Add2~17\) # (!\process_1:COUNT1[9]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[9]~regout\,
	datad => VCC,
	cin => \Add2~17\,
	combout => \Add2~18_combout\,
	cout => \Add2~19\);

-- Location: LCCOMB_X19_Y10_N6
\Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~50_combout\ = (\LessThan1~2_combout\ & (((\Add2~18_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~18_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[9]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[9]~regout\,
	datad => \Add2~18_combout\,
	combout => \Add2~50_combout\);

-- Location: LCFF_X19_Y10_N7
\process_1:COUNT1[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~50_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[9]~regout\);

-- Location: LCCOMB_X20_Y10_N0
\Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~20_combout\ = (\process_1:COUNT1[10]~regout\ & (\Add2~19\ $ (GND))) # (!\process_1:COUNT1[10]~regout\ & (!\Add2~19\ & VCC))
-- \Add2~21\ = CARRY((\process_1:COUNT1[10]~regout\ & !\Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[10]~regout\,
	datad => VCC,
	cin => \Add2~19\,
	combout => \Add2~20_combout\,
	cout => \Add2~21\);

-- Location: LCCOMB_X20_Y10_N4
\Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~24_combout\ = (\process_1:COUNT1[12]~regout\ & (\Add2~23\ $ (GND))) # (!\process_1:COUNT1[12]~regout\ & (!\Add2~23\ & VCC))
-- \Add2~25\ = CARRY((\process_1:COUNT1[12]~regout\ & !\Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[12]~regout\,
	datad => VCC,
	cin => \Add2~23\,
	combout => \Add2~24_combout\,
	cout => \Add2~25\);

-- Location: LCCOMB_X20_Y10_N6
\Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~26_combout\ = (\process_1:COUNT1[13]~regout\ & (!\Add2~25\)) # (!\process_1:COUNT1[13]~regout\ & ((\Add2~25\) # (GND)))
-- \Add2~27\ = CARRY((!\Add2~25\) # (!\process_1:COUNT1[13]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[13]~regout\,
	datad => VCC,
	cin => \Add2~25\,
	combout => \Add2~26_combout\,
	cout => \Add2~27\);

-- Location: LCCOMB_X20_Y10_N8
\Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~28_combout\ = (\process_1:COUNT1[14]~regout\ & (\Add2~27\ $ (GND))) # (!\process_1:COUNT1[14]~regout\ & (!\Add2~27\ & VCC))
-- \Add2~29\ = CARRY((\process_1:COUNT1[14]~regout\ & !\Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[14]~regout\,
	datad => VCC,
	cin => \Add2~27\,
	combout => \Add2~28_combout\,
	cout => \Add2~29\);

-- Location: LCCOMB_X20_Y10_N10
\Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~30_combout\ = (\process_1:COUNT1[15]~regout\ & (!\Add2~29\)) # (!\process_1:COUNT1[15]~regout\ & ((\Add2~29\) # (GND)))
-- \Add2~31\ = CARRY((!\Add2~29\) # (!\process_1:COUNT1[15]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[15]~regout\,
	datad => VCC,
	cin => \Add2~29\,
	combout => \Add2~30_combout\,
	cout => \Add2~31\);

-- Location: LCCOMB_X19_Y10_N4
\Add2~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~57_combout\ = (\LessThan1~2_combout\ & (((\Add2~30_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~30_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[15]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[15]~regout\,
	datad => \Add2~30_combout\,
	combout => \Add2~57_combout\);

-- Location: LCFF_X19_Y10_N5
\process_1:COUNT1[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~57_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[15]~regout\);

-- Location: LCCOMB_X20_Y10_N12
\Add2~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~32_combout\ = (\process_1:COUNT1[16]~regout\ & (\Add2~31\ $ (GND))) # (!\process_1:COUNT1[16]~regout\ & (!\Add2~31\ & VCC))
-- \Add2~33\ = CARRY((\process_1:COUNT1[16]~regout\ & !\Add2~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[16]~regout\,
	datad => VCC,
	cin => \Add2~31\,
	combout => \Add2~32_combout\,
	cout => \Add2~33\);

-- Location: LCCOMB_X20_Y10_N14
\Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~34_combout\ = (\process_1:COUNT1[17]~regout\ & (!\Add2~33\)) # (!\process_1:COUNT1[17]~regout\ & ((\Add2~33\) # (GND)))
-- \Add2~35\ = CARRY((!\Add2~33\) # (!\process_1:COUNT1[17]~regout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \process_1:COUNT1[17]~regout\,
	datad => VCC,
	cin => \Add2~33\,
	combout => \Add2~34_combout\,
	cout => \Add2~35\);

-- Location: LCCOMB_X20_Y10_N30
\Add2~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~59_combout\ = (\Add2~34_combout\) # ((!\LessThan1~2_combout\ & !\LessThan1~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan1~2_combout\,
	datac => \Add2~34_combout\,
	datad => \LessThan1~3_combout\,
	combout => \Add2~59_combout\);

-- Location: LCFF_X20_Y10_N31
\process_1:COUNT1[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~59_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[17]~regout\);

-- Location: LCCOMB_X20_Y10_N16
\Add2~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~36_combout\ = (\process_1:COUNT1[18]~regout\ & (\Add2~35\ $ (GND))) # (!\process_1:COUNT1[18]~regout\ & (!\Add2~35\ & VCC))
-- \Add2~37\ = CARRY((\process_1:COUNT1[18]~regout\ & !\Add2~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[18]~regout\,
	datad => VCC,
	cin => \Add2~35\,
	combout => \Add2~36_combout\,
	cout => \Add2~37\);

-- Location: LCCOMB_X19_Y10_N12
\Add2~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~38_combout\ = (\Add2~36_combout\) # ((!\LessThan1~3_combout\ & !\LessThan1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \LessThan1~3_combout\,
	datac => \Add2~36_combout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~38_combout\);

-- Location: LCFF_X20_Y10_N25
\process_1:COUNT1[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add2~38_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[18]~regout\);

-- Location: LCCOMB_X20_Y10_N18
\Add2~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~39_combout\ = \Add2~37\ $ (\process_1:COUNT1[19]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \process_1:COUNT1[19]~regout\,
	cin => \Add2~37\,
	combout => \Add2~39_combout\);

-- Location: LCCOMB_X19_Y10_N2
\Add2~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~41_combout\ = (\Add2~39_combout\) # ((!\LessThan1~3_combout\ & !\LessThan1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~3_combout\,
	datac => \Add2~39_combout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~41_combout\);

-- Location: LCFF_X19_Y10_N3
\process_1:COUNT1[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~41_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[19]~regout\);

-- Location: LCCOMB_X20_Y10_N28
\LessThan1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan1~3_combout\ = (((!\process_1:COUNT1[19]~regout\) # (!\process_1:COUNT1[18]~regout\)) # (!\process_1:COUNT1[16]~regout\)) # (!\process_1:COUNT1[17]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[17]~regout\,
	datab => \process_1:COUNT1[16]~regout\,
	datac => \process_1:COUNT1[18]~regout\,
	datad => \process_1:COUNT1[19]~regout\,
	combout => \LessThan1~3_combout\);

-- Location: LCCOMB_X20_Y10_N22
\Add2~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~55_combout\ = (\LessThan1~3_combout\ & (((\Add2~24_combout\)))) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & ((\Add2~24_combout\))) # (!\LessThan1~2_combout\ & (\process_1:COUNT1[12]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[12]~regout\,
	datab => \LessThan1~3_combout\,
	datac => \Add2~24_combout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~55_combout\);

-- Location: LCCOMB_X20_Y10_N20
\process_1:COUNT1[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \process_1:COUNT1[12]~feeder_combout\ = \Add2~55_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add2~55_combout\,
	combout => \process_1:COUNT1[12]~feeder_combout\);

-- Location: LCFF_X20_Y10_N21
\process_1:COUNT1[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \process_1:COUNT1[12]~feeder_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[12]~regout\);

-- Location: LCCOMB_X19_Y10_N8
\Add2~56\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~56_combout\ = (\LessThan1~2_combout\ & (((\Add2~26_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~26_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[13]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[13]~regout\,
	datad => \Add2~26_combout\,
	combout => \Add2~56_combout\);

-- Location: LCFF_X19_Y10_N9
\process_1:COUNT1[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~56_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[13]~regout\);

-- Location: LCCOMB_X19_Y10_N0
\Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~52_combout\ = (\LessThan1~3_combout\ & (\Add2~20_combout\)) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & (\Add2~20_combout\)) # (!\LessThan1~2_combout\ & ((\process_1:COUNT1[10]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~3_combout\,
	datab => \Add2~20_combout\,
	datac => \process_1:COUNT1[10]~regout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~52_combout\);

-- Location: LCFF_X19_Y10_N1
\process_1:COUNT1[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~52_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[10]~regout\);

-- Location: LCCOMB_X19_Y10_N26
\LessThan1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan1~1_combout\ = (!\process_1:COUNT1[11]~regout\ & (!\process_1:COUNT1[12]~regout\ & (!\process_1:COUNT1[13]~regout\ & !\process_1:COUNT1[10]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[11]~regout\,
	datab => \process_1:COUNT1[12]~regout\,
	datac => \process_1:COUNT1[13]~regout\,
	datad => \process_1:COUNT1[10]~regout\,
	combout => \LessThan1~1_combout\);

-- Location: LCCOMB_X19_Y11_N16
\Add2~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~51_combout\ = (\LessThan1~3_combout\ & (((\Add2~16_combout\)))) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & ((\Add2~16_combout\))) # (!\LessThan1~2_combout\ & (\process_1:COUNT1[8]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[8]~regout\,
	datab => \Add2~16_combout\,
	datac => \LessThan1~3_combout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~51_combout\);

-- Location: LCCOMB_X20_Y11_N4
\process_1:COUNT1[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \process_1:COUNT1[8]~feeder_combout\ = \Add2~51_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add2~51_combout\,
	combout => \process_1:COUNT1[8]~feeder_combout\);

-- Location: LCFF_X20_Y11_N5
\process_1:COUNT1[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \process_1:COUNT1[8]~feeder_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[8]~regout\);

-- Location: LCCOMB_X19_Y10_N28
\LessThan1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan1~0_combout\ = ((!\process_1:COUNT1[7]~regout\ & (!\process_1:COUNT1[6]~regout\ & !\process_1:COUNT1[8]~regout\))) # (!\process_1:COUNT1[9]~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[9]~regout\,
	datab => \process_1:COUNT1[7]~regout\,
	datac => \process_1:COUNT1[6]~regout\,
	datad => \process_1:COUNT1[8]~regout\,
	combout => \LessThan1~0_combout\);

-- Location: LCCOMB_X19_Y10_N16
\LessThan1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan1~2_combout\ = (!\process_1:COUNT1[15]~regout\ & (((\LessThan1~1_combout\ & \LessThan1~0_combout\)) # (!\process_1:COUNT1[14]~regout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1:COUNT1[14]~regout\,
	datab => \LessThan1~1_combout\,
	datac => \process_1:COUNT1[15]~regout\,
	datad => \LessThan1~0_combout\,
	combout => \LessThan1~2_combout\);

-- Location: LCCOMB_X18_Y10_N30
\data_time_cp[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~0_combout\ = (\LessThan1~3_combout\ & (((\Add2~34_combout\ & \Add2~32_combout\)))) # (!\LessThan1~3_combout\ & (((\Add2~34_combout\ & \Add2~32_combout\)) # (!\LessThan1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~3_combout\,
	datab => \LessThan1~2_combout\,
	datac => \Add2~34_combout\,
	datad => \Add2~32_combout\,
	combout => \data_time_cp[6]~0_combout\);

-- Location: LCCOMB_X18_Y10_N14
\data_time_cp[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~1_combout\ = (!\process_1~0_combout\ & (\data_time_cp[6]~0_combout\ & (\Add2~38_combout\ & \Add2~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1~0_combout\,
	datab => \data_time_cp[6]~0_combout\,
	datac => \Add2~38_combout\,
	datad => \Add2~41_combout\,
	combout => \data_time_cp[6]~1_combout\);

-- Location: LCFF_X19_Y10_N31
\process_1:COUNT1[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~54_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[14]~regout\);

-- Location: LCCOMB_X19_Y10_N30
\Add2~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~54_combout\ = (\LessThan1~2_combout\ & (((\Add2~28_combout\)))) # (!\LessThan1~2_combout\ & ((\LessThan1~3_combout\ & ((\Add2~28_combout\))) # (!\LessThan1~3_combout\ & (\process_1:COUNT1[14]~regout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \LessThan1~2_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[14]~regout\,
	datad => \Add2~28_combout\,
	combout => \Add2~54_combout\);

-- Location: LCCOMB_X18_Y10_N10
\data_time_cp[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~5_combout\ = (!\Add2~55_combout\ & (\Add2~54_combout\ & (!\Add2~56_combout\ & !\Add2~57_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~55_combout\,
	datab => \Add2~54_combout\,
	datac => \Add2~56_combout\,
	datad => \Add2~57_combout\,
	combout => \data_time_cp[6]~5_combout\);

-- Location: LCFF_X20_Y11_N11
\process_1:COUNT1[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add2~46_combout\,
	aclr => \process_1~0clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \process_1:COUNT1[4]~regout\);

-- Location: LCCOMB_X20_Y11_N10
\Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add2~46_combout\ = (\LessThan1~3_combout\ & (\Add2~8_combout\)) # (!\LessThan1~3_combout\ & ((\LessThan1~2_combout\ & (\Add2~8_combout\)) # (!\LessThan1~2_combout\ & ((\process_1:COUNT1[4]~regout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~8_combout\,
	datab => \LessThan1~3_combout\,
	datac => \process_1:COUNT1[4]~regout\,
	datad => \LessThan1~2_combout\,
	combout => \Add2~46_combout\);

-- Location: LCCOMB_X19_Y10_N14
\data_time_cp[6]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~3_combout\ = (\Add2~47_combout\ & (!\Add2~48_combout\ & (!\Add2~49_combout\ & \Add2~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~47_combout\,
	datab => \Add2~48_combout\,
	datac => \Add2~49_combout\,
	datad => \Add2~46_combout\,
	combout => \data_time_cp[6]~3_combout\);

-- Location: LCCOMB_X19_Y10_N18
\data_time_cp[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~2_combout\ = (\Add2~42_combout\ & (\Add2~45_combout\ & (\Add2~43_combout\ & \Add2~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add2~42_combout\,
	datab => \Add2~45_combout\,
	datac => \Add2~43_combout\,
	datad => \Add2~44_combout\,
	combout => \data_time_cp[6]~2_combout\);

-- Location: LCCOMB_X18_Y10_N12
\data_time_cp[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~6_combout\ = (\data_time_cp[6]~4_combout\ & (\data_time_cp[6]~5_combout\ & (\data_time_cp[6]~3_combout\ & \data_time_cp[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_cp[6]~4_combout\,
	datab => \data_time_cp[6]~5_combout\,
	datac => \data_time_cp[6]~3_combout\,
	datad => \data_time_cp[6]~2_combout\,
	combout => \data_time_cp[6]~6_combout\);

-- Location: LCCOMB_X18_Y10_N8
\data_time_cp[6]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~8_combout\ = (!\Equal16~0_combout\ & (!\process_1~2_combout\ & (\data_time_cp[6]~1_combout\ & \data_time_cp[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal16~0_combout\,
	datab => \process_1~2_combout\,
	datac => \data_time_cp[6]~1_combout\,
	datad => \data_time_cp[6]~6_combout\,
	combout => \data_time_cp[6]~8_combout\);

-- Location: LCFF_X14_Y10_N1
\data_time_cp[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_cp[0]~feeder_combout\,
	ena => \data_time_cp[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_cp(0));

-- Location: LCCOMB_X13_Y10_N4
\Add3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~2_combout\ = (data_time_cp(1) & ((\data_time_cp[6]~9_combout\ & ((\Add3~1\) # (GND))) # (!\data_time_cp[6]~9_combout\ & (!\Add3~1\)))) # (!data_time_cp(1) & ((\data_time_cp[6]~9_combout\ & (!\Add3~1\)) # (!\data_time_cp[6]~9_combout\ & (\Add3~1\ & 
-- VCC))))
-- \Add3~3\ = CARRY((data_time_cp(1) & ((\data_time_cp[6]~9_combout\) # (!\Add3~1\))) # (!data_time_cp(1) & (\data_time_cp[6]~9_combout\ & !\Add3~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(1),
	datab => \data_time_cp[6]~9_combout\,
	datad => VCC,
	cin => \Add3~1\,
	combout => \Add3~2_combout\,
	cout => \Add3~3\);

-- Location: LCCOMB_X13_Y10_N6
\Add3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~4_combout\ = ((data_time_cp(2) $ (\data_time_cp[6]~9_combout\ $ (!\Add3~3\)))) # (GND)
-- \Add3~5\ = CARRY((data_time_cp(2) & (!\data_time_cp[6]~9_combout\ & !\Add3~3\)) # (!data_time_cp(2) & ((!\Add3~3\) # (!\data_time_cp[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(2),
	datab => \data_time_cp[6]~9_combout\,
	datad => VCC,
	cin => \Add3~3\,
	combout => \Add3~4_combout\,
	cout => \Add3~5\);

-- Location: LCCOMB_X13_Y10_N8
\Add3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~6_combout\ = (data_time_cp(3) & ((\data_time_cp[6]~9_combout\ & ((\Add3~5\) # (GND))) # (!\data_time_cp[6]~9_combout\ & (!\Add3~5\)))) # (!data_time_cp(3) & ((\data_time_cp[6]~9_combout\ & (!\Add3~5\)) # (!\data_time_cp[6]~9_combout\ & (\Add3~5\ & 
-- VCC))))
-- \Add3~7\ = CARRY((data_time_cp(3) & ((\data_time_cp[6]~9_combout\) # (!\Add3~5\))) # (!data_time_cp(3) & (\data_time_cp[6]~9_combout\ & !\Add3~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(3),
	datab => \data_time_cp[6]~9_combout\,
	datad => VCC,
	cin => \Add3~5\,
	combout => \Add3~6_combout\,
	cout => \Add3~7\);

-- Location: LCCOMB_X13_Y10_N10
\Add3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~8_combout\ = ((data_time_cp(4) $ (\data_time_cp[6]~9_combout\ $ (!\Add3~7\)))) # (GND)
-- \Add3~9\ = CARRY((data_time_cp(4) & (!\data_time_cp[6]~9_combout\ & !\Add3~7\)) # (!data_time_cp(4) & ((!\Add3~7\) # (!\data_time_cp[6]~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(4),
	datab => \data_time_cp[6]~9_combout\,
	datad => VCC,
	cin => \Add3~7\,
	combout => \Add3~8_combout\,
	cout => \Add3~9\);

-- Location: LCCOMB_X13_Y10_N12
\Add3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~10_combout\ = (data_time_cp(5) & ((\data_time_cp[6]~9_combout\ & (!\Add3~9\)) # (!\data_time_cp[6]~9_combout\ & (\Add3~9\ & VCC)))) # (!data_time_cp(5) & ((\data_time_cp[6]~9_combout\ & ((\Add3~9\) # (GND))) # (!\data_time_cp[6]~9_combout\ & 
-- (!\Add3~9\))))
-- \Add3~11\ = CARRY((data_time_cp(5) & (\data_time_cp[6]~9_combout\ & !\Add3~9\)) # (!data_time_cp(5) & ((\data_time_cp[6]~9_combout\) # (!\Add3~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(5),
	datab => \data_time_cp[6]~9_combout\,
	datad => VCC,
	cin => \Add3~9\,
	combout => \Add3~10_combout\,
	cout => \Add3~11\);

-- Location: LCCOMB_X13_Y10_N14
\Add3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add3~12_combout\ = data_time_cp(6) $ (\Add3~11\ $ (\data_time_cp[6]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(6),
	datad => \data_time_cp[6]~9_combout\,
	cin => \Add3~11\,
	combout => \Add3~12_combout\);

-- Location: LCCOMB_X14_Y10_N2
\data_time_cp[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~feeder_combout\ = \Add3~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~12_combout\,
	combout => \data_time_cp[6]~feeder_combout\);

-- Location: LCFF_X14_Y10_N3
\data_time_cp[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_cp[6]~feeder_combout\,
	ena => \data_time_cp[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_cp(6));

-- Location: LCCOMB_X14_Y10_N8
\data_time_cp[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[5]~feeder_combout\ = \Add3~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~10_combout\,
	combout => \data_time_cp[5]~feeder_combout\);

-- Location: LCFF_X14_Y10_N9
\data_time_cp[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_cp[5]~feeder_combout\,
	ena => \data_time_cp[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_cp(5));

-- Location: LCCOMB_X14_Y10_N14
\data_time_cp[2]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[2]~12_combout\ = !\Add3~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add3~4_combout\,
	combout => \data_time_cp[2]~12_combout\);

-- Location: LCFF_X14_Y10_N15
\data_time_cp[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_cp[2]~12_combout\,
	ena => \data_time_cp[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_cp(2));

-- Location: LCCOMB_X14_Y10_N4
\data_time_cp[1]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[1]~13_combout\ = !\Add3~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add3~2_combout\,
	combout => \data_time_cp[1]~13_combout\);

-- Location: LCFF_X14_Y10_N5
\data_time_cp[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_cp[1]~13_combout\,
	ena => \data_time_cp[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_cp(1));

-- Location: LCCOMB_X14_Y10_N16
\Add12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~0_combout\ = data_time_cp(0) $ (VCC)
-- \Add12~1\ = CARRY(data_time_cp(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(0),
	datad => VCC,
	combout => \Add12~0_combout\,
	cout => \Add12~1\);

-- Location: LCCOMB_X14_Y10_N18
\Add12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~2_combout\ = (data_time_cp(1) & (!\Add12~1\)) # (!data_time_cp(1) & (\Add12~1\ & VCC))
-- \Add12~3\ = CARRY((data_time_cp(1) & !\Add12~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(1),
	datad => VCC,
	cin => \Add12~1\,
	combout => \Add12~2_combout\,
	cout => \Add12~3\);

-- Location: LCCOMB_X14_Y10_N20
\Add12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~4_combout\ = (data_time_cp(2) & (!\Add12~3\ & VCC)) # (!data_time_cp(2) & (\Add12~3\ $ (GND)))
-- \Add12~5\ = CARRY((!data_time_cp(2) & !\Add12~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(2),
	datad => VCC,
	cin => \Add12~3\,
	combout => \Add12~4_combout\,
	cout => \Add12~5\);

-- Location: LCCOMB_X14_Y10_N22
\Add12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~6_combout\ = (data_time_cp(3) & ((\Add12~5\) # (GND))) # (!data_time_cp(3) & (!\Add12~5\))
-- \Add12~7\ = CARRY((data_time_cp(3)) # (!\Add12~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(3),
	datad => VCC,
	cin => \Add12~5\,
	combout => \Add12~6_combout\,
	cout => \Add12~7\);

-- Location: LCCOMB_X14_Y10_N24
\Add12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~8_combout\ = (data_time_cp(4) & (!\Add12~7\ & VCC)) # (!data_time_cp(4) & (\Add12~7\ $ (GND)))
-- \Add12~9\ = CARRY((!data_time_cp(4) & !\Add12~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(4),
	datad => VCC,
	cin => \Add12~7\,
	combout => \Add12~8_combout\,
	cout => \Add12~9\);

-- Location: LCCOMB_X14_Y10_N26
\Add12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~10_combout\ = (data_time_cp(5) & (!\Add12~9\)) # (!data_time_cp(5) & ((\Add12~9\) # (GND)))
-- \Add12~11\ = CARRY((!\Add12~9\) # (!data_time_cp(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(5),
	datad => VCC,
	cin => \Add12~9\,
	combout => \Add12~10_combout\,
	cout => \Add12~11\);

-- Location: LCCOMB_X14_Y10_N28
\Add12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~12_combout\ = (data_time_cp(6) & (\Add12~11\ $ (GND))) # (!data_time_cp(6) & (!\Add12~11\ & VCC))
-- \Add12~13\ = CARRY((data_time_cp(6) & !\Add12~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(6),
	datad => VCC,
	cin => \Add12~11\,
	combout => \Add12~12_combout\,
	cout => \Add12~13\);

-- Location: LCCOMB_X18_Y11_N18
\Add7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add7~0_combout\ = data_time_pp(0) $ (GND)
-- \Add7~1\ = CARRY(!data_time_pp(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_pp(0),
	datad => VCC,
	combout => \Add7~0_combout\,
	cout => \Add7~1\);

-- Location: LCCOMB_X15_Y10_N10
\data_time_pp[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_pp[0]~5_combout\ = !\Add7~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add7~0_combout\,
	combout => \data_time_pp[0]~5_combout\);

-- Location: PIN_91,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\key4~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_key4,
	combout => \key4~combout\);

-- Location: LCCOMB_X18_Y11_N2
\process_1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \process_1~1_combout\ = (\key3~combout\ & \key4~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key3~combout\,
	datad => \key4~combout\,
	combout => \process_1~1_combout\);

-- Location: LCCOMB_X18_Y10_N6
\data_time_pp[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_pp[6]~1_combout\ = (!\Equal16~0_combout\ & (!\process_1~1_combout\ & (\data_time_cp[6]~1_combout\ & \data_time_cp[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal16~0_combout\,
	datab => \process_1~1_combout\,
	datac => \data_time_cp[6]~1_combout\,
	datad => \data_time_cp[6]~6_combout\,
	combout => \data_time_pp[6]~1_combout\);

-- Location: LCFF_X15_Y10_N11
\data_time_pp[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_pp[0]~5_combout\,
	ena => \data_time_pp[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_pp(0));

-- Location: LCCOMB_X18_Y11_N20
\Add7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add7~2_combout\ = (\data_time_pp[6]~0_combout\ & ((data_time_pp(1) & ((\Add7~1\) # (GND))) # (!data_time_pp(1) & (!\Add7~1\)))) # (!\data_time_pp[6]~0_combout\ & ((data_time_pp(1) & (!\Add7~1\)) # (!data_time_pp(1) & (\Add7~1\ & VCC))))
-- \Add7~3\ = CARRY((\data_time_pp[6]~0_combout\ & ((data_time_pp(1)) # (!\Add7~1\))) # (!\data_time_pp[6]~0_combout\ & (data_time_pp(1) & !\Add7~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_pp[6]~0_combout\,
	datab => data_time_pp(1),
	datad => VCC,
	cin => \Add7~1\,
	combout => \Add7~2_combout\,
	cout => \Add7~3\);

-- Location: LCCOMB_X15_Y10_N4
\data_time_pp[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_pp[1]~4_combout\ = !\Add7~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add7~2_combout\,
	combout => \data_time_pp[1]~4_combout\);

-- Location: LCFF_X15_Y10_N5
\data_time_pp[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_pp[1]~4_combout\,
	ena => \data_time_pp[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_pp(1));

-- Location: LCCOMB_X18_Y11_N22
\Add7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add7~4_combout\ = ((\data_time_pp[6]~0_combout\ $ (data_time_pp(2) $ (!\Add7~3\)))) # (GND)
-- \Add7~5\ = CARRY((\data_time_pp[6]~0_combout\ & (!data_time_pp(2) & !\Add7~3\)) # (!\data_time_pp[6]~0_combout\ & ((!\Add7~3\) # (!data_time_pp(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_pp[6]~0_combout\,
	datab => data_time_pp(2),
	datad => VCC,
	cin => \Add7~3\,
	combout => \Add7~4_combout\,
	cout => \Add7~5\);

-- Location: LCCOMB_X15_Y10_N2
\data_time_pp[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_pp[2]~3_combout\ = !\Add7~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add7~4_combout\,
	combout => \data_time_pp[2]~3_combout\);

-- Location: LCFF_X15_Y10_N3
\data_time_pp[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_pp[2]~3_combout\,
	ena => \data_time_pp[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_pp(2));

-- Location: LCCOMB_X15_Y10_N14
\Add13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~2_combout\ = (data_time_pp(1) & ((\Add12~2_combout\ & (!\Add13~1\)) # (!\Add12~2_combout\ & ((\Add13~1\) # (GND))))) # (!data_time_pp(1) & ((\Add12~2_combout\ & (\Add13~1\ & VCC)) # (!\Add12~2_combout\ & (!\Add13~1\))))
-- \Add13~3\ = CARRY((data_time_pp(1) & ((!\Add13~1\) # (!\Add12~2_combout\))) # (!data_time_pp(1) & (!\Add12~2_combout\ & !\Add13~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(1),
	datab => \Add12~2_combout\,
	datad => VCC,
	cin => \Add13~1\,
	combout => \Add13~2_combout\,
	cout => \Add13~3\);

-- Location: LCCOMB_X15_Y10_N16
\Add13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~4_combout\ = ((\Add12~4_combout\ $ (data_time_pp(2) $ (\Add13~3\)))) # (GND)
-- \Add13~5\ = CARRY((\Add12~4_combout\ & ((!\Add13~3\) # (!data_time_pp(2)))) # (!\Add12~4_combout\ & (!data_time_pp(2) & !\Add13~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~4_combout\,
	datab => data_time_pp(2),
	datad => VCC,
	cin => \Add13~3\,
	combout => \Add13~4_combout\,
	cout => \Add13~5\);

-- Location: LCCOMB_X15_Y10_N20
\Add13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~8_combout\ = ((data_time_pp(4) $ (\Add12~8_combout\ $ (!\Add13~7\)))) # (GND)
-- \Add13~9\ = CARRY((data_time_pp(4) & ((\Add12~8_combout\) # (!\Add13~7\))) # (!data_time_pp(4) & (\Add12~8_combout\ & !\Add13~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(4),
	datab => \Add12~8_combout\,
	datad => VCC,
	cin => \Add13~7\,
	combout => \Add13~8_combout\,
	cout => \Add13~9\);

-- Location: LCCOMB_X15_Y10_N22
\Add13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~10_combout\ = (data_time_pp(5) & ((\Add12~10_combout\ & (\Add13~9\ & VCC)) # (!\Add12~10_combout\ & (!\Add13~9\)))) # (!data_time_pp(5) & ((\Add12~10_combout\ & (!\Add13~9\)) # (!\Add12~10_combout\ & ((\Add13~9\) # (GND)))))
-- \Add13~11\ = CARRY((data_time_pp(5) & (!\Add12~10_combout\ & !\Add13~9\)) # (!data_time_pp(5) & ((!\Add13~9\) # (!\Add12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(5),
	datab => \Add12~10_combout\,
	datad => VCC,
	cin => \Add13~9\,
	combout => \Add13~10_combout\,
	cout => \Add13~11\);

-- Location: LCCOMB_X15_Y10_N24
\Add13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~12_combout\ = ((data_time_pp(6) $ (\Add12~12_combout\ $ (!\Add13~11\)))) # (GND)
-- \Add13~13\ = CARRY((data_time_pp(6) & ((\Add12~12_combout\) # (!\Add13~11\))) # (!data_time_pp(6) & (\Add12~12_combout\ & !\Add13~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(6),
	datab => \Add12~12_combout\,
	datad => VCC,
	cin => \Add13~11\,
	combout => \Add13~12_combout\,
	cout => \Add13~13\);

-- Location: LCCOMB_X15_Y10_N26
\Add13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~14_combout\ = (\Add12~14_combout\ & (!\Add13~13\)) # (!\Add12~14_combout\ & ((\Add13~13\) # (GND)))
-- \Add13~15\ = CARRY((!\Add13~13\) # (!\Add12~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~14_combout\,
	datad => VCC,
	cin => \Add13~13\,
	combout => \Add13~14_combout\,
	cout => \Add13~15\);

-- Location: LCCOMB_X15_Y10_N28
\Add13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add13~16_combout\ = !\Add13~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add13~15\,
	combout => \Add13~16_combout\);

-- Location: LCCOMB_X14_Y9_N4
\Equal9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal9~0_combout\ = (!data_time_count(9) & (data_time_count(8) $ (!\Add13~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(9),
	datac => data_time_count(8),
	datad => \Add13~16_combout\,
	combout => \Equal9~0_combout\);

-- Location: LCCOMB_X15_Y9_N30
\Equal9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal9~3_combout\ = (data_time_count(5) & (\Add13~10_combout\ & (data_time_count(4) $ (!\Add13~8_combout\)))) # (!data_time_count(5) & (!\Add13~10_combout\ & (data_time_count(4) $ (!\Add13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(5),
	datab => data_time_count(4),
	datac => \Add13~10_combout\,
	datad => \Add13~8_combout\,
	combout => \Equal9~3_combout\);

-- Location: LCCOMB_X15_Y9_N14
\data_time_count[6]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[6]~27_combout\ = (data_time_count(6) & (\data_time_count[5]~26\ $ (GND))) # (!data_time_count(6) & (!\data_time_count[5]~26\ & VCC))
-- \data_time_count[6]~28\ = CARRY((data_time_count(6) & !\data_time_count[5]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(6),
	datad => VCC,
	cin => \data_time_count[5]~26\,
	combout => \data_time_count[6]~27_combout\,
	cout => \data_time_count[6]~28\);

-- Location: LCFF_X15_Y9_N15
\data_time_count[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_time_count[6]~27_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(6));

-- Location: LCCOMB_X14_Y9_N12
\LessThan2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~1_cout\ = CARRY((\Add13~0_combout\ & !data_time_count(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~0_combout\,
	datab => data_time_count(0),
	datad => VCC,
	cout => \LessThan2~1_cout\);

-- Location: LCCOMB_X14_Y9_N14
\LessThan2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~3_cout\ = CARRY((data_time_count(1) & ((!\LessThan2~1_cout\) # (!\Add13~2_combout\))) # (!data_time_count(1) & (!\Add13~2_combout\ & !\LessThan2~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(1),
	datab => \Add13~2_combout\,
	datad => VCC,
	cin => \LessThan2~1_cout\,
	cout => \LessThan2~3_cout\);

-- Location: LCCOMB_X14_Y9_N16
\LessThan2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~5_cout\ = CARRY((data_time_count(2) & (\Add13~4_combout\ & !\LessThan2~3_cout\)) # (!data_time_count(2) & ((\Add13~4_combout\) # (!\LessThan2~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(2),
	datab => \Add13~4_combout\,
	datad => VCC,
	cin => \LessThan2~3_cout\,
	cout => \LessThan2~5_cout\);

-- Location: LCCOMB_X14_Y9_N18
\LessThan2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~7_cout\ = CARRY((\Add13~6_combout\ & (data_time_count(3) & !\LessThan2~5_cout\)) # (!\Add13~6_combout\ & ((data_time_count(3)) # (!\LessThan2~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~6_combout\,
	datab => data_time_count(3),
	datad => VCC,
	cin => \LessThan2~5_cout\,
	cout => \LessThan2~7_cout\);

-- Location: LCCOMB_X14_Y9_N20
\LessThan2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~9_cout\ = CARRY((data_time_count(4) & (\Add13~8_combout\ & !\LessThan2~7_cout\)) # (!data_time_count(4) & ((\Add13~8_combout\) # (!\LessThan2~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(4),
	datab => \Add13~8_combout\,
	datad => VCC,
	cin => \LessThan2~7_cout\,
	cout => \LessThan2~9_cout\);

-- Location: LCCOMB_X14_Y9_N22
\LessThan2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~11_cout\ = CARRY((data_time_count(5) & ((!\LessThan2~9_cout\) # (!\Add13~10_combout\))) # (!data_time_count(5) & (!\Add13~10_combout\ & !\LessThan2~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(5),
	datab => \Add13~10_combout\,
	datad => VCC,
	cin => \LessThan2~9_cout\,
	cout => \LessThan2~11_cout\);

-- Location: LCCOMB_X14_Y9_N24
\LessThan2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~13_cout\ = CARRY((\Add13~12_combout\ & ((!\LessThan2~11_cout\) # (!data_time_count(6)))) # (!\Add13~12_combout\ & (!data_time_count(6) & !\LessThan2~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~12_combout\,
	datab => data_time_count(6),
	datad => VCC,
	cin => \LessThan2~11_cout\,
	cout => \LessThan2~13_cout\);

-- Location: LCCOMB_X14_Y9_N26
\LessThan2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~15_cout\ = CARRY((data_time_count(7) & ((!\LessThan2~13_cout\) # (!\Add13~14_combout\))) # (!data_time_count(7) & (!\Add13~14_combout\ & !\LessThan2~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(7),
	datab => \Add13~14_combout\,
	datad => VCC,
	cin => \LessThan2~13_cout\,
	cout => \LessThan2~15_cout\);

-- Location: LCCOMB_X14_Y9_N28
\LessThan2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan2~16_combout\ = (data_time_count(8) & (!\LessThan2~15_cout\ & \Add13~16_combout\)) # (!data_time_count(8) & ((\Add13~16_combout\) # (!\LessThan2~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(8),
	datad => \Add13~16_combout\,
	cin => \LessThan2~15_cout\,
	combout => \LessThan2~16_combout\);

-- Location: LCCOMB_X21_Y5_N26
\data_time_nightout[6]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout[6]~0_combout\ = (!data_mode(2) & (data_mode(1) & (data_mode(0) & !data_mode(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(2),
	datab => data_mode(1),
	datac => data_mode(0),
	datad => data_mode(3),
	combout => \data_time_nightout[6]~0_combout\);

-- Location: LCCOMB_X18_Y10_N20
\data_time_cp[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[6]~7_combout\ = (!\process_1~0_combout\ & (\Add2~38_combout\ & \Add2~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1~0_combout\,
	datab => \Add2~38_combout\,
	datad => \Add2~41_combout\,
	combout => \data_time_cp[6]~7_combout\);

-- Location: LCCOMB_X18_Y10_N2
\data_time_nightout[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout[6]~7_combout\ = (\data_time_nightout[6]~0_combout\ & (\data_time_cp[6]~0_combout\ & (\data_time_cp[6]~7_combout\ & \data_time_cp[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_nightout[6]~0_combout\,
	datab => \data_time_cp[6]~0_combout\,
	datac => \data_time_cp[6]~7_combout\,
	datad => \data_time_cp[6]~6_combout\,
	combout => \data_time_nightout[6]~7_combout\);

-- Location: LCCOMB_X18_Y10_N4
\data_time_nightout[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout[3]~8_combout\ = (\data_time_nightout[6]~7_combout\ & (!\data_time_nightout[3]~6_combout\ & ((data_time_nightout(3)) # (!\process_1~2_combout\)))) # (!\data_time_nightout[6]~7_combout\ & (((data_time_nightout(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_nightout[3]~6_combout\,
	datab => \process_1~2_combout\,
	datac => data_time_nightout(3),
	datad => \data_time_nightout[6]~7_combout\,
	combout => \data_time_nightout[3]~8_combout\);

-- Location: LCFF_X18_Y10_N5
\data_time_nightout[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightout[3]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightout(3));

-- Location: LCCOMB_X17_Y10_N12
\Add6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add6~0_combout\ = data_time_nightout(0) $ (VCC)
-- \Add6~1\ = CARRY(data_time_nightout(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(0),
	datad => VCC,
	combout => \Add6~0_combout\,
	cout => \Add6~1\);

-- Location: LCCOMB_X17_Y10_N14
\Add6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add6~2_combout\ = (data_time_nightout(1) & (\Add6~1\ & VCC)) # (!data_time_nightout(1) & (!\Add6~1\))
-- \Add6~3\ = CARRY((!data_time_nightout(1) & !\Add6~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(1),
	datad => VCC,
	cin => \Add6~1\,
	combout => \Add6~2_combout\,
	cout => \Add6~3\);

-- Location: LCCOMB_X17_Y10_N6
\data_time_nightout~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout~1_combout\ = (\data_time_nightout[6]~0_combout\ & ((\key2~combout\ & (\Add4~0_combout\)) # (!\key2~combout\ & ((\Add6~0_combout\))))) # (!\data_time_nightout[6]~0_combout\ & (\Add4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add4~0_combout\,
	datab => \data_time_nightout[6]~0_combout\,
	datac => \key2~combout\,
	datad => \Add6~0_combout\,
	combout => \data_time_nightout~1_combout\);

-- Location: LCCOMB_X17_Y10_N30
\data_time_nightout[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout[6]~2_combout\ = (!\process_1~2_combout\ & (\data_time_nightout[6]~0_combout\ & (\data_time_cp[6]~6_combout\ & \data_time_cp[6]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \process_1~2_combout\,
	datab => \data_time_nightout[6]~0_combout\,
	datac => \data_time_cp[6]~6_combout\,
	datad => \data_time_cp[6]~1_combout\,
	combout => \data_time_nightout[6]~2_combout\);

-- Location: LCFF_X17_Y10_N7
\data_time_nightout[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightout~1_combout\,
	ena => \data_time_nightout[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightout(0));

-- Location: LCCOMB_X21_Y10_N6
\Add4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add4~2_combout\ = (data_time_nightout(1) & (!\Add4~1\)) # (!data_time_nightout(1) & ((\Add4~1\) # (GND)))
-- \Add4~3\ = CARRY((!\Add4~1\) # (!data_time_nightout(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(1),
	datad => VCC,
	cin => \Add4~1\,
	combout => \Add4~2_combout\,
	cout => \Add4~3\);

-- Location: LCCOMB_X17_Y10_N2
\data_time_nightout~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout~10_combout\ = (\key2~combout\ & (((\Add4~2_combout\)))) # (!\key2~combout\ & ((\data_time_nightout[6]~0_combout\ & (\Add6~2_combout\)) # (!\data_time_nightout[6]~0_combout\ & ((\Add4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2~combout\,
	datab => \data_time_nightout[6]~0_combout\,
	datac => \Add6~2_combout\,
	datad => \Add4~2_combout\,
	combout => \data_time_nightout~10_combout\);

-- Location: LCFF_X17_Y10_N3
\data_time_nightout[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightout~10_combout\,
	ena => \data_time_nightout[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightout(1));

-- Location: LCCOMB_X17_Y10_N16
\Add6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add6~4_combout\ = (data_time_nightout(2) & ((GND) # (!\Add6~3\))) # (!data_time_nightout(2) & (\Add6~3\ $ (GND)))
-- \Add6~5\ = CARRY((data_time_nightout(2)) # (!\Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(2),
	datad => VCC,
	cin => \Add6~3\,
	combout => \Add6~4_combout\,
	cout => \Add6~5\);

-- Location: LCCOMB_X17_Y10_N20
\Add6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add6~8_combout\ = (data_time_nightout(4) & ((GND) # (!\Add6~7\))) # (!data_time_nightout(4) & (\Add6~7\ $ (GND)))
-- \Add6~9\ = CARRY((data_time_nightout(4)) # (!\Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(4),
	datad => VCC,
	cin => \Add6~7\,
	combout => \Add6~8_combout\,
	cout => \Add6~9\);

-- Location: LCCOMB_X21_Y10_N8
\Add4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add4~4_combout\ = (data_time_nightout(2) & (\Add4~3\ $ (GND))) # (!data_time_nightout(2) & (!\Add4~3\ & VCC))
-- \Add4~5\ = CARRY((data_time_nightout(2) & !\Add4~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(2),
	datad => VCC,
	cin => \Add4~3\,
	combout => \Add4~4_combout\,
	cout => \Add4~5\);

-- Location: LCCOMB_X17_Y10_N10
\data_time_nightout~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout~9_combout\ = (\key2~combout\ & (((\Add4~4_combout\)))) # (!\key2~combout\ & ((\data_time_nightout[6]~0_combout\ & ((\Add6~4_combout\))) # (!\data_time_nightout[6]~0_combout\ & (\Add4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2~combout\,
	datab => \data_time_nightout[6]~0_combout\,
	datac => \Add4~4_combout\,
	datad => \Add6~4_combout\,
	combout => \data_time_nightout~9_combout\);

-- Location: LCFF_X17_Y10_N11
\data_time_nightout[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightout~9_combout\,
	ena => \data_time_nightout[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightout(2));

-- Location: LCCOMB_X21_Y10_N12
\Add4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add4~8_combout\ = (data_time_nightout(4) & (\Add4~7\ $ (GND))) # (!data_time_nightout(4) & (!\Add4~7\ & VCC))
-- \Add4~9\ = CARRY((data_time_nightout(4) & !\Add4~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(4),
	datad => VCC,
	cin => \Add4~7\,
	combout => \Add4~8_combout\,
	cout => \Add4~9\);

-- Location: LCCOMB_X17_Y10_N0
\data_time_nightout~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout~5_combout\ = (\key2~combout\ & (((\Add4~8_combout\)))) # (!\key2~combout\ & ((\data_time_nightout[6]~0_combout\ & (\Add6~8_combout\)) # (!\data_time_nightout[6]~0_combout\ & ((\Add4~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2~combout\,
	datab => \data_time_nightout[6]~0_combout\,
	datac => \Add6~8_combout\,
	datad => \Add4~8_combout\,
	combout => \data_time_nightout~5_combout\);

-- Location: LCFF_X17_Y10_N1
\data_time_nightout[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightout~5_combout\,
	ena => \data_time_nightout[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightout(4));

-- Location: LCCOMB_X17_Y10_N22
\Add6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add6~10_combout\ = (data_time_nightout(5) & (\Add6~9\ & VCC)) # (!data_time_nightout(5) & (!\Add6~9\))
-- \Add6~11\ = CARRY((!data_time_nightout(5) & !\Add6~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(5),
	datad => VCC,
	cin => \Add6~9\,
	combout => \Add6~10_combout\,
	cout => \Add6~11\);

-- Location: LCCOMB_X21_Y10_N14
\Add4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add4~10_combout\ = (data_time_nightout(5) & (!\Add4~9\)) # (!data_time_nightout(5) & ((\Add4~9\) # (GND)))
-- \Add4~11\ = CARRY((!\Add4~9\) # (!data_time_nightout(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(5),
	datad => VCC,
	cin => \Add4~9\,
	combout => \Add4~10_combout\,
	cout => \Add4~11\);

-- Location: LCCOMB_X17_Y10_N26
\data_time_nightout~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout~4_combout\ = (\key2~combout\ & (((\Add4~10_combout\)))) # (!\key2~combout\ & ((\data_time_nightout[6]~0_combout\ & (\Add6~10_combout\)) # (!\data_time_nightout[6]~0_combout\ & ((\Add4~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2~combout\,
	datab => \Add6~10_combout\,
	datac => \data_time_nightout[6]~0_combout\,
	datad => \Add4~10_combout\,
	combout => \data_time_nightout~4_combout\);

-- Location: LCFF_X17_Y10_N27
\data_time_nightout[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightout~4_combout\,
	ena => \data_time_nightout[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightout(5));

-- Location: LCCOMB_X17_Y10_N24
\Add6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add6~12_combout\ = data_time_nightout(6) $ (\Add6~11\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(6),
	cin => \Add6~11\,
	combout => \Add6~12_combout\);

-- Location: LCCOMB_X21_Y10_N16
\Add4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add4~12_combout\ = \Add4~11\ $ (!data_time_nightout(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => data_time_nightout(6),
	cin => \Add4~11\,
	combout => \Add4~12_combout\);

-- Location: LCCOMB_X17_Y10_N4
\data_time_nightout~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightout~3_combout\ = (\key2~combout\ & (((\Add4~12_combout\)))) # (!\key2~combout\ & ((\data_time_nightout[6]~0_combout\ & (\Add6~12_combout\)) # (!\data_time_nightout[6]~0_combout\ & ((\Add4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key2~combout\,
	datab => \data_time_nightout[6]~0_combout\,
	datac => \Add6~12_combout\,
	datad => \Add4~12_combout\,
	combout => \data_time_nightout~3_combout\);

-- Location: LCFF_X17_Y10_N5
\data_time_nightout[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightout~3_combout\,
	ena => \data_time_nightout[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightout(6));

-- Location: LCCOMB_X14_Y8_N2
\data_h[1]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h[1]~6_combout\ = (data_h_low(0) & (data_h(1) $ (VCC))) # (!data_h_low(0) & (data_h(1) & VCC))
-- \data_h[1]~7\ = CARRY((data_h_low(0) & data_h(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(0),
	datab => data_h(1),
	datad => VCC,
	combout => \data_h[1]~6_combout\,
	cout => \data_h[1]~7\);

-- Location: LCCOMB_X14_Y8_N6
\data_h[3]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h[3]~10_combout\ = (data_h(3) & (\data_h[2]~9\ $ (GND))) # (!data_h(3) & (!\data_h[2]~9\ & VCC))
-- \data_h[3]~11\ = CARRY((data_h(3) & !\data_h[2]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(3),
	datad => VCC,
	cin => \data_h[2]~9\,
	combout => \data_h[3]~10_combout\,
	cout => \data_h[3]~11\);

-- Location: LCCOMB_X12_Y8_N22
\Add27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add27~0_combout\ = data_min_low(0) $ (VCC)
-- \Add27~1\ = CARRY(data_min_low(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_min_low(0),
	datad => VCC,
	combout => \Add27~0_combout\,
	cout => \Add27~1\);

-- Location: LCFF_X12_Y8_N23
\data_min_low[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \Add27~0_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_low(0));

-- Location: LCCOMB_X12_Y8_N24
\Add27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add27~2_combout\ = (data_min_low(1) & (!\Add27~1\)) # (!data_min_low(1) & ((\Add27~1\) # (GND)))
-- \Add27~3\ = CARRY((!\Add27~1\) # (!data_min_low(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_min_low(1),
	datad => VCC,
	cin => \Add27~1\,
	combout => \Add27~2_combout\,
	cout => \Add27~3\);

-- Location: LCCOMB_X12_Y8_N26
\Add27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add27~4_combout\ = (data_min_low(2) & (\Add27~3\ $ (GND))) # (!data_min_low(2) & (!\Add27~3\ & VCC))
-- \Add27~5\ = CARRY((data_min_low(2) & !\Add27~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_min_low(2),
	datad => VCC,
	cin => \Add27~3\,
	combout => \Add27~4_combout\,
	cout => \Add27~5\);

-- Location: LCFF_X12_Y8_N27
\data_min_low[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \Add27~4_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_low(2));

-- Location: LCCOMB_X12_Y8_N28
\Add27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add27~6_combout\ = (data_min_low(3) & (!\Add27~5\)) # (!data_min_low(3) & ((\Add27~5\) # (GND)))
-- \Add27~7\ = CARRY((!\Add27~5\) # (!data_min_low(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_min_low(3),
	datad => VCC,
	cin => \Add27~5\,
	combout => \Add27~6_combout\,
	cout => \Add27~7\);

-- Location: LCCOMB_X13_Y8_N30
\data_min_low~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_min_low~1_combout\ = (\Add27~6_combout\ & ((!\Equal20~0_combout\) # (!data_min_low(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_min_low(0),
	datac => \Equal20~0_combout\,
	datad => \Add27~6_combout\,
	combout => \data_min_low~1_combout\);

-- Location: LCFF_X13_Y8_N31
\data_min_low[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_min_low~1_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_low(3));

-- Location: LCCOMB_X12_Y8_N30
\Add27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add27~8_combout\ = data_min_low(4) $ (!\Add27~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_min_low(4),
	cin => \Add27~7\,
	combout => \Add27~8_combout\);

-- Location: LCFF_X12_Y8_N31
\data_min_low[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \Add27~8_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_low(4));

-- Location: LCCOMB_X12_Y8_N20
\Equal20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal20~0_combout\ = (!data_min_low(1) & (!data_min_low(2) & (!data_min_low(4) & data_min_low(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_min_low(1),
	datab => data_min_low(2),
	datac => data_min_low(4),
	datad => data_min_low(3),
	combout => \Equal20~0_combout\);

-- Location: LCCOMB_X12_Y8_N4
\data_min_high[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_min_high[0]~4_combout\ = !data_min_high(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_min_high(0),
	combout => \data_min_high[0]~4_combout\);

-- Location: LCCOMB_X12_Y8_N18
\Equal20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal20~1_combout\ = (\Equal20~0_combout\ & data_min_low(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal20~0_combout\,
	datad => data_min_low(0),
	combout => \Equal20~1_combout\);

-- Location: LCFF_X12_Y8_N5
\data_min_high[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_min_high[0]~4_combout\,
	aclr => \Equal23~1_combout\,
	ena => \Equal20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_high(0));

-- Location: LCCOMB_X12_Y8_N6
\data_min_high~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_min_high~1_combout\ = (data_min_high(0) & ((data_min_high(2) & (data_min_high(3) & !data_min_high(1))) # (!data_min_high(2) & ((data_min_high(1)))))) # (!data_min_high(0) & (((data_min_high(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_min_high(3),
	datab => data_min_high(0),
	datac => data_min_high(2),
	datad => data_min_high(1),
	combout => \data_min_high~1_combout\);

-- Location: LCFF_X12_Y8_N7
\data_min_high[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_min_high~1_combout\,
	aclr => \Equal23~1_combout\,
	ena => \Equal20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_high(2));

-- Location: LCCOMB_X12_Y8_N14
\data_min_high~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_min_high~0_combout\ = (data_min_high(1) & (((!data_min_high(0))))) # (!data_min_high(1) & (data_min_high(0) & ((data_min_high(3)) # (!data_min_high(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_min_high(3),
	datab => data_min_high(2),
	datac => data_min_high(1),
	datad => data_min_high(0),
	combout => \data_min_high~0_combout\);

-- Location: LCFF_X12_Y8_N15
\data_min_high[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_min_high~0_combout\,
	aclr => \Equal23~1_combout\,
	ena => \Equal20~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_high(1));

-- Location: LCCOMB_X13_Y8_N2
\data_min_high[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_min_high[3]~2_combout\ = (data_min_high(2) & (data_min_high(0) & data_min_high(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_min_high(2),
	datac => data_min_high(0),
	datad => data_min_high(1),
	combout => \data_min_high[3]~2_combout\);

-- Location: LCCOMB_X13_Y8_N18
\data_min_high[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_min_high[3]~3_combout\ = data_min_high(3) $ (((\Equal20~0_combout\ & (data_min_low(0) & \data_min_high[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal20~0_combout\,
	datab => data_min_low(0),
	datac => data_min_high(3),
	datad => \data_min_high[3]~2_combout\,
	combout => \data_min_high[3]~3_combout\);

-- Location: LCFF_X13_Y8_N19
\data_min_high[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_min_high[3]~3_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_high(3));

-- Location: LCCOMB_X12_Y8_N12
\Equal21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal21~0_combout\ = (data_min_high(2) & (!data_min_high(1) & (data_min_high(0) & !data_min_high(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_min_high(2),
	datab => data_min_high(1),
	datac => data_min_high(0),
	datad => data_min_high(3),
	combout => \Equal21~0_combout\);

-- Location: LCCOMB_X12_Y8_N2
\data_h_high[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_high[0]~2_combout\ = (data_min_low(0) & (\Equal20~0_combout\ & \Equal21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_min_low(0),
	datac => \Equal20~0_combout\,
	datad => \Equal21~0_combout\,
	combout => \data_h_high[0]~2_combout\);

-- Location: LCFF_X14_Y8_N7
\data_h[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h[3]~10_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h(3));

-- Location: LCCOMB_X14_Y8_N26
\Equal23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal23~0_combout\ = (!data_h_low(0) & (!data_h(1) & (!data_h(2) & data_h(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(0),
	datab => data_h(1),
	datac => data_h(2),
	datad => data_h(3),
	combout => \Equal23~0_combout\);

-- Location: LCCOMB_X14_Y8_N0
\Equal23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal23~1_combout\ = (!data_h(5) & (data_h(4) & (!data_h(6) & \Equal23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h(5),
	datab => data_h(4),
	datac => data_h(6),
	datad => \Equal23~0_combout\,
	combout => \Equal23~1_combout\);

-- Location: LCFF_X14_Y8_N3
\data_h[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h[1]~6_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h(1));

-- Location: LCCOMB_X14_Y8_N4
\data_h[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h[2]~8_combout\ = (data_h(2) & (!\data_h[1]~7\)) # (!data_h(2) & ((\data_h[1]~7\) # (GND)))
-- \data_h[2]~9\ = CARRY((!\data_h[1]~7\) # (!data_h(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_h(2),
	datad => VCC,
	cin => \data_h[1]~7\,
	combout => \data_h[2]~8_combout\,
	cout => \data_h[2]~9\);

-- Location: LCFF_X14_Y8_N5
\data_h[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h[2]~8_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h(2));

-- Location: LCCOMB_X14_Y8_N8
\data_h[4]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h[4]~12_combout\ = (data_h(4) & (!\data_h[3]~11\)) # (!data_h(4) & ((\data_h[3]~11\) # (GND)))
-- \data_h[4]~13\ = CARRY((!\data_h[3]~11\) # (!data_h(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_h(4),
	datad => VCC,
	cin => \data_h[3]~11\,
	combout => \data_h[4]~12_combout\,
	cout => \data_h[4]~13\);

-- Location: LCFF_X14_Y8_N9
\data_h[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h[4]~12_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h(4));

-- Location: LCCOMB_X14_Y8_N12
\data_h[6]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h[6]~16_combout\ = data_h(6) $ (\data_h[5]~15\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_h(6),
	cin => \data_h[5]~15\,
	combout => \data_h[6]~16_combout\);

-- Location: LCFF_X14_Y8_N13
\data_h[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h[6]~16_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h(6));

-- Location: LCCOMB_X14_Y8_N16
\Add29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add29~0_combout\ = data_h_low(0) $ (VCC)
-- \Add29~1\ = CARRY(data_h_low(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(0),
	datad => VCC,
	combout => \Add29~0_combout\,
	cout => \Add29~1\);

-- Location: LCFF_X14_Y8_N17
\data_h_low[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \Add29~0_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_low(0));

-- Location: LCCOMB_X15_Y8_N2
\LessThan4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~1_cout\ = CARRY((data_time_nightout(0) & !data_h_low(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(0),
	datab => data_h_low(0),
	datad => VCC,
	cout => \LessThan4~1_cout\);

-- Location: LCCOMB_X15_Y8_N4
\LessThan4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~3_cout\ = CARRY((data_h(1) & ((!\LessThan4~1_cout\) # (!data_time_nightout(1)))) # (!data_h(1) & (!data_time_nightout(1) & !\LessThan4~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(1),
	datab => data_time_nightout(1),
	datad => VCC,
	cin => \LessThan4~1_cout\,
	cout => \LessThan4~3_cout\);

-- Location: LCCOMB_X15_Y8_N6
\LessThan4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~5_cout\ = CARRY((data_time_nightout(2) & ((!\LessThan4~3_cout\) # (!data_h(2)))) # (!data_time_nightout(2) & (!data_h(2) & !\LessThan4~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(2),
	datab => data_h(2),
	datad => VCC,
	cin => \LessThan4~3_cout\,
	cout => \LessThan4~5_cout\);

-- Location: LCCOMB_X15_Y8_N8
\LessThan4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~7_cout\ = CARRY((data_time_nightout(3) & ((data_h(3)) # (!\LessThan4~5_cout\))) # (!data_time_nightout(3) & (data_h(3) & !\LessThan4~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(3),
	datab => data_h(3),
	datad => VCC,
	cin => \LessThan4~5_cout\,
	cout => \LessThan4~7_cout\);

-- Location: LCCOMB_X15_Y8_N10
\LessThan4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~9_cout\ = CARRY((data_h(4) & (data_time_nightout(4) & !\LessThan4~7_cout\)) # (!data_h(4) & ((data_time_nightout(4)) # (!\LessThan4~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(4),
	datab => data_time_nightout(4),
	datad => VCC,
	cin => \LessThan4~7_cout\,
	cout => \LessThan4~9_cout\);

-- Location: LCCOMB_X15_Y8_N12
\LessThan4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~11_cout\ = CARRY((data_h(5) & ((!\LessThan4~9_cout\) # (!data_time_nightout(5)))) # (!data_h(5) & (!data_time_nightout(5) & !\LessThan4~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(5),
	datab => data_time_nightout(5),
	datad => VCC,
	cin => \LessThan4~9_cout\,
	cout => \LessThan4~11_cout\);

-- Location: LCCOMB_X15_Y8_N14
\LessThan4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan4~12_combout\ = (data_time_nightout(6) & ((!data_h(6)) # (!\LessThan4~11_cout\))) # (!data_time_nightout(6) & (!\LessThan4~11_cout\ & !data_h(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(6),
	datad => data_h(6),
	cin => \LessThan4~11_cout\,
	combout => \LessThan4~12_combout\);

-- Location: LCCOMB_X17_Y9_N14
\data_time_nightin[5]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightin[5]~0_combout\ = (\key4~combout\) # (!\data_time_nightout[6]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key4~combout\,
	datad => \data_time_nightout[6]~0_combout\,
	combout => \data_time_nightin[5]~0_combout\);

-- Location: LCCOMB_X17_Y9_N16
\Add8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add8~0_combout\ = data_time_nightin(0) $ (VCC)
-- \Add8~1\ = CARRY(data_time_nightin(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(0),
	datad => VCC,
	combout => \Add8~0_combout\,
	cout => \Add8~1\);

-- Location: LCCOMB_X17_Y9_N18
\Add8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add8~2_combout\ = (data_time_nightin(1) & ((\data_time_nightin[5]~0_combout\ & ((\Add8~1\) # (GND))) # (!\data_time_nightin[5]~0_combout\ & (!\Add8~1\)))) # (!data_time_nightin(1) & ((\data_time_nightin[5]~0_combout\ & (!\Add8~1\)) # 
-- (!\data_time_nightin[5]~0_combout\ & (\Add8~1\ & VCC))))
-- \Add8~3\ = CARRY((data_time_nightin(1) & ((\data_time_nightin[5]~0_combout\) # (!\Add8~1\))) # (!data_time_nightin(1) & (\data_time_nightin[5]~0_combout\ & !\Add8~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(1),
	datab => \data_time_nightin[5]~0_combout\,
	datad => VCC,
	cin => \Add8~1\,
	combout => \Add8~2_combout\,
	cout => \Add8~3\);

-- Location: LCCOMB_X17_Y9_N20
\Add8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add8~4_combout\ = ((data_time_nightin(2) $ (\data_time_nightin[5]~0_combout\ $ (!\Add8~3\)))) # (GND)
-- \Add8~5\ = CARRY((data_time_nightin(2) & (!\data_time_nightin[5]~0_combout\ & !\Add8~3\)) # (!data_time_nightin(2) & ((!\Add8~3\) # (!\data_time_nightin[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(2),
	datab => \data_time_nightin[5]~0_combout\,
	datad => VCC,
	cin => \Add8~3\,
	combout => \Add8~4_combout\,
	cout => \Add8~5\);

-- Location: LCCOMB_X17_Y9_N22
\Add8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add8~6_combout\ = (data_time_nightin(3) & ((\data_time_nightin[5]~0_combout\ & (!\Add8~5\)) # (!\data_time_nightin[5]~0_combout\ & (\Add8~5\ & VCC)))) # (!data_time_nightin(3) & ((\data_time_nightin[5]~0_combout\ & ((\Add8~5\) # (GND))) # 
-- (!\data_time_nightin[5]~0_combout\ & (!\Add8~5\))))
-- \Add8~7\ = CARRY((data_time_nightin(3) & (\data_time_nightin[5]~0_combout\ & !\Add8~5\)) # (!data_time_nightin(3) & ((\data_time_nightin[5]~0_combout\) # (!\Add8~5\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(3),
	datab => \data_time_nightin[5]~0_combout\,
	datad => VCC,
	cin => \Add8~5\,
	combout => \Add8~6_combout\,
	cout => \Add8~7\);

-- Location: LCCOMB_X17_Y9_N24
\Add8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add8~8_combout\ = ((data_time_nightin(4) $ (\data_time_nightin[5]~0_combout\ $ (!\Add8~7\)))) # (GND)
-- \Add8~9\ = CARRY((data_time_nightin(4) & (!\data_time_nightin[5]~0_combout\ & !\Add8~7\)) # (!data_time_nightin(4) & ((!\Add8~7\) # (!\data_time_nightin[5]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(4),
	datab => \data_time_nightin[5]~0_combout\,
	datad => VCC,
	cin => \Add8~7\,
	combout => \Add8~8_combout\,
	cout => \Add8~9\);

-- Location: LCCOMB_X17_Y9_N26
\Add8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add8~10_combout\ = (data_time_nightin(5) & ((\data_time_nightin[5]~0_combout\ & (!\Add8~9\)) # (!\data_time_nightin[5]~0_combout\ & (\Add8~9\ & VCC)))) # (!data_time_nightin(5) & ((\data_time_nightin[5]~0_combout\ & ((\Add8~9\) # (GND))) # 
-- (!\data_time_nightin[5]~0_combout\ & (!\Add8~9\))))
-- \Add8~11\ = CARRY((data_time_nightin(5) & (\data_time_nightin[5]~0_combout\ & !\Add8~9\)) # (!data_time_nightin(5) & ((\data_time_nightin[5]~0_combout\) # (!\Add8~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(5),
	datab => \data_time_nightin[5]~0_combout\,
	datad => VCC,
	cin => \Add8~9\,
	combout => \Add8~10_combout\,
	cout => \Add8~11\);

-- Location: LCCOMB_X17_Y9_N28
\Add8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add8~12_combout\ = \data_time_nightin[5]~0_combout\ $ (\Add8~11\ $ (data_time_nightin(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \data_time_nightin[5]~0_combout\,
	datad => data_time_nightin(6),
	cin => \Add8~11\,
	combout => \Add8~12_combout\);

-- Location: LCCOMB_X18_Y10_N18
\data_time_nightin[6]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightin[6]~1_combout\ = (\data_time_nightout[6]~0_combout\ & (!\process_1~1_combout\ & (\data_time_cp[6]~1_combout\ & \data_time_cp[6]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_nightout[6]~0_combout\,
	datab => \process_1~1_combout\,
	datac => \data_time_cp[6]~1_combout\,
	datad => \data_time_cp[6]~6_combout\,
	combout => \data_time_nightin[6]~1_combout\);

-- Location: LCFF_X18_Y10_N21
\data_time_nightin[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add8~12_combout\,
	sload => VCC,
	ena => \data_time_nightin[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightin(6));

-- Location: LCCOMB_X17_Y10_N8
\data_time_nightin[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightin[5]~feeder_combout\ = \Add8~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add8~10_combout\,
	combout => \data_time_nightin[5]~feeder_combout\);

-- Location: LCFF_X17_Y10_N9
\data_time_nightin[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightin[5]~feeder_combout\,
	ena => \data_time_nightin[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightin(5));

-- Location: LCCOMB_X18_Y10_N22
\data_time_nightin[4]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightin[4]~2_combout\ = !\Add8~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~8_combout\,
	combout => \data_time_nightin[4]~2_combout\);

-- Location: LCFF_X18_Y10_N23
\data_time_nightin[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightin[4]~2_combout\,
	ena => \data_time_nightin[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightin(4));

-- Location: LCCOMB_X18_Y10_N26
\data_time_nightin[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightin[1]~4_combout\ = !\Add8~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~2_combout\,
	combout => \data_time_nightin[1]~4_combout\);

-- Location: LCFF_X18_Y10_N27
\data_time_nightin[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightin[1]~4_combout\,
	ena => \data_time_nightin[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightin(1));

-- Location: LCCOMB_X15_Y8_N18
\LessThan3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~1_cout\ = CARRY((data_time_nightin(0) & !data_h_low(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(0),
	datab => data_h_low(0),
	datad => VCC,
	cout => \LessThan3~1_cout\);

-- Location: LCCOMB_X15_Y8_N20
\LessThan3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~3_cout\ = CARRY((data_h(1) & ((data_time_nightin(1)) # (!\LessThan3~1_cout\))) # (!data_h(1) & (data_time_nightin(1) & !\LessThan3~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(1),
	datab => data_time_nightin(1),
	datad => VCC,
	cin => \LessThan3~1_cout\,
	cout => \LessThan3~3_cout\);

-- Location: LCCOMB_X15_Y8_N22
\LessThan3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~5_cout\ = CARRY((data_time_nightin(2) & (!data_h(2) & !\LessThan3~3_cout\)) # (!data_time_nightin(2) & ((!\LessThan3~3_cout\) # (!data_h(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(2),
	datab => data_h(2),
	datad => VCC,
	cin => \LessThan3~3_cout\,
	cout => \LessThan3~5_cout\);

-- Location: LCCOMB_X15_Y8_N24
\LessThan3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~7_cout\ = CARRY((data_time_nightin(3) & (data_h(3) & !\LessThan3~5_cout\)) # (!data_time_nightin(3) & ((data_h(3)) # (!\LessThan3~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(3),
	datab => data_h(3),
	datad => VCC,
	cin => \LessThan3~5_cout\,
	cout => \LessThan3~7_cout\);

-- Location: LCCOMB_X15_Y8_N26
\LessThan3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~9_cout\ = CARRY((data_h(4) & (!data_time_nightin(4) & !\LessThan3~7_cout\)) # (!data_h(4) & ((!\LessThan3~7_cout\) # (!data_time_nightin(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(4),
	datab => data_time_nightin(4),
	datad => VCC,
	cin => \LessThan3~7_cout\,
	cout => \LessThan3~9_cout\);

-- Location: LCCOMB_X15_Y8_N28
\LessThan3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~11_cout\ = CARRY((data_h(5) & ((!\LessThan3~9_cout\) # (!data_time_nightin(5)))) # (!data_h(5) & (!data_time_nightin(5) & !\LessThan3~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h(5),
	datab => data_time_nightin(5),
	datad => VCC,
	cin => \LessThan3~9_cout\,
	cout => \LessThan3~11_cout\);

-- Location: LCCOMB_X15_Y8_N30
\LessThan3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \LessThan3~12_combout\ = (data_time_nightin(6) & ((!data_h(6)) # (!\LessThan3~11_cout\))) # (!data_time_nightin(6) & (!\LessThan3~11_cout\ & !data_h(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(6),
	datad => data_h(6),
	cin => \LessThan3~11_cout\,
	combout => \LessThan3~12_combout\);

-- Location: LCCOMB_X15_Y8_N0
night : cycloneii_lcell_comb
-- Equation(s):
-- \night~combout\ = (\LessThan4~12_combout\) # (!\LessThan3~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \LessThan4~12_combout\,
	datad => \LessThan3~12_combout\,
	combout => \night~combout\);

-- Location: LCCOMB_X14_Y9_N6
\data_time_count~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count~16_combout\ = (\night~combout\ & ((\key_flag~regout\) # ((!\Equal9~5_combout\) # (!\Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \key_flag~regout\,
	datab => \Equal9~0_combout\,
	datac => \Equal9~5_combout\,
	datad => \night~combout\,
	combout => \data_time_count~16_combout\);

-- Location: LCCOMB_X14_Y9_N10
\data_time_count~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count~35_combout\ = (!\data_time_count~16_combout\ & ((\night~combout\) # ((data_time_count(9)) # (!\LessThan2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \night~combout\,
	datab => \LessThan2~16_combout\,
	datac => data_time_count(9),
	datad => \data_time_count~16_combout\,
	combout => \data_time_count~35_combout\);

-- Location: LCFF_X14_Y9_N9
\data_time_count[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	sdata => \data_time_count[0]~14_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(0));

-- Location: LCCOMB_X15_Y9_N22
\Equal9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal9~1_combout\ = (\Add13~0_combout\ & (data_time_count(0) & (data_time_count(1) $ (!\Add13~2_combout\)))) # (!\Add13~0_combout\ & (!data_time_count(0) & (data_time_count(1) $ (!\Add13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add13~0_combout\,
	datab => data_time_count(1),
	datac => \Add13~2_combout\,
	datad => data_time_count(0),
	combout => \Equal9~1_combout\);

-- Location: LCCOMB_X15_Y9_N28
\Equal9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal9~4_combout\ = (data_time_count(7) & (\Add13~14_combout\ & (data_time_count(6) $ (!\Add13~12_combout\)))) # (!data_time_count(7) & (!\Add13~14_combout\ & (data_time_count(6) $ (!\Add13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(7),
	datab => data_time_count(6),
	datac => \Add13~14_combout\,
	datad => \Add13~12_combout\,
	combout => \Equal9~4_combout\);

-- Location: LCCOMB_X15_Y9_N26
\Equal9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal9~5_combout\ = (\Equal9~2_combout\ & (\Equal9~3_combout\ & (\Equal9~1_combout\ & \Equal9~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal9~2_combout\,
	datab => \Equal9~3_combout\,
	datac => \Equal9~1_combout\,
	datad => \Equal9~4_combout\,
	combout => \Equal9~5_combout\);

-- Location: LCCOMB_X14_Y9_N0
\key_flag~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \key_flag~0_combout\ = (\key_flag~regout\) # ((\night~combout\ & (\Equal9~0_combout\ & \Equal9~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \night~combout\,
	datab => \Equal9~0_combout\,
	datac => \key_flag~regout\,
	datad => \Equal9~5_combout\,
	combout => \key_flag~0_combout\);

-- Location: LCFF_X14_Y9_N1
key_flag : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \key_flag~0_combout\,
	aclr => \ALT_INV_key6~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \key_flag~regout\);

-- Location: LCCOMB_X14_Y9_N30
\process_3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \process_3~0_combout\ = (!\key6~combout\ & \key_flag~regout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \key6~combout\,
	datad => \key_flag~regout\,
	combout => \process_3~0_combout\);

-- Location: LCFF_X15_Y9_N5
\data_time_count[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_time_count[1]~17_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(1));

-- Location: LCCOMB_X15_Y9_N6
\data_time_count[2]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[2]~19_combout\ = (data_time_count(2) & (\data_time_count[1]~18\ $ (GND))) # (!data_time_count(2) & (!\data_time_count[1]~18\ & VCC))
-- \data_time_count[2]~20\ = CARRY((data_time_count(2) & !\data_time_count[1]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(2),
	datad => VCC,
	cin => \data_time_count[1]~18\,
	combout => \data_time_count[2]~19_combout\,
	cout => \data_time_count[2]~20\);

-- Location: LCCOMB_X15_Y9_N8
\data_time_count[3]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[3]~21_combout\ = (data_time_count(3) & (!\data_time_count[2]~20\)) # (!data_time_count(3) & ((\data_time_count[2]~20\) # (GND)))
-- \data_time_count[3]~22\ = CARRY((!\data_time_count[2]~20\) # (!data_time_count(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(3),
	datad => VCC,
	cin => \data_time_count[2]~20\,
	combout => \data_time_count[3]~21_combout\,
	cout => \data_time_count[3]~22\);

-- Location: LCFF_X15_Y9_N9
\data_time_count[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_time_count[3]~21_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(3));

-- Location: LCCOMB_X15_Y9_N10
\data_time_count[4]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[4]~23_combout\ = (data_time_count(4) & (\data_time_count[3]~22\ $ (GND))) # (!data_time_count(4) & (!\data_time_count[3]~22\ & VCC))
-- \data_time_count[4]~24\ = CARRY((data_time_count(4) & !\data_time_count[3]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(4),
	datad => VCC,
	cin => \data_time_count[3]~22\,
	combout => \data_time_count[4]~23_combout\,
	cout => \data_time_count[4]~24\);

-- Location: LCFF_X15_Y9_N11
\data_time_count[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_time_count[4]~23_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(4));

-- Location: LCCOMB_X15_Y9_N12
\data_time_count[5]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[5]~25_combout\ = (data_time_count(5) & (!\data_time_count[4]~24\)) # (!data_time_count(5) & ((\data_time_count[4]~24\) # (GND)))
-- \data_time_count[5]~26\ = CARRY((!\data_time_count[4]~24\) # (!data_time_count(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(5),
	datad => VCC,
	cin => \data_time_count[4]~24\,
	combout => \data_time_count[5]~25_combout\,
	cout => \data_time_count[5]~26\);

-- Location: LCCOMB_X15_Y9_N16
\data_time_count[7]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[7]~29_combout\ = (data_time_count(7) & (!\data_time_count[6]~28\)) # (!data_time_count(7) & ((\data_time_count[6]~28\) # (GND)))
-- \data_time_count[7]~30\ = CARRY((!\data_time_count[6]~28\) # (!data_time_count(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(7),
	datad => VCC,
	cin => \data_time_count[6]~28\,
	combout => \data_time_count[7]~29_combout\,
	cout => \data_time_count[7]~30\);

-- Location: LCCOMB_X15_Y9_N18
\data_time_count[8]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[8]~31_combout\ = (data_time_count(8) & (\data_time_count[7]~30\ $ (GND))) # (!data_time_count(8) & (!\data_time_count[7]~30\ & VCC))
-- \data_time_count[8]~32\ = CARRY((data_time_count(8) & !\data_time_count[7]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(8),
	datad => VCC,
	cin => \data_time_count[7]~30\,
	combout => \data_time_count[8]~31_combout\,
	cout => \data_time_count[8]~32\);

-- Location: LCFF_X14_Y9_N5
\data_time_count[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	sdata => \data_time_count[8]~31_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(8));

-- Location: LCCOMB_X15_Y9_N20
\data_time_count[9]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_count[9]~33_combout\ = \data_time_count[8]~32\ $ (data_time_count(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => data_time_count(9),
	cin => \data_time_count[8]~32\,
	combout => \data_time_count[9]~33_combout\);

-- Location: LCFF_X14_Y9_N11
\data_time_count[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	sdata => \data_time_count[9]~33_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(9));

-- Location: LCCOMB_X13_Y9_N0
\data_mode_led~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led~7_combout\ = (!data_time_count(9) & \LessThan2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_count(9),
	datad => \LessThan2~16_combout\,
	combout => \data_mode_led~7_combout\);

-- Location: LCCOMB_X13_Y9_N14
\data_mode_led~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led~6_combout\ = (!\key_flag~regout\ & ((!\Equal9~5_combout\) # (!\Equal9~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal9~0_combout\,
	datab => \key_flag~regout\,
	datad => \Equal9~5_combout\,
	combout => \data_mode_led~6_combout\);

-- Location: LCCOMB_X14_Y10_N30
\Add12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add12~14_combout\ = \Add12~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add12~13\,
	combout => \Add12~14_combout\);

-- Location: LCCOMB_X15_Y9_N0
\Equal8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal8~3_combout\ = (data_time_count(7) & (\Add12~14_combout\ & (data_time_count(6) $ (!\Add12~12_combout\)))) # (!data_time_count(7) & (!\Add12~14_combout\ & (data_time_count(6) $ (!\Add12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(7),
	datab => data_time_count(6),
	datac => \Add12~12_combout\,
	datad => \Add12~14_combout\,
	combout => \Equal8~3_combout\);

-- Location: LCCOMB_X14_Y9_N8
\Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal8~0_combout\ = (\Add12~0_combout\ & (data_time_count(0) & (\Add12~2_combout\ $ (!data_time_count(1))))) # (!\Add12~0_combout\ & (!data_time_count(0) & (\Add12~2_combout\ $ (!data_time_count(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add12~0_combout\,
	datab => \Add12~2_combout\,
	datac => data_time_count(0),
	datad => data_time_count(1),
	combout => \Equal8~0_combout\);

-- Location: LCFF_X15_Y9_N7
\data_time_count[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_time_count[2]~19_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(2));

-- Location: LCCOMB_X13_Y9_N10
\Equal8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal8~1_combout\ = (data_time_count(3) & (\Add12~6_combout\ & (\Add12~4_combout\ $ (!data_time_count(2))))) # (!data_time_count(3) & (!\Add12~6_combout\ & (\Add12~4_combout\ $ (!data_time_count(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(3),
	datab => \Add12~4_combout\,
	datac => \Add12~6_combout\,
	datad => data_time_count(2),
	combout => \Equal8~1_combout\);

-- Location: LCCOMB_X13_Y9_N4
\Equal8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal8~4_combout\ = (\Equal8~2_combout\ & (\Equal8~3_combout\ & (\Equal8~0_combout\ & \Equal8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~2_combout\,
	datab => \Equal8~3_combout\,
	datac => \Equal8~0_combout\,
	datad => \Equal8~1_combout\,
	combout => \Equal8~4_combout\);

-- Location: LCFF_X15_Y9_N17
\data_time_count[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_time_count[7]~29_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(7));

-- Location: LCCOMB_X12_Y9_N28
\data_mode_led[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led[0]~2_combout\ = (data_time_count(7)) # (data_time_cp(6) $ (data_time_count(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(6),
	datac => data_time_count(7),
	datad => data_time_count(6),
	combout => \data_mode_led[0]~2_combout\);

-- Location: LCCOMB_X14_Y10_N12
\data_time_cp[3]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[3]~11_combout\ = !\Add3~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~6_combout\,
	combout => \data_time_cp[3]~11_combout\);

-- Location: LCFF_X14_Y10_N13
\data_time_cp[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_cp[3]~11_combout\,
	ena => \data_time_cp[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_cp(3));

-- Location: LCCOMB_X13_Y9_N24
\Equal7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal7~1_combout\ = (data_time_count(3) & (!data_time_cp(3) & (data_time_cp(2) $ (data_time_count(2))))) # (!data_time_count(3) & (data_time_cp(3) & (data_time_cp(2) $ (data_time_count(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(3),
	datab => data_time_cp(3),
	datac => data_time_cp(2),
	datad => data_time_count(2),
	combout => \Equal7~1_combout\);

-- Location: LCCOMB_X13_Y9_N26
\Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal7~0_combout\ = (data_time_cp(0) & (data_time_count(0) & (data_time_count(1) $ (data_time_cp(1))))) # (!data_time_cp(0) & (!data_time_count(0) & (data_time_count(1) $ (data_time_cp(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(0),
	datab => data_time_count(1),
	datac => data_time_cp(1),
	datad => data_time_count(0),
	combout => \Equal7~0_combout\);

-- Location: LCCOMB_X13_Y9_N28
\data_mode_led[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led[0]~3_combout\ = (\Equal7~2_combout\ & (!\data_mode_led[0]~2_combout\ & (\Equal7~1_combout\ & \Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal7~2_combout\,
	datab => \data_mode_led[0]~2_combout\,
	datac => \Equal7~1_combout\,
	datad => \Equal7~0_combout\,
	combout => \data_mode_led[0]~3_combout\);

-- Location: LCCOMB_X13_Y9_N18
\data_mode_led[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led[0]~4_combout\ = (data_time_count(8)) # ((data_time_count(9)) # ((!\Equal8~4_combout\ & !\data_mode_led[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(8),
	datab => data_time_count(9),
	datac => \Equal8~4_combout\,
	datad => \data_mode_led[0]~3_combout\,
	combout => \data_mode_led[0]~4_combout\);

-- Location: LCCOMB_X13_Y9_N12
\data_mode_led[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led[0]~5_combout\ = (!\night~combout\ & ((data_time_count(9)) # ((!\data_mode_led[0]~4_combout\) # (!\LessThan2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(9),
	datab => \LessThan2~16_combout\,
	datac => \night~combout\,
	datad => \data_mode_led[0]~4_combout\,
	combout => \data_mode_led[0]~5_combout\);

-- Location: LCCOMB_X13_Y9_N20
\led_c~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_c~2_combout\ = (!\Equal8~5_combout\ & ((\data_mode_led[0]~5_combout\ & (\data_mode_led~7_combout\)) # (!\data_mode_led[0]~5_combout\ & ((\data_mode_led~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~5_combout\,
	datab => \data_mode_led~7_combout\,
	datac => \data_mode_led~6_combout\,
	datad => \data_mode_led[0]~5_combout\,
	combout => \led_c~2_combout\);

-- Location: LCCOMB_X13_Y9_N22
\data_mode_led[0]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led[0]~8_combout\ = ((\night~combout\ & (!\data_mode_led~6_combout\)) # (!\night~combout\ & ((!\data_mode_led~7_combout\)))) # (!\data_mode_led[0]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \night~combout\,
	datab => \data_mode_led[0]~4_combout\,
	datac => \data_mode_led~6_combout\,
	datad => \data_mode_led~7_combout\,
	combout => \data_mode_led[0]~8_combout\);

-- Location: LCFF_X13_Y9_N21
\led_c[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \led_c~2_combout\,
	ena => \data_mode_led[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => led_c(1));

-- Location: LCCOMB_X13_Y9_N30
\led_c~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_c~3_combout\ = (\data_mode_led[0]~5_combout\ & (!data_time_count(9) & (\LessThan2~16_combout\))) # (!\data_mode_led[0]~5_combout\ & (((\data_mode_led~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(9),
	datab => \LessThan2~16_combout\,
	datac => \data_mode_led~6_combout\,
	datad => \data_mode_led[0]~5_combout\,
	combout => \led_c~3_combout\);

-- Location: LCFF_X13_Y9_N31
\led_c[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \led_c~3_combout\,
	ena => \data_mode_led[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => led_c(0));

-- Location: LCCOMB_X12_Y5_N8
\Equal4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal4~0_combout\ = (led_c(1)) # (!led_c(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => led_c(1),
	datad => led_c(0),
	combout => \Equal4~0_combout\);

-- Location: LCCOMB_X12_Y5_N18
\Equal5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal5~0_combout\ = (!led_c(1) & !led_c(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => led_c(1),
	datad => led_c(0),
	combout => \Equal5~0_combout\);

-- Location: LCCOMB_X20_Y13_N16
\div|data_s~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~7_combout\ = (\div|Add2~36_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Add2~36_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~7_combout\);

-- Location: LCFF_X20_Y13_N17
\div|data_s[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(18));

-- Location: LCCOMB_X19_Y13_N0
\div|data_s~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~2_combout\ = (\div|Add2~0_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Add2~0_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~2_combout\);

-- Location: LCFF_X19_Y13_N1
\div|data_s[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(0));

-- Location: LCCOMB_X19_Y13_N8
\div|Add2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~2_combout\ = (\div|data_s\(1) & (!\div|Add2~1\)) # (!\div|data_s\(1) & ((\div|Add2~1\) # (GND)))
-- \div|Add2~3\ = CARRY((!\div|Add2~1\) # (!\div|data_s\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(1),
	datad => VCC,
	cin => \div|Add2~1\,
	combout => \div|Add2~2_combout\,
	cout => \div|Add2~3\);

-- Location: LCFF_X19_Y13_N9
\div|data_s[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(1));

-- Location: LCCOMB_X19_Y13_N14
\div|Add2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~8_combout\ = (\div|data_s\(4) & (\div|Add2~7\ $ (GND))) # (!\div|data_s\(4) & (!\div|Add2~7\ & VCC))
-- \div|Add2~9\ = CARRY((\div|data_s\(4) & !\div|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(4),
	datad => VCC,
	cin => \div|Add2~7\,
	combout => \div|Add2~8_combout\,
	cout => \div|Add2~9\);

-- Location: LCFF_X19_Y13_N15
\div|data_s[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(4));

-- Location: LCCOMB_X19_Y13_N16
\div|Add2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~10_combout\ = (\div|data_s\(5) & (!\div|Add2~9\)) # (!\div|data_s\(5) & ((\div|Add2~9\) # (GND)))
-- \div|Add2~11\ = CARRY((!\div|Add2~9\) # (!\div|data_s\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(5),
	datad => VCC,
	cin => \div|Add2~9\,
	combout => \div|Add2~10_combout\,
	cout => \div|Add2~11\);

-- Location: LCCOMB_X19_Y13_N4
\div|data_s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~0_combout\ = (\div|Add2~10_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Add2~10_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~0_combout\);

-- Location: LCFF_X19_Y13_N5
\div|data_s[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(5));

-- Location: LCCOMB_X19_Y13_N18
\div|Add2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~12_combout\ = (\div|data_s\(6) & (\div|Add2~11\ $ (GND))) # (!\div|data_s\(6) & (!\div|Add2~11\ & VCC))
-- \div|Add2~13\ = CARRY((\div|data_s\(6) & !\div|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(6),
	datad => VCC,
	cin => \div|Add2~11\,
	combout => \div|Add2~12_combout\,
	cout => \div|Add2~13\);

-- Location: LCFF_X19_Y13_N19
\div|data_s[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(6));

-- Location: LCCOMB_X19_Y13_N20
\div|Add2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~14_combout\ = (\div|data_s\(7) & (!\div|Add2~13\)) # (!\div|data_s\(7) & ((\div|Add2~13\) # (GND)))
-- \div|Add2~15\ = CARRY((!\div|Add2~13\) # (!\div|data_s\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(7),
	datad => VCC,
	cin => \div|Add2~13\,
	combout => \div|Add2~14_combout\,
	cout => \div|Add2~15\);

-- Location: LCCOMB_X19_Y13_N2
\div|data_s~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~1_combout\ = (\div|Add2~14_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Add2~14_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~1_combout\);

-- Location: LCFF_X19_Y13_N3
\div|data_s[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(7));

-- Location: LCCOMB_X19_Y13_N22
\div|Add2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~16_combout\ = (\div|data_s\(8) & (\div|Add2~15\ $ (GND))) # (!\div|data_s\(8) & (!\div|Add2~15\ & VCC))
-- \div|Add2~17\ = CARRY((\div|data_s\(8) & !\div|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(8),
	datad => VCC,
	cin => \div|Add2~15\,
	combout => \div|Add2~16_combout\,
	cout => \div|Add2~17\);

-- Location: LCCOMB_X20_Y13_N24
\div|data_s~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~3_combout\ = (\div|Add2~16_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Add2~16_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~3_combout\);

-- Location: LCFF_X20_Y13_N25
\div|data_s[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(8));

-- Location: LCCOMB_X19_Y13_N24
\div|Add2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~18_combout\ = (\div|data_s\(9) & (!\div|Add2~17\)) # (!\div|data_s\(9) & ((\div|Add2~17\) # (GND)))
-- \div|Add2~19\ = CARRY((!\div|Add2~17\) # (!\div|data_s\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(9),
	datad => VCC,
	cin => \div|Add2~17\,
	combout => \div|Add2~18_combout\,
	cout => \div|Add2~19\);

-- Location: LCCOMB_X19_Y13_N26
\div|Add2~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~20_combout\ = (\div|data_s\(10) & (\div|Add2~19\ $ (GND))) # (!\div|data_s\(10) & (!\div|Add2~19\ & VCC))
-- \div|Add2~21\ = CARRY((\div|data_s\(10) & !\div|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(10),
	datad => VCC,
	cin => \div|Add2~19\,
	combout => \div|Add2~20_combout\,
	cout => \div|Add2~21\);

-- Location: LCCOMB_X20_Y13_N14
\div|data_s~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~4_combout\ = (\div|Add2~20_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Add2~20_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~4_combout\);

-- Location: LCFF_X20_Y13_N15
\div|data_s[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(10));

-- Location: LCCOMB_X19_Y13_N28
\div|Add2~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~22_combout\ = (\div|data_s\(11) & (!\div|Add2~21\)) # (!\div|data_s\(11) & ((\div|Add2~21\) # (GND)))
-- \div|Add2~23\ = CARRY((!\div|Add2~21\) # (!\div|data_s\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(11),
	datad => VCC,
	cin => \div|Add2~21\,
	combout => \div|Add2~22_combout\,
	cout => \div|Add2~23\);

-- Location: LCFF_X19_Y13_N29
\div|data_s[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(11));

-- Location: LCCOMB_X19_Y13_N30
\div|Add2~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~24_combout\ = (\div|data_s\(12) & (\div|Add2~23\ $ (GND))) # (!\div|data_s\(12) & (!\div|Add2~23\ & VCC))
-- \div|Add2~25\ = CARRY((\div|data_s\(12) & !\div|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(12),
	datad => VCC,
	cin => \div|Add2~23\,
	combout => \div|Add2~24_combout\,
	cout => \div|Add2~25\);

-- Location: LCFF_X19_Y13_N31
\div|data_s[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(12));

-- Location: LCCOMB_X19_Y12_N0
\div|Add2~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~26_combout\ = (\div|data_s\(13) & (!\div|Add2~25\)) # (!\div|data_s\(13) & ((\div|Add2~25\) # (GND)))
-- \div|Add2~27\ = CARRY((!\div|Add2~25\) # (!\div|data_s\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(13),
	datad => VCC,
	cin => \div|Add2~25\,
	combout => \div|Add2~26_combout\,
	cout => \div|Add2~27\);

-- Location: LCCOMB_X20_Y13_N20
\div|data_s~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~5_combout\ = (\div|Add2~26_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Add2~26_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~5_combout\);

-- Location: LCFF_X20_Y13_N21
\div|data_s[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(13));

-- Location: LCCOMB_X19_Y12_N2
\div|Add2~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~28_combout\ = (\div|data_s\(14) & (\div|Add2~27\ $ (GND))) # (!\div|data_s\(14) & (!\div|Add2~27\ & VCC))
-- \div|Add2~29\ = CARRY((\div|data_s\(14) & !\div|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(14),
	datad => VCC,
	cin => \div|Add2~27\,
	combout => \div|Add2~28_combout\,
	cout => \div|Add2~29\);

-- Location: LCFF_X19_Y12_N3
\div|data_s[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(14));

-- Location: LCCOMB_X19_Y12_N4
\div|Add2~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~30_combout\ = (\div|data_s\(15) & (!\div|Add2~29\)) # (!\div|data_s\(15) & ((\div|Add2~29\) # (GND)))
-- \div|Add2~31\ = CARRY((!\div|Add2~29\) # (!\div|data_s\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(15),
	datad => VCC,
	cin => \div|Add2~29\,
	combout => \div|Add2~30_combout\,
	cout => \div|Add2~31\);

-- Location: LCFF_X19_Y12_N5
\div|data_s[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(15));

-- Location: LCCOMB_X19_Y12_N8
\div|Add2~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~34_combout\ = (\div|data_s\(17) & (!\div|Add2~33\)) # (!\div|data_s\(17) & ((\div|Add2~33\) # (GND)))
-- \div|Add2~35\ = CARRY((!\div|Add2~33\) # (!\div|data_s\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(17),
	datad => VCC,
	cin => \div|Add2~33\,
	combout => \div|Add2~34_combout\,
	cout => \div|Add2~35\);

-- Location: LCCOMB_X20_Y13_N8
\div|data_s~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~6_combout\ = (\div|Add2~34_combout\ & !\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Add2~34_combout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|data_s~6_combout\);

-- Location: LCFF_X20_Y13_N9
\div|data_s[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(17));

-- Location: LCCOMB_X19_Y12_N14
\div|Add2~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~40_combout\ = (\div|data_s\(20) & (\div|Add2~39\ $ (GND))) # (!\div|data_s\(20) & (!\div|Add2~39\ & VCC))
-- \div|Add2~41\ = CARRY((\div|data_s\(20) & !\div|Add2~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(20),
	datad => VCC,
	cin => \div|Add2~39\,
	combout => \div|Add2~40_combout\,
	cout => \div|Add2~41\);

-- Location: LCFF_X19_Y12_N15
\div|data_s[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(20));

-- Location: LCCOMB_X19_Y12_N16
\div|Add2~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~42_combout\ = (\div|data_s\(21) & (!\div|Add2~41\)) # (!\div|data_s\(21) & ((\div|Add2~41\) # (GND)))
-- \div|Add2~43\ = CARRY((!\div|Add2~41\) # (!\div|data_s\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(21),
	datad => VCC,
	cin => \div|Add2~41\,
	combout => \div|Add2~42_combout\,
	cout => \div|Add2~43\);

-- Location: LCCOMB_X20_Y13_N6
\div|data_s~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|data_s~8_combout\ = (!\div|Equal2~8_combout\ & \div|Add2~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|Equal2~8_combout\,
	datad => \div|Add2~42_combout\,
	combout => \div|data_s~8_combout\);

-- Location: LCFF_X20_Y13_N7
\div|data_s[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|data_s~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(21));

-- Location: LCCOMB_X19_Y12_N18
\div|Add2~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~44_combout\ = (\div|data_s\(22) & (\div|Add2~43\ $ (GND))) # (!\div|data_s\(22) & (!\div|Add2~43\ & VCC))
-- \div|Add2~45\ = CARRY((\div|data_s\(22) & !\div|Add2~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(22),
	datad => VCC,
	cin => \div|Add2~43\,
	combout => \div|Add2~44_combout\,
	cout => \div|Add2~45\);

-- Location: LCFF_X19_Y12_N19
\div|data_s[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(22));

-- Location: LCCOMB_X19_Y12_N20
\div|Add2~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~46_combout\ = (\div|data_s\(23) & (!\div|Add2~45\)) # (!\div|data_s\(23) & ((\div|Add2~45\) # (GND)))
-- \div|Add2~47\ = CARRY((!\div|Add2~45\) # (!\div|data_s\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(23),
	datad => VCC,
	cin => \div|Add2~45\,
	combout => \div|Add2~46_combout\,
	cout => \div|Add2~47\);

-- Location: LCFF_X19_Y12_N21
\div|data_s[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(23));

-- Location: LCCOMB_X20_Y13_N18
\div|Equal2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~6_combout\ = (\div|data_s\(21) & (!\div|data_s\(22) & (!\div|data_s\(20) & !\div|data_s\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(21),
	datab => \div|data_s\(22),
	datac => \div|data_s\(20),
	datad => \div|data_s\(23),
	combout => \div|Equal2~6_combout\);

-- Location: LCCOMB_X19_Y12_N22
\div|Add2~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~48_combout\ = (\div|data_s\(24) & (\div|Add2~47\ $ (GND))) # (!\div|data_s\(24) & (!\div|Add2~47\ & VCC))
-- \div|Add2~49\ = CARRY((\div|data_s\(24) & !\div|Add2~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(24),
	datad => VCC,
	cin => \div|Add2~47\,
	combout => \div|Add2~48_combout\,
	cout => \div|Add2~49\);

-- Location: LCFF_X19_Y12_N23
\div|data_s[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(24));

-- Location: LCCOMB_X19_Y12_N24
\div|Add2~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~50_combout\ = (\div|data_s\(25) & (!\div|Add2~49\)) # (!\div|data_s\(25) & ((\div|Add2~49\) # (GND)))
-- \div|Add2~51\ = CARRY((!\div|Add2~49\) # (!\div|data_s\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(25),
	datad => VCC,
	cin => \div|Add2~49\,
	combout => \div|Add2~50_combout\,
	cout => \div|Add2~51\);

-- Location: LCFF_X19_Y12_N25
\div|data_s[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(25));

-- Location: LCCOMB_X19_Y12_N26
\div|Add2~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Add2~52_combout\ = \div|Add2~51\ $ (!\div|data_s\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \div|data_s\(26),
	cin => \div|Add2~51\,
	combout => \div|Add2~52_combout\);

-- Location: LCFF_X19_Y12_N27
\div|data_s[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~52_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(26));

-- Location: LCCOMB_X19_Y12_N28
\div|Equal2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~7_combout\ = (!\div|data_s\(24) & (!\div|data_s\(25) & !\div|data_s\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \div|data_s\(24),
	datac => \div|data_s\(25),
	datad => \div|data_s\(26),
	combout => \div|Equal2~7_combout\);

-- Location: LCFF_X19_Y13_N25
\div|data_s[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Add2~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|data_s\(9));

-- Location: LCCOMB_X20_Y13_N0
\div|Equal2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~2_combout\ = (\div|data_s\(8) & (!\div|data_s\(9) & (\div|data_s\(10) & !\div|data_s\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(8),
	datab => \div|data_s\(9),
	datac => \div|data_s\(10),
	datad => \div|data_s\(11),
	combout => \div|Equal2~2_combout\);

-- Location: LCCOMB_X20_Y13_N4
\div|Equal2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~1_combout\ = (!\div|data_s\(1) & (\div|data_s\(7) & (!\div|data_s\(0) & !\div|data_s\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(1),
	datab => \div|data_s\(7),
	datac => \div|data_s\(0),
	datad => \div|data_s\(6),
	combout => \div|Equal2~1_combout\);

-- Location: LCCOMB_X20_Y13_N26
\div|Equal2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~3_combout\ = (\div|data_s\(13) & (!\div|data_s\(14) & (!\div|data_s\(12) & !\div|data_s\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|data_s\(13),
	datab => \div|data_s\(14),
	datac => \div|data_s\(12),
	datad => \div|data_s\(15),
	combout => \div|Equal2~3_combout\);

-- Location: LCCOMB_X20_Y13_N2
\div|Equal2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~4_combout\ = (\div|Equal2~0_combout\ & (\div|Equal2~2_combout\ & (\div|Equal2~1_combout\ & \div|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Equal2~0_combout\,
	datab => \div|Equal2~2_combout\,
	datac => \div|Equal2~1_combout\,
	datad => \div|Equal2~3_combout\,
	combout => \div|Equal2~4_combout\);

-- Location: LCCOMB_X20_Y13_N30
\div|Equal2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Equal2~8_combout\ = (\div|Equal2~5_combout\ & (\div|Equal2~6_combout\ & (\div|Equal2~7_combout\ & \div|Equal2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \div|Equal2~5_combout\,
	datab => \div|Equal2~6_combout\,
	datac => \div|Equal2~7_combout\,
	datad => \div|Equal2~4_combout\,
	combout => \div|Equal2~8_combout\);

-- Location: LCCOMB_X20_Y13_N28
\div|Q_s~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \div|Q_s~0_combout\ = \div|Q_s~regout\ $ (\div|Equal2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \div|Q_s~regout\,
	datad => \div|Equal2~8_combout\,
	combout => \div|Q_s~0_combout\);

-- Location: LCFF_X20_Y13_N29
\div|Q_s\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \div|Q_s~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \div|Q_s~regout\);

-- Location: CLKCTRL_G7
\div|Q_s~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \div|Q_s~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \div|Q_s~clkctrl_outclk\);

-- Location: LCCOMB_X12_Y9_N30
\Equal8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal8~5_combout\ = (!data_time_count(9) & (!data_time_count(8) & \Equal8~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(9),
	datac => data_time_count(8),
	datad => \Equal8~4_combout\,
	combout => \Equal8~5_combout\);

-- Location: LCCOMB_X13_Y9_N16
\led_p~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \led_p~0_combout\ = (\Equal8~5_combout\ & ((\night~combout\ & (\data_mode_led~6_combout\)) # (!\night~combout\ & ((\data_mode_led~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \night~combout\,
	datab => \data_mode_led~6_combout\,
	datac => \Equal8~5_combout\,
	datad => \data_mode_led~7_combout\,
	combout => \led_p~0_combout\);

-- Location: LCFF_X13_Y9_N17
\led_p[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \led_p~0_combout\,
	ena => \data_mode_led[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => led_p(0));

-- Location: LCFF_X15_Y9_N13
\data_time_count[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_time_count[5]~25_combout\,
	aclr => \process_3~0_combout\,
	sclr => \data_time_count~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_count(5));

-- Location: LCCOMB_X12_Y9_N0
\Add18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~0_combout\ = (data_time_count(0) & (data_time_cp(0) $ (VCC))) # (!data_time_count(0) & ((data_time_cp(0)) # (GND)))
-- \Add18~1\ = CARRY((data_time_cp(0)) # (!data_time_count(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(0),
	datab => data_time_cp(0),
	datad => VCC,
	combout => \Add18~0_combout\,
	cout => \Add18~1\);

-- Location: LCCOMB_X12_Y9_N2
\Add18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~2_combout\ = (data_time_cp(1) & ((data_time_count(1) & ((\Add18~1\) # (GND))) # (!data_time_count(1) & (!\Add18~1\)))) # (!data_time_cp(1) & ((data_time_count(1) & (!\Add18~1\)) # (!data_time_count(1) & (\Add18~1\ & VCC))))
-- \Add18~3\ = CARRY((data_time_cp(1) & ((data_time_count(1)) # (!\Add18~1\))) # (!data_time_cp(1) & (data_time_count(1) & !\Add18~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(1),
	datab => data_time_count(1),
	datad => VCC,
	cin => \Add18~1\,
	combout => \Add18~2_combout\,
	cout => \Add18~3\);

-- Location: LCCOMB_X12_Y9_N4
\Add18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~4_combout\ = ((data_time_count(2) $ (data_time_cp(2) $ (!\Add18~3\)))) # (GND)
-- \Add18~5\ = CARRY((data_time_count(2) & (!data_time_cp(2) & !\Add18~3\)) # (!data_time_count(2) & ((!\Add18~3\) # (!data_time_cp(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(2),
	datab => data_time_cp(2),
	datad => VCC,
	cin => \Add18~3\,
	combout => \Add18~4_combout\,
	cout => \Add18~5\);

-- Location: LCCOMB_X12_Y9_N6
\Add18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~6_combout\ = (data_time_count(3) & ((data_time_cp(3) & ((\Add18~5\) # (GND))) # (!data_time_cp(3) & (!\Add18~5\)))) # (!data_time_count(3) & ((data_time_cp(3) & (!\Add18~5\)) # (!data_time_cp(3) & (\Add18~5\ & VCC))))
-- \Add18~7\ = CARRY((data_time_count(3) & ((data_time_cp(3)) # (!\Add18~5\))) # (!data_time_count(3) & (data_time_cp(3) & !\Add18~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(3),
	datab => data_time_cp(3),
	datad => VCC,
	cin => \Add18~5\,
	combout => \Add18~6_combout\,
	cout => \Add18~7\);

-- Location: LCCOMB_X12_Y9_N8
\Add18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~8_combout\ = ((data_time_cp(4) $ (data_time_count(4) $ (!\Add18~7\)))) # (GND)
-- \Add18~9\ = CARRY((data_time_cp(4) & (!data_time_count(4) & !\Add18~7\)) # (!data_time_cp(4) & ((!\Add18~7\) # (!data_time_count(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(4),
	datab => data_time_count(4),
	datad => VCC,
	cin => \Add18~7\,
	combout => \Add18~8_combout\,
	cout => \Add18~9\);

-- Location: LCCOMB_X12_Y9_N10
\Add18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~10_combout\ = (data_time_cp(5) & ((data_time_count(5) & (!\Add18~9\)) # (!data_time_count(5) & (\Add18~9\ & VCC)))) # (!data_time_cp(5) & ((data_time_count(5) & ((\Add18~9\) # (GND))) # (!data_time_count(5) & (!\Add18~9\))))
-- \Add18~11\ = CARRY((data_time_cp(5) & (data_time_count(5) & !\Add18~9\)) # (!data_time_cp(5) & ((data_time_count(5)) # (!\Add18~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(5),
	datab => data_time_count(5),
	datad => VCC,
	cin => \Add18~9\,
	combout => \Add18~10_combout\,
	cout => \Add18~11\);

-- Location: LCCOMB_X12_Y9_N12
\Add18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~12_combout\ = ((data_time_cp(6) $ (data_time_count(6) $ (\Add18~11\)))) # (GND)
-- \Add18~13\ = CARRY((data_time_cp(6) & ((!\Add18~11\) # (!data_time_count(6)))) # (!data_time_cp(6) & (!data_time_count(6) & !\Add18~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(6),
	datab => data_time_count(6),
	datad => VCC,
	cin => \Add18~11\,
	combout => \Add18~12_combout\,
	cout => \Add18~13\);

-- Location: LCCOMB_X12_Y9_N14
\Add18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~14_combout\ = (data_time_count(7) & ((\Add18~13\) # (GND))) # (!data_time_count(7) & (!\Add18~13\))
-- \Add18~15\ = CARRY((data_time_count(7)) # (!\Add18~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(7),
	datad => VCC,
	cin => \Add18~13\,
	combout => \Add18~14_combout\,
	cout => \Add18~15\);

-- Location: LCCOMB_X12_Y9_N16
\Add18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~16_combout\ = (data_time_count(8) & (!\Add18~15\ & VCC)) # (!data_time_count(8) & (\Add18~15\ $ (GND)))
-- \Add18~17\ = CARRY((!data_time_count(8) & !\Add18~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(8),
	datad => VCC,
	cin => \Add18~15\,
	combout => \Add18~16_combout\,
	cout => \Add18~17\);

-- Location: LCCOMB_X12_Y9_N18
\Add18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~18_combout\ = (data_time_count(9) & ((\Add18~17\) # (GND))) # (!data_time_count(9) & (!\Add18~17\))
-- \Add18~19\ = CARRY((data_time_count(9)) # (!\Add18~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_count(9),
	datad => VCC,
	cin => \Add18~17\,
	combout => \Add18~18_combout\,
	cout => \Add18~19\);

-- Location: LCCOMB_X12_Y9_N20
\Add18~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add18~20_combout\ = !\Add18~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add18~19\,
	combout => \Add18~20_combout\);

-- Location: LCCOMB_X9_Y10_N22
\Div0|auto_generated|divider|my_abs_num|cs2a[9]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & (\Add18~20_combout\ $ (!\Add18~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datab => \Add18~20_combout\,
	datad => \Add18~18_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\);

-- Location: LCCOMB_X14_Y7_N14
\Div0|auto_generated|divider|my_abs_num|cs2a[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\Add18~20_combout\ & (\Add18~8_combout\ & \Add18~6_combout\)) # (!\Add18~20_combout\ & (!\Add18~8_combout\ & 
-- !\Add18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datab => \Add18~20_combout\,
	datac => \Add18~8_combout\,
	datad => \Add18~6_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\);

-- Location: LCCOMB_X10_Y8_N12
\Div0|auto_generated|divider|my_abs_num|cs2a[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\Add18~10_combout\ & (\Add18~20_combout\ & \Add18~12_combout\)) # (!\Add18~10_combout\ & (!\Add18~20_combout\ & 
-- !\Add18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~10_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \Add18~12_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\);

-- Location: LCCOMB_X10_Y10_N30
\Div0|auto_generated|divider|my_abs_num|cs2a[8]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\ = \Add18~16_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & ((!\Add18~14_combout\))) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & 
-- (\Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Add18~16_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datad => \Add18~14_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\);

-- Location: LCCOMB_X9_Y10_N0
\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\ $ (GND)
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(!\Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X9_Y10_N8
\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X9_Y10_N18
\Div0|auto_generated|divider|divider|StageOut[26]~108\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ $ (\Add18~20_combout\ $ (!\Add18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Add18~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\);

-- Location: LCCOMB_X9_Y10_N16
\Div0|auto_generated|divider|divider|StageOut[27]~107\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ = (\Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Add18~20_combout\ $ (!\Add18~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~3_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Add18~18_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\);

-- Location: LCCOMB_X9_Y10_N28
\Div0|auto_generated|divider|divider|StageOut[25]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[25]~61_combout\ = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !\Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[25]~61_combout\);

-- Location: LCCOMB_X10_Y10_N22
\Div0|auto_generated|divider|divider|StageOut[24]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[24]~64_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ $ (\Add18~20_combout\ $ (!\Add18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => \Add18~20_combout\,
	datad => \Add18~14_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[24]~64_combout\);

-- Location: LCCOMB_X10_Y10_N6
\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[24]~63_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~64_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[24]~63_combout\) # (\Div0|auto_generated|divider|divider|StageOut[24]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[24]~63_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[24]~64_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X10_Y10_N8
\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[25]~62_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[25]~61_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~62_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[25]~61_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[25]~62_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[25]~61_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[25]~62_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[25]~61_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X10_Y10_N10
\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[26]~60_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~108_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[26]~60_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~108_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~60_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[26]~108_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[26]~60_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X10_Y10_N12
\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[27]~59_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[27]~107_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~59_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[27]~107_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[27]~59_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[27]~107_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[27]~59_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[27]~107_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X10_Y10_N14
\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[28]~58_combout\) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[28]~58_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X10_Y10_N16
\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X10_Y10_N0
\Div0|auto_generated|divider|divider|StageOut[33]~110\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[33]~110_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[26]~108_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[26]~108_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[33]~110_combout\);

-- Location: LCCOMB_X10_Y10_N18
\Div0|auto_generated|divider|divider|StageOut[40]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[33]~110_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[33]~110_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\);

-- Location: LCCOMB_X10_Y9_N4
\Div0|auto_generated|divider|divider|StageOut[34]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[34]~65_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[34]~65_combout\);

-- Location: LCCOMB_X9_Y10_N12
\Div0|auto_generated|divider|divider|StageOut[32]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[32]~124_combout\ = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((!\Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[8]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[32]~124_combout\);

-- Location: LCCOMB_X10_Y9_N8
\Div0|auto_generated|divider|divider|StageOut[31]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[31]~69_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[31]~69_combout\);

-- Location: LCCOMB_X10_Y8_N22
\Div0|auto_generated|divider|my_abs_num|cs2a[6]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\ = \Add18~12_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & (!\Add18~10_combout\)) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & 
-- ((\Add18~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001101011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~10_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \Add18~12_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\);

-- Location: LCCOMB_X10_Y9_N26
\Div0|auto_generated|divider|divider|StageOut[30]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[30]~70_combout\ = (!\Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\ & \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[30]~70_combout\);

-- Location: LCCOMB_X10_Y9_N14
\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[30]~71_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~70_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~71_combout\) # (\Div0|auto_generated|divider|divider|StageOut[30]~70_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[30]~71_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[30]~70_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X10_Y9_N16
\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[31]~69_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[31]~69_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~68_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[31]~69_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[31]~69_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X10_Y9_N22
\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[34]~109_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[34]~65_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[34]~109_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[34]~65_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X10_Y9_N24
\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X9_Y10_N26
\Div0|auto_generated|divider|divider|StageOut[39]~112\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[39]~112_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[32]~124_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[32]~124_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[39]~112_combout\);

-- Location: LCCOMB_X10_Y7_N30
\Div0|auto_generated|divider|divider|StageOut[38]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[38]~74_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[38]~74_combout\);

-- Location: LCCOMB_X10_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[37]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[37]~76_combout\ = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[37]~76_combout\);

-- Location: LCCOMB_X10_Y8_N18
\Div0|auto_generated|divider|divider|StageOut[36]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[36]~78_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add18~10_combout\ $ (\Add18~20_combout\ $ (!\Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~10_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[36]~78_combout\);

-- Location: LCCOMB_X10_Y7_N6
\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Div0|auto_generated|divider|divider|StageOut[36]~77_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~78_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[36]~77_combout\) # (\Div0|auto_generated|divider|divider|StageOut[36]~78_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[36]~77_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[36]~78_combout\,
	datad => VCC,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X10_Y7_N12
\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[39]~73_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[39]~112_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~73_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[39]~112_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[39]~73_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[39]~112_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[39]~73_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[39]~112_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X10_Y7_N14
\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[40]~72_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[40]~111_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[40]~72_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[40]~111_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X10_Y7_N16
\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X10_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[46]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[46]~79_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[46]~79_combout\);

-- Location: LCCOMB_X10_Y7_N28
\Div0|auto_generated|divider|divider|StageOut[45]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[45]~115_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[38]~113_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[38]~113_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[45]~115_combout\);

-- Location: LCCOMB_X10_Y7_N22
\Div0|auto_generated|divider|divider|StageOut[44]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[44]~125_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (!\Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\)) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[6]~7_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[44]~125_combout\);

-- Location: LCCOMB_X10_Y8_N28
\Div0|auto_generated|divider|divider|StageOut[43]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[43]~82_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Add18~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (!\Add18~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datad => \Add18~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[43]~82_combout\);

-- Location: LCCOMB_X14_Y7_N12
\Div0|auto_generated|divider|my_abs_num|cs2a[4]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\ = \Add18~8_combout\ $ (((\Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((!\Add18~6_combout\))) # (!\Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & 
-- (\Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datab => \Add18~20_combout\,
	datac => \Add18~8_combout\,
	datad => \Add18~6_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\);

-- Location: LCCOMB_X9_Y7_N30
\Div0|auto_generated|divider|divider|StageOut[42]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[42]~84_combout\ = (\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[42]~84_combout\);

-- Location: LCCOMB_X9_Y7_N8
\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[44]~81_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~125_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[44]~81_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~125_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[44]~81_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[44]~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[44]~81_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[44]~125_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X9_Y7_N10
\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[45]~80_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[45]~115_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~80_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[45]~115_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[45]~80_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[45]~115_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[45]~80_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[45]~115_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X9_Y7_N12
\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[46]~114_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[46]~79_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[46]~114_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[46]~79_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X9_Y7_N14
\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X9_Y7_N22
\Div0|auto_generated|divider|divider|StageOut[52]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[52]~86_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[52]~86_combout\);

-- Location: LCCOMB_X12_Y7_N8
\Div0|auto_generated|divider|divider|StageOut[51]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[51]~87_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[51]~87_combout\);

-- Location: LCCOMB_X9_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[50]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[50]~118_combout\ = (\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[43]~82_combout\) # 
-- ((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|divider|StageOut[43]~82_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[50]~118_combout\);

-- Location: LCCOMB_X12_Y7_N4
\Div0|auto_generated|divider|divider|StageOut[49]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[49]~89_combout\ = (!\Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\ & \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|my_abs_num|cs2a[4]~8_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[49]~89_combout\);

-- Location: LCCOMB_X14_Y7_N8
\Div0|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (!\Add18~2_combout\ & (!\Add18~20_combout\ & (!\Add18~0_combout\ & !\Add18~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~2_combout\,
	datab => \Add18~20_combout\,
	datac => \Add18~0_combout\,
	datad => \Add18~4_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X12_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[48]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[48]~92_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add18~20_combout\ $ (\Add18~6_combout\ $ (!\Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Add18~6_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[48]~92_combout\);

-- Location: LCCOMB_X12_Y7_N22
\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div0|auto_generated|divider|divider|StageOut[49]~90_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[49]~89_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~90_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[49]~89_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[49]~90_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[49]~89_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[49]~90_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[49]~89_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X12_Y7_N24
\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Div0|auto_generated|divider|divider|StageOut[50]~88_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~118_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Div0|auto_generated|divider|divider|StageOut[50]~88_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~118_combout\)))))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Div0|auto_generated|divider|divider|StageOut[50]~88_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[50]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[50]~88_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[50]~118_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X12_Y7_N26
\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[51]~117_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[51]~87_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~117_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[51]~87_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[51]~117_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[51]~87_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[51]~117_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[51]~87_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X12_Y7_N28
\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[52]~116_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[52]~86_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[52]~116_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[52]~86_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X12_Y7_N30
\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X12_Y7_N16
\Div0|auto_generated|divider|divider|StageOut[58]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[58]~93_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[58]~93_combout\);

-- Location: LCCOMB_X13_Y7_N8
\Div0|auto_generated|divider|divider|StageOut[57]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[57]~94_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[57]~94_combout\);

-- Location: LCCOMB_X13_Y7_N18
\Div0|auto_generated|divider|divider|StageOut[56]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[56]~95_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[56]~95_combout\);

-- Location: LCCOMB_X13_Y7_N4
\Div0|auto_generated|divider|divider|StageOut[55]~96\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[55]~96_combout\ = (\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Add18~20_combout\ $ (\Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (!\Add18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datad => \Add18~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[55]~96_combout\);

-- Location: LCCOMB_X14_Y7_N30
\Div0|auto_generated|divider|my_abs_num|cs2a[2]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\ = \Add18~4_combout\ $ (((\Add18~20_combout\) # ((!\Add18~2_combout\ & !\Add18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~2_combout\,
	datab => \Add18~20_combout\,
	datac => \Add18~0_combout\,
	datad => \Add18~4_combout\,
	combout => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\);

-- Location: LCCOMB_X13_Y7_N2
\Div0|auto_generated|divider|divider|StageOut[54]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[54]~99_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[54]~99_combout\);

-- Location: LCCOMB_X13_Y7_N26
\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Div0|auto_generated|divider|divider|StageOut[57]~120_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[57]~94_combout\)))) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~120_combout\ & 
-- (!\Div0|auto_generated|divider|divider|StageOut[57]~94_combout\)))
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[57]~120_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[57]~94_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[57]~120_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[57]~94_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X13_Y7_N28
\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[58]~119_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[58]~93_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[58]~119_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[58]~93_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X13_Y7_N30
\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X14_Y7_N0
\Div0|auto_generated|divider|divider|StageOut[64]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[64]~100_combout\ = (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[64]~100_combout\);

-- Location: LCCOMB_X13_Y7_N16
\Div0|auto_generated|divider|divider|StageOut[63]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[63]~122_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[56]~126_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[56]~126_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[63]~122_combout\);

-- Location: LCCOMB_X13_Y7_N6
\Div0|auto_generated|divider|divider|StageOut[62]~123\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[62]~123_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div0|auto_generated|divider|divider|StageOut[55]~96_combout\) # 
-- ((\Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ & !\Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[55]~96_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[62]~123_combout\);

-- Location: LCCOMB_X14_Y7_N2
\Div0|auto_generated|divider|divider|StageOut[61]~103\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[61]~103_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & !\Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Div0|auto_generated|divider|my_abs_num|cs2a[2]~9_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[61]~103_combout\);

-- Location: LCCOMB_X14_Y7_N4
\Div0|auto_generated|divider|divider|StageOut[60]~105\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|StageOut[60]~105_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Add18~2_combout\ $ (((\Add18~0_combout\ & !\Add18~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~0_combout\,
	datab => \Add18~20_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Add18~2_combout\,
	combout => \Div0|auto_generated|divider|divider|StageOut[60]~105_combout\);

-- Location: LCCOMB_X14_Y7_N18
\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[60]~106_combout\) # (\Div0|auto_generated|divider|divider|StageOut[60]~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[60]~106_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[60]~105_combout\,
	datad => VCC,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\);

-- Location: LCCOMB_X14_Y7_N20
\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[61]~104_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[61]~103_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[61]~104_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[61]~103_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\);

-- Location: LCCOMB_X14_Y7_N22
\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ = CARRY((!\Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ & ((\Div0|auto_generated|divider|divider|StageOut[62]~102_combout\) # 
-- (\Div0|auto_generated|divider|divider|StageOut[62]~123_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[62]~102_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[62]~123_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\);

-- Location: LCCOMB_X14_Y7_N24
\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div0|auto_generated|divider|divider|StageOut[63]~101_combout\ & (!\Div0|auto_generated|divider|divider|StageOut[63]~122_combout\ & 
-- !\Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[63]~101_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[63]~122_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X14_Y7_N26
\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Div0|auto_generated|divider|divider|StageOut[64]~121_combout\) # ((\Div0|auto_generated|divider|divider|StageOut[64]~100_combout\) # 
-- (!\Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|StageOut[64]~121_combout\,
	datab => \Div0|auto_generated|divider|divider|StageOut[64]~100_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	cout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X14_Y7_N28
\Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div0|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Div0|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X17_Y5_N4
\Div0|auto_generated|divider|op_1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|op_1~2_combout\ = (\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (!\Div0|auto_generated|divider|op_1~1\)) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & 
-- ((\Div0|auto_generated|divider|op_1~1\) # (GND)))
-- \Div0|auto_generated|divider|op_1~3\ = CARRY((!\Div0|auto_generated|divider|op_1~1\) # (!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => VCC,
	cin => \Div0|auto_generated|divider|op_1~1\,
	combout => \Div0|auto_generated|divider|op_1~2_combout\,
	cout => \Div0|auto_generated|divider|op_1~3\);

-- Location: LCCOMB_X17_Y5_N30
\Div0|auto_generated|divider|quotient[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[3]~3_combout\ = (\Add18~20_combout\ & (!\Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)) # (!\Add18~20_combout\ & ((\Div0|auto_generated|divider|op_1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div0|auto_generated|divider|op_1~6_combout\,
	combout => \Div0|auto_generated|divider|quotient[3]~3_combout\);

-- Location: LCCOMB_X15_Y7_N0
\tmp_seg7data~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~9_combout\ = \Add18~20_combout\ $ (\Add18~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add18~20_combout\,
	datad => \Add18~0_combout\,
	combout => \tmp_seg7data~9_combout\);

-- Location: LCCOMB_X15_Y7_N8
\Add16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~0_combout\ = (\Add18~20_combout\ & (!\tmp_seg7data~9_combout\ & VCC)) # (!\Add18~20_combout\ & (\tmp_seg7data~9_combout\ $ (GND)))
-- \Add16~1\ = CARRY((!\Add18~20_combout\ & !\tmp_seg7data~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \tmp_seg7data~9_combout\,
	datad => VCC,
	combout => \Add16~0_combout\,
	cout => \Add16~1\);

-- Location: LCCOMB_X15_Y7_N10
\Add16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~2_combout\ = (\Add16~1\ & (\Add18~2_combout\ $ ((\Add18~20_combout\)))) # (!\Add16~1\ & ((\Add18~2_combout\ $ (!\Add18~20_combout\)) # (GND)))
-- \Add16~3\ = CARRY((\Add18~2_combout\ $ (\Add18~20_combout\)) # (!\Add16~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~2_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~1\,
	combout => \Add16~2_combout\,
	cout => \Add16~3\);

-- Location: LCCOMB_X15_Y7_N12
\Add16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~4_combout\ = (\Add16~3\ & ((\Add18~4_combout\ $ (!\Add18~20_combout\)))) # (!\Add16~3\ & (\Add18~4_combout\ $ (\Add18~20_combout\ $ (GND))))
-- \Add16~5\ = CARRY((!\Add16~3\ & (\Add18~4_combout\ $ (!\Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~4_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~3\,
	combout => \Add16~4_combout\,
	cout => \Add16~5\);

-- Location: LCCOMB_X15_Y7_N14
\Add16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~6_combout\ = (\Add16~5\ & (\Add18~6_combout\ $ ((\Add18~20_combout\)))) # (!\Add16~5\ & ((\Add18~6_combout\ $ (!\Add18~20_combout\)) # (GND)))
-- \Add16~7\ = CARRY((\Add18~6_combout\ $ (\Add18~20_combout\)) # (!\Add16~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~6_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~5\,
	combout => \Add16~6_combout\,
	cout => \Add16~7\);

-- Location: LCCOMB_X15_Y7_N16
\Add16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~8_combout\ = (\Add16~7\ & ((\Add18~8_combout\ $ (!\Add18~20_combout\)))) # (!\Add16~7\ & (\Add18~8_combout\ $ (\Add18~20_combout\ $ (GND))))
-- \Add16~9\ = CARRY((!\Add16~7\ & (\Add18~8_combout\ $ (!\Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~8_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~7\,
	combout => \Add16~8_combout\,
	cout => \Add16~9\);

-- Location: LCCOMB_X15_Y7_N18
\Add16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~10_combout\ = (\Add16~9\ & (\Add18~10_combout\ $ ((\Add18~20_combout\)))) # (!\Add16~9\ & ((\Add18~10_combout\ $ (!\Add18~20_combout\)) # (GND)))
-- \Add16~11\ = CARRY((\Add18~10_combout\ $ (\Add18~20_combout\)) # (!\Add16~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~10_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~9\,
	combout => \Add16~10_combout\,
	cout => \Add16~11\);

-- Location: LCCOMB_X15_Y7_N20
\Add16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~12_combout\ = (\Add16~11\ & ((\Add18~12_combout\ $ (!\Add18~20_combout\)))) # (!\Add16~11\ & (\Add18~12_combout\ $ (\Add18~20_combout\ $ (GND))))
-- \Add16~13\ = CARRY((!\Add16~11\ & (\Add18~12_combout\ $ (!\Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~12_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~11\,
	combout => \Add16~12_combout\,
	cout => \Add16~13\);

-- Location: LCCOMB_X15_Y7_N22
\Add16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~14_combout\ = (\Add16~13\ & (\Add18~14_combout\ $ ((\Add18~20_combout\)))) # (!\Add16~13\ & ((\Add18~14_combout\ $ (!\Add18~20_combout\)) # (GND)))
-- \Add16~15\ = CARRY((\Add18~14_combout\ $ (\Add18~20_combout\)) # (!\Add16~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~14_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~13\,
	combout => \Add16~14_combout\,
	cout => \Add16~15\);

-- Location: LCCOMB_X15_Y7_N24
\Add16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~16_combout\ = (\Add16~15\ & ((\Add18~16_combout\ $ (!\Add18~20_combout\)))) # (!\Add16~15\ & (\Add18~16_combout\ $ (\Add18~20_combout\ $ (GND))))
-- \Add16~17\ = CARRY((!\Add16~15\ & (\Add18~16_combout\ $ (!\Add18~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~16_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~15\,
	combout => \Add16~16_combout\,
	cout => \Add16~17\);

-- Location: LCCOMB_X15_Y7_N26
\Add16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~18_combout\ = (\Add16~17\ & (\Add18~18_combout\ $ ((\Add18~20_combout\)))) # (!\Add16~17\ & ((\Add18~18_combout\ $ (!\Add18~20_combout\)) # (GND)))
-- \Add16~19\ = CARRY((\Add18~18_combout\ $ (\Add18~20_combout\)) # (!\Add16~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~18_combout\,
	datab => \Add18~20_combout\,
	datad => VCC,
	cin => \Add16~17\,
	combout => \Add16~18_combout\,
	cout => \Add16~19\);

-- Location: LCCOMB_X17_Y3_N18
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \Add16~16_combout\ $ (VCC)
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(\Add16~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add16~16_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X17_Y3_N20
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Add16~18_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!\Add16~18_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Add16~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add16~18_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X17_Y3_N22
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Add16~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!\Add16~20_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & VCC))
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((\Add16~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add16~20_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X17_Y3_N24
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X17_Y3_N26
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X17_Y3_N28
\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X17_Y3_N16
\Mod0|auto_generated|divider|divider|StageOut[70]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[70]~138_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[70]~138_combout\);

-- Location: LCCOMB_X18_Y3_N28
\Mod0|auto_generated|divider|divider|StageOut[69]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[69]~139_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[69]~139_combout\);

-- Location: LCCOMB_X17_Y3_N8
\Mod0|auto_generated|divider|divider|StageOut[68]~141\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[68]~141_combout\);

-- Location: LCCOMB_X17_Y3_N0
\Mod0|auto_generated|divider|divider|StageOut[67]~143\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[67]~143_combout\);

-- Location: LCCOMB_X17_Y3_N4
\Mod0|auto_generated|divider|divider|StageOut[66]~145\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[66]~145_combout\);

-- Location: LCCOMB_X18_Y3_N4
\Mod0|auto_generated|divider|divider|StageOut[65]~147\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[65]~147_combout\ = (\Add16~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add16~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[65]~147_combout\);

-- Location: LCCOMB_X18_Y3_N20
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[69]~139_combout\ & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[69]~139_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[69]~139_combout\) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[69]~139_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X18_Y3_N22
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|StageOut[70]~138_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ & VCC)) # 
-- (!\Mod0|auto_generated|divider|divider|StageOut[70]~138_combout\ & (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[70]~138_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|StageOut[70]~138_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\);

-- Location: LCCOMB_X18_Y3_N24
\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X18_Y3_N6
\Mod0|auto_generated|divider|divider|StageOut[84]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\);

-- Location: LCCOMB_X19_Y3_N2
\Mod0|auto_generated|divider|divider|StageOut[83]~149\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[83]~149_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[83]~149_combout\);

-- Location: LCCOMB_X15_Y7_N28
\Add16~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add16~20_combout\ = !\Add16~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add16~19\,
	combout => \Add16~20_combout\);

-- Location: LCCOMB_X17_Y3_N6
\Mod0|auto_generated|divider|divider|StageOut[82]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Add16~20_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Add16~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\);

-- Location: LCCOMB_X18_Y3_N26
\Mod0|auto_generated|divider|divider|StageOut[81]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~151_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~151_combout\);

-- Location: LCCOMB_X17_Y3_N10
\Mod0|auto_generated|divider|divider|StageOut[80]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Add16~16_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Add16~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\);

-- Location: LCCOMB_X19_Y3_N26
\Mod0|auto_generated|divider|divider|StageOut[79]~154\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[79]~154_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[79]~154_combout\);

-- Location: LCCOMB_X20_Y3_N30
\Mod0|auto_generated|divider|divider|StageOut[78]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[78]~155_combout\ = (\Add16~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[78]~155_combout\);

-- Location: LCCOMB_X19_Y3_N8
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[78]~156_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~155_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[78]~156_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[78]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[78]~156_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[78]~155_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X19_Y3_N10
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[79]~153_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[79]~154_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[79]~153_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[79]~154_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[79]~153_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[79]~154_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[79]~153_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[79]~154_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X19_Y3_N12
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[80]~152_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[80]~152_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[80]~152_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[80]~152_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[80]~260_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X19_Y3_N14
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[81]~151_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[81]~151_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[81]~151_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~151_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\);

-- Location: LCCOMB_X19_Y3_N16
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[82]~150_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[82]~150_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[82]~150_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[82]~150_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[82]~258_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\);

-- Location: LCCOMB_X19_Y3_N18
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[83]~149_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[83]~149_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[83]~149_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[83]~149_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X19_Y3_N20
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[84]~148_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~148_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[84]~148_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[84]~148_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X20_Y3_N28
\Mod0|auto_generated|divider|divider|StageOut[98]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~157_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~157_combout\);

-- Location: LCCOMB_X19_Y3_N22
\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X20_Y3_N22
\Mod0|auto_generated|divider|divider|StageOut[97]~158\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~158_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~158_combout\);

-- Location: LCCOMB_X20_Y3_N24
\Mod0|auto_generated|divider|divider|StageOut[96]~159\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[96]~159_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[96]~159_combout\);

-- Location: LCCOMB_X17_Y3_N12
\Mod0|auto_generated|divider|divider|StageOut[81]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Add16~18_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Add16~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\);

-- Location: LCCOMB_X18_Y3_N8
\Mod0|auto_generated|divider|divider|StageOut[95]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[81]~259_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\);

-- Location: LCCOMB_X20_Y3_N26
\Mod0|auto_generated|divider|divider|StageOut[94]~161\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[94]~161_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[94]~161_combout\);

-- Location: LCCOMB_X21_Y3_N30
\Mod0|auto_generated|divider|divider|StageOut[93]~162\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~162_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~162_combout\);

-- Location: LCCOMB_X20_Y3_N16
\Mod0|auto_generated|divider|divider|StageOut[92]~163\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Add16~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Add16~12_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\);

-- Location: LCCOMB_X21_Y3_N4
\Mod0|auto_generated|divider|divider|StageOut[91]~165\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[91]~165_combout\ = (\Add16~10_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[91]~165_combout\);

-- Location: LCCOMB_X21_Y3_N12
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[91]~165_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[91]~165_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[91]~166_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[91]~165_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X21_Y3_N14
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[92]~164_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[92]~164_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[92]~164_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[92]~164_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[92]~163_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X21_Y3_N16
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[93]~162_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[93]~162_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[93]~162_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[93]~162_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X21_Y3_N18
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[94]~161_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[94]~161_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[94]~161_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[94]~161_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X21_Y3_N22
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[96]~159_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[96]~159_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[96]~159_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[96]~159_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X21_Y3_N24
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[97]~158_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[97]~158_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[97]~158_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[97]~158_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\);

-- Location: LCCOMB_X21_Y3_N26
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[98]~157_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[98]~157_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[98]~157_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~157_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X19_Y3_N6
\Mod0|auto_generated|divider|divider|StageOut[98]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[84]~221_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\);

-- Location: LCCOMB_X21_Y3_N28
\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X20_Y3_N18
\Mod0|auto_generated|divider|divider|StageOut[112]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[98]~223_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\);

-- Location: LCCOMB_X22_Y4_N12
\Mod0|auto_generated|divider|divider|StageOut[112]~167\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[112]~167_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[112]~167_combout\);

-- Location: LCCOMB_X19_Y3_N0
\Mod0|auto_generated|divider|divider|StageOut[97]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[83]~222_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\);

-- Location: LCCOMB_X20_Y3_N20
\Mod0|auto_generated|divider|divider|StageOut[111]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[97]~224_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\);

-- Location: LCCOMB_X21_Y4_N30
\Mod0|auto_generated|divider|divider|StageOut[110]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~169_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~169_combout\);

-- Location: LCCOMB_X21_Y3_N0
\Mod0|auto_generated|divider|divider|StageOut[109]~231\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[95]~226_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\);

-- Location: LCCOMB_X22_Y4_N30
\Mod0|auto_generated|divider|divider|StageOut[108]~171\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~171_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~171_combout\);

-- Location: LCCOMB_X18_Y3_N30
\Mod0|auto_generated|divider|divider|StageOut[93]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Add16~14_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datab => \Add16~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\);

-- Location: LCCOMB_X21_Y3_N2
\Mod0|auto_generated|divider|divider|StageOut[107]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[93]~261_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\);

-- Location: LCCOMB_X20_Y3_N10
\Mod0|auto_generated|divider|divider|StageOut[106]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Add16~12_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add16~12_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\);

-- Location: LCCOMB_X22_Y4_N24
\Mod0|auto_generated|divider|divider|StageOut[105]~175\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[105]~175_combout\);

-- Location: LCCOMB_X22_Y5_N16
\Mod0|auto_generated|divider|divider|StageOut[104]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\ = (\Add16~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\);

-- Location: LCCOMB_X21_Y4_N4
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[104]~177_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[104]~177_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[104]~177_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[104]~176_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X21_Y4_N14
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[109]~170_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[109]~170_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[109]~170_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[109]~170_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[109]~231_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X21_Y4_N22
\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X22_Y4_N28
\Mod0|auto_generated|divider|divider|StageOut[126]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\);

-- Location: LCCOMB_X21_Y4_N26
\Mod0|auto_generated|divider|divider|StageOut[125]~235\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[111]~229_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\);

-- Location: LCCOMB_X20_Y3_N2
\Mod0|auto_generated|divider|divider|StageOut[110]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[96]~225_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\);

-- Location: LCCOMB_X20_Y4_N24
\Mod0|auto_generated|divider|divider|StageOut[124]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[110]~230_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\);

-- Location: LCCOMB_X20_Y4_N8
\Mod0|auto_generated|divider|divider|StageOut[123]~181\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[123]~181_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[123]~181_combout\);

-- Location: LCCOMB_X20_Y3_N0
\Mod0|auto_generated|divider|divider|StageOut[108]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[94]~227_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\);

-- Location: LCCOMB_X22_Y4_N2
\Mod0|auto_generated|divider|divider|StageOut[122]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[108]~232_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\);

-- Location: LCCOMB_X22_Y4_N16
\Mod0|auto_generated|divider|divider|StageOut[121]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[107]~233_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\);

-- Location: LCCOMB_X20_Y4_N14
\Mod0|auto_generated|divider|divider|StageOut[120]~240\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[106]~262_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\);

-- Location: LCCOMB_X22_Y4_N22
\Mod0|auto_generated|divider|divider|StageOut[119]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Add16~10_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Add16~10_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\);

-- Location: LCCOMB_X19_Y4_N28
\Mod0|auto_generated|divider|divider|StageOut[118]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[118]~186_combout\ = (\Add16~8_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[118]~186_combout\);

-- Location: LCCOMB_X19_Y4_N26
\Mod0|auto_generated|divider|divider|StageOut[117]~188\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[117]~188_combout\ = (\Add16~6_combout\ & \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[117]~188_combout\);

-- Location: LCCOMB_X19_Y4_N2
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[118]~186_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[118]~186_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[118]~186_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[118]~187_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[118]~186_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X19_Y4_N4
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod0|auto_generated|divider|divider|StageOut[119]~185_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod0|auto_generated|divider|divider|StageOut[119]~185_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\)))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod0|auto_generated|divider|divider|StageOut[119]~185_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[119]~185_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[119]~263_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X19_Y4_N8
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((((\Mod0|auto_generated|divider|divider|StageOut[121]~183_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ & ((\Mod0|auto_generated|divider|divider|StageOut[121]~183_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[121]~183_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[121]~183_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\);

-- Location: LCCOMB_X19_Y4_N10
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (((\Mod0|auto_generated|divider|divider|StageOut[122]~182_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ & (!\Mod0|auto_generated|divider|divider|StageOut[122]~182_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[122]~182_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[122]~182_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~9\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~11\);

-- Location: LCCOMB_X19_Y4_N14
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[124]~180_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[124]~180_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[124]~180_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[124]~180_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[124]~236_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X19_Y4_N18
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[126]~178_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[126]~178_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[126]~178_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[126]~178_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[126]~234_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X19_Y4_N20
\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X20_Y5_N28
\Mod0|auto_generated|divider|divider|StageOut[140]~190\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[140]~190_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[140]~190_combout\);

-- Location: LCCOMB_X21_Y4_N2
\Mod0|auto_generated|divider|divider|StageOut[139]~242\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[125]~235_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\);

-- Location: LCCOMB_X20_Y5_N24
\Mod0|auto_generated|divider|divider|StageOut[138]~192\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[138]~192_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[138]~192_combout\);

-- Location: LCCOMB_X20_Y5_N26
\Mod0|auto_generated|divider|divider|StageOut[137]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[137]~193_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[137]~193_combout\);

-- Location: LCCOMB_X20_Y5_N4
\Mod0|auto_generated|divider|divider|StageOut[136]~194\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[136]~194_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[136]~194_combout\);

-- Location: LCCOMB_X22_Y4_N26
\Mod0|auto_generated|divider|divider|StageOut[135]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[121]~239_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\);

-- Location: LCCOMB_X20_Y4_N22
\Mod0|auto_generated|divider|divider|StageOut[134]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[120]~240_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[134]~247_combout\);

-- Location: LCCOMB_X21_Y5_N28
\Mod0|auto_generated|divider|divider|StageOut[133]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[133]~197_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[133]~197_combout\);

-- Location: LCCOMB_X22_Y5_N24
\Mod0|auto_generated|divider|divider|StageOut[132]~198\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~198_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~198_combout\);

-- Location: LCCOMB_X20_Y4_N30
\Mod0|auto_generated|divider|divider|StageOut[131]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[131]~200_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[131]~200_combout\);

-- Location: LCCOMB_X20_Y5_N6
\Mod0|auto_generated|divider|divider|StageOut[130]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[130]~202_combout\ = (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Add16~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Add16~4_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[130]~202_combout\);

-- Location: LCCOMB_X21_Y5_N4
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[131]~199_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[131]~200_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~199_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[131]~200_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[131]~199_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[131]~200_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[131]~199_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[131]~200_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X21_Y5_N14
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((((\Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[136]~194_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\ & ((\Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[136]~194_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[136]~194_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[136]~245_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[136]~194_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[6]~11\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\);

-- Location: LCCOMB_X21_Y5_N16
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (((\Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[137]~193_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\ & (!\Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[137]~193_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[137]~193_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[137]~244_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[137]~193_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~13\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\);

-- Location: LCCOMB_X21_Y5_N18
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((((\Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[138]~192_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\ & ((\Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[138]~192_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[138]~192_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[138]~243_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[138]~192_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~15\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\);

-- Location: LCCOMB_X21_Y5_N20
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (((\Mod0|auto_generated|divider|divider|StageOut[139]~191_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\ & (!\Mod0|auto_generated|divider|divider|StageOut[139]~191_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[139]~191_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[139]~191_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[139]~242_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~17\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\);

-- Location: LCCOMB_X21_Y5_N22
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((((\Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[140]~190_combout\))))) # (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\ & ((\Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[140]~190_combout\) # (GND))))
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[140]~190_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[140]~241_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[140]~190_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~19\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\);

-- Location: LCCOMB_X21_Y5_N24
\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X21_Y6_N24
\Mod0|auto_generated|divider|divider|StageOut[154]~205\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[154]~205_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[154]~205_combout\);

-- Location: LCCOMB_X20_Y5_N0
\Mod0|auto_generated|divider|divider|StageOut[153]~206\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[153]~206_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[10]~18_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[153]~206_combout\);

-- Location: LCCOMB_X21_Y6_N10
\Mod0|auto_generated|divider|divider|StageOut[152]~207\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[152]~207_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[9]~16_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[152]~207_combout\);

-- Location: LCCOMB_X21_Y6_N20
\Mod0|auto_generated|divider|divider|StageOut[151]~208\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[151]~208_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[8]~14_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[151]~208_combout\);

-- Location: LCCOMB_X21_Y6_N14
\Mod0|auto_generated|divider|divider|StageOut[150]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\);

-- Location: LCCOMB_X21_Y5_N0
\Mod0|auto_generated|divider|divider|StageOut[149]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[149]~254_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[135]~246_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[149]~254_combout\);

-- Location: LCCOMB_X21_Y6_N18
\Mod0|auto_generated|divider|divider|StageOut[148]~211\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\);

-- Location: LCCOMB_X21_Y6_N8
\Mod0|auto_generated|divider|divider|StageOut[147]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\);

-- Location: LCCOMB_X22_Y4_N0
\Mod0|auto_generated|divider|divider|StageOut[132]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Add16~8_combout\)) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Add16~8_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\);

-- Location: LCCOMB_X22_Y5_N10
\Mod0|auto_generated|divider|divider|StageOut[146]~257\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\) # 
-- ((!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[132]~264_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[146]~257_combout\);

-- Location: LCCOMB_X21_Y6_N30
\Mod0|auto_generated|divider|divider|StageOut[145]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\);

-- Location: LCCOMB_X20_Y5_N12
\Mod0|auto_generated|divider|divider|StageOut[144]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\ = (\Add16~4_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add16~4_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\);

-- Location: LCCOMB_X21_Y6_N28
\Mod0|auto_generated|divider|divider|StageOut[143]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\ = (\Add16~2_combout\ & \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add16~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\);

-- Location: LCCOMB_X20_Y6_N6
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\ = (((\Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\) # (\Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[143]~204_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[143]~203_combout\,
	datad => VCC,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\);

-- Location: LCCOMB_X20_Y6_N8
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (((\Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\ & (!\Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\ & 
-- (!\Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\)))
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~1\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~3\);

-- Location: LCCOMB_X20_Y6_N14
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[147]~256_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[147]~256_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[147]~212_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X20_Y6_N16
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[148]~255_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[148]~255_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[148]~211_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\);

-- Location: LCCOMB_X20_Y6_N18
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[149]~254_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[149]~210_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[149]~254_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\);

-- Location: LCCOMB_X20_Y6_N20
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[150]~253_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[150]~253_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[150]~209_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\);

-- Location: LCCOMB_X20_Y6_N22
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[151]~252_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[151]~208_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[151]~252_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[151]~208_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\);

-- Location: LCCOMB_X20_Y6_N24
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[152]~251_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[152]~207_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[152]~251_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[152]~207_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\);

-- Location: LCCOMB_X20_Y6_N26
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ = CARRY((\Mod0|auto_generated|divider|divider|StageOut[153]~250_combout\) # ((\Mod0|auto_generated|divider|divider|StageOut[153]~206_combout\) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[153]~250_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[153]~206_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\);

-- Location: LCCOMB_X20_Y6_N28
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[154]~249_combout\ & (!\Mod0|auto_generated|divider|divider|StageOut[154]~205_combout\ & 
-- !\Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[154]~249_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[154]~205_combout\,
	datad => VCC,
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\,
	cout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\);

-- Location: LCCOMB_X20_Y6_N30
\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\,
	combout => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X20_Y4_N18
\Mod0|auto_generated|divider|divider|StageOut[145]~265\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Add16~6_combout\))) # 
-- (!\Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datab => \Add16~6_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\);

-- Location: LCCOMB_X20_Y6_N2
\Mod0|auto_generated|divider|divider|StageOut[159]~219\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[159]~219_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\) # 
-- (\Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[3]~4_combout\,
	datab => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|StageOut[145]~265_combout\,
	datad => \Mod0|auto_generated|divider|divider|StageOut[145]~214_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[159]~219_combout\);

-- Location: LCCOMB_X20_Y6_N4
\Mod0|auto_generated|divider|divider|StageOut[158]~218\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[158]~218_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\) # 
-- ((\Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\)))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & (((\Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|StageOut[144]~216_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[144]~215_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[2]~2_combout\,
	datad => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[158]~218_combout\);

-- Location: LCCOMB_X21_Y6_N22
\Mod0|auto_generated|divider|divider|StageOut[157]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod0|auto_generated|divider|divider|StageOut[157]~217_combout\ = (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Add16~2_combout\))) # (!\Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	datac => \Mod0|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datad => \Add16~2_combout\,
	combout => \Mod0|auto_generated|divider|divider|StageOut[157]~217_combout\);

-- Location: LCCOMB_X15_Y7_N6
\tmp_seg7data~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~10_combout\ = \Add18~20_combout\ $ (\Add16~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add18~20_combout\,
	datac => \Add16~0_combout\,
	combout => \tmp_seg7data~10_combout\);

-- Location: LCCOMB_X17_Y5_N16
\Add17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add17~2_combout\ = (\Add17~1\ & (\Add18~20_combout\ $ ((\Mod0|auto_generated|divider|divider|StageOut[157]~217_combout\)))) # (!\Add17~1\ & ((\Add18~20_combout\ $ (!\Mod0|auto_generated|divider|divider|StageOut[157]~217_combout\)) # (GND)))
-- \Add17~3\ = CARRY((\Add18~20_combout\ $ (\Mod0|auto_generated|divider|divider|StageOut[157]~217_combout\)) # (!\Add17~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Mod0|auto_generated|divider|divider|StageOut[157]~217_combout\,
	datad => VCC,
	cin => \Add17~1\,
	combout => \Add17~2_combout\,
	cout => \Add17~3\);

-- Location: LCCOMB_X15_Y5_N24
\data_count_seg~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_count_seg~3_combout\ = (!data_count_seg(0) & (((data_count_seg(3)) # (data_count_seg(1))) # (!data_count_seg(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(2),
	datab => data_count_seg(3),
	datac => data_count_seg(0),
	datad => data_count_seg(1),
	combout => \data_count_seg~3_combout\);

-- Location: LCFF_X15_Y5_N25
\data_count_seg[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \data_count_seg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_count_seg(0));

-- Location: LCCOMB_X15_Y5_N28
\data_count_seg[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_count_seg[1]~0_combout\ = data_count_seg(1) $ (data_count_seg(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_count_seg(1),
	datad => data_count_seg(0),
	combout => \data_count_seg[1]~0_combout\);

-- Location: LCFF_X15_Y5_N29
\data_count_seg[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \data_count_seg[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_count_seg(1));

-- Location: LCCOMB_X15_Y5_N30
\data_count_seg~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_count_seg~1_combout\ = (data_count_seg(0) & ((data_count_seg(2) $ (data_count_seg(1))))) # (!data_count_seg(0) & (data_count_seg(2) & ((data_count_seg(3)) # (data_count_seg(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(0),
	datab => data_count_seg(3),
	datac => data_count_seg(2),
	datad => data_count_seg(1),
	combout => \data_count_seg~1_combout\);

-- Location: LCFF_X15_Y5_N31
\data_count_seg[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \data_count_seg~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_count_seg(2));

-- Location: LCCOMB_X15_Y5_N8
\data_count_seg[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_count_seg[3]~2_combout\ = data_count_seg(3) $ (((data_count_seg(0) & (data_count_seg(1) & data_count_seg(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(0),
	datab => data_count_seg(1),
	datac => data_count_seg(3),
	datad => data_count_seg(2),
	combout => \data_count_seg[3]~2_combout\);

-- Location: LCFF_X15_Y5_N9
\data_count_seg[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_ms~clkctrl_outclk\,
	datain => \data_count_seg[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_count_seg(3));

-- Location: LCCOMB_X15_Y5_N26
\Equal18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal18~0_combout\ = (!data_count_seg(2) & (!data_count_seg(3) & (!data_count_seg(1) & data_count_seg(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(2),
	datab => data_count_seg(3),
	datac => data_count_seg(1),
	datad => data_count_seg(0),
	combout => \Equal18~0_combout\);

-- Location: LCCOMB_X13_Y9_N8
\data_mode_led~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led~9_combout\ = (\Equal8~5_combout\ & ((\data_mode_led~7_combout\) # ((!\data_mode_led[0]~5_combout\)))) # (!\Equal8~5_combout\ & (((!\data_mode_led~6_combout\ & !\data_mode_led[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal8~5_combout\,
	datab => \data_mode_led~7_combout\,
	datac => \data_mode_led~6_combout\,
	datad => \data_mode_led[0]~5_combout\,
	combout => \data_mode_led~9_combout\);

-- Location: LCFF_X13_Y9_N9
\data_mode_led[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_mode_led~9_combout\,
	aclr => \process_3~0_combout\,
	ena => \data_mode_led[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_mode_led(0));

-- Location: LCCOMB_X15_Y5_N16
\Equal17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal17~0_combout\ = (!data_count_seg(2) & (!data_count_seg(3) & (!data_count_seg(1) & !data_count_seg(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(2),
	datab => data_count_seg(3),
	datac => data_count_seg(1),
	datad => data_count_seg(0),
	combout => \Equal17~0_combout\);

-- Location: LCCOMB_X19_Y5_N16
\tmp_seg7data[3]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~66_combout\ = (!data_mode_led(1) & (!data_mode_led(0) & ((\Equal18~0_combout\) # (\Equal17~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode_led(1),
	datab => \Equal18~0_combout\,
	datac => data_mode_led(0),
	datad => \Equal17~0_combout\,
	combout => \tmp_seg7data[3]~66_combout\);

-- Location: LCCOMB_X17_Y5_N28
\tmp_seg7data[3]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~46_combout\ = (\tmp_seg7data[3]~45_combout\ & (((\Add17~6_combout\) # (!\tmp_seg7data[3]~66_combout\)))) # (!\tmp_seg7data[3]~45_combout\ & (\Div0|auto_generated|divider|quotient[3]~3_combout\ & ((\tmp_seg7data[3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~45_combout\,
	datab => \Div0|auto_generated|divider|quotient[3]~3_combout\,
	datac => \Add17~6_combout\,
	datad => \tmp_seg7data[3]~66_combout\,
	combout => \tmp_seg7data[3]~46_combout\);

-- Location: LCCOMB_X15_Y5_N6
\tmp_seg7data[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~2_combout\ = (!data_count_seg(2) & (!data_count_seg(1) & !data_count_seg(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(2),
	datac => data_count_seg(1),
	datad => data_count_seg(3),
	combout => \tmp_seg7data[3]~2_combout\);

-- Location: LCCOMB_X15_Y5_N10
\tmp_seg7data[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~3_combout\ = (!data_count_seg(0) & (!data_count_seg(2) & !data_count_seg(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_count_seg(0),
	datac => data_count_seg(2),
	datad => data_count_seg(3),
	combout => \tmp_seg7data[3]~3_combout\);

-- Location: LCCOMB_X13_Y8_N4
\tmp_seg7data[3]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~47_combout\ = (\tmp_seg7data[3]~2_combout\ & (((data_min_high(3)) # (\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & (data_h_high(3) & ((!\tmp_seg7data[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_high(3),
	datab => data_min_high(3),
	datac => \tmp_seg7data[3]~2_combout\,
	datad => \tmp_seg7data[3]~3_combout\,
	combout => \tmp_seg7data[3]~47_combout\);

-- Location: LCCOMB_X13_Y8_N8
\tmp_seg7data[3]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~48_combout\ = (\tmp_seg7data[3]~47_combout\ & (((data_min_low(3)) # (!\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~47_combout\ & (data_h_low(3) & ((\tmp_seg7data[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(3),
	datab => data_min_low(3),
	datac => \tmp_seg7data[3]~47_combout\,
	datad => \tmp_seg7data[3]~3_combout\,
	combout => \tmp_seg7data[3]~48_combout\);

-- Location: LCCOMB_X19_Y5_N30
\Equal11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal11~0_combout\ = (!data_mode(3) & (!data_mode(0) & !data_mode(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(3),
	datab => data_mode(0),
	datad => data_mode(2),
	combout => \Equal11~0_combout\);

-- Location: LCCOMB_X18_Y5_N4
\tmp_seg7data[3]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~49_combout\ = (\tmp_seg7data[3]~18_combout\ & ((\Equal11~0_combout\ & ((\tmp_seg7data[3]~48_combout\))) # (!\Equal11~0_combout\ & (\tmp_seg7data[3]~46_combout\)))) # (!\tmp_seg7data[3]~18_combout\ & (((\Equal11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~18_combout\,
	datab => \tmp_seg7data[3]~46_combout\,
	datac => \tmp_seg7data[3]~48_combout\,
	datad => \Equal11~0_combout\,
	combout => \tmp_seg7data[3]~49_combout\);

-- Location: LCCOMB_X19_Y5_N24
\tmp_seg7data[3]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~8_combout\ = (!data_mode(2) & (!data_mode(1) & !data_mode(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_mode(2),
	datab => data_mode(1),
	datad => data_mode(3),
	combout => \tmp_seg7data[3]~8_combout\);

-- Location: LCCOMB_X21_Y10_N24
\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_nightout(5) & (\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_nightout(5) & 
-- (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_nightout(5) & !\Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(5),
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X21_Y10_N28
\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X20_Y8_N0
\tmp_seg7data[3]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~40_combout\ = (\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[3]~3_combout\)) # (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))) # (!\tmp_seg7data[3]~2_combout\ & (((!\tmp_seg7data[3]~3_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \tmp_seg7data[3]~2_combout\,
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \tmp_seg7data[3]~40_combout\);

-- Location: LCCOMB_X22_Y10_N20
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_nightout(5) & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_nightout(5) & 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_nightout(5) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(5),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X22_Y10_N22
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_nightout(6) & (\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_nightout(6) & 
-- (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_nightout(6) & !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(6),
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X22_Y10_N24
\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X24_Y10_N30
\Mod5|auto_generated|divider|divider|StageOut[24]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[24]~39_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[24]~39_combout\);

-- Location: LCCOMB_X24_Y10_N18
\Mod5|auto_generated|divider|divider|StageOut[23]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[23]~41_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[23]~41_combout\);

-- Location: LCCOMB_X24_Y10_N4
\Mod5|auto_generated|divider|divider|StageOut[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[22]~42_combout\ = (data_time_nightout(4) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(4),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X24_Y10_N8
\Mod5|auto_generated|divider|divider|StageOut[21]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[21]~44_combout\ = (!data_time_nightout(3) & \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(3),
	datad => \Mod5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X24_Y10_N20
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[21]~44_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[21]~45_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[21]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[21]~45_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[21]~44_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X24_Y10_N22
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Mod5|auto_generated|divider|divider|StageOut[22]~43_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[22]~42_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Mod5|auto_generated|divider|divider|StageOut[22]~43_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[22]~42_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[22]~43_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[22]~42_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[22]~43_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[22]~42_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X24_Y10_N24
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[23]~41_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[23]~41_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[23]~40_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[23]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[23]~40_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[23]~41_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X24_Y10_N26
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (((\Mod5|auto_generated|divider|divider|StageOut[24]~38_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[24]~39_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ & (!\Mod5|auto_generated|divider|divider|StageOut[24]~38_combout\ & 
-- (!\Mod5|auto_generated|divider|divider|StageOut[24]~39_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[24]~38_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[24]~39_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[24]~38_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[24]~39_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\);

-- Location: LCCOMB_X24_Y10_N28
\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X25_Y10_N16
\Mod5|auto_generated|divider|divider|StageOut[32]~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[32]~46_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[32]~46_combout\);

-- Location: LCCOMB_X25_Y10_N2
\Mod5|auto_generated|divider|divider|StageOut[31]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X25_Y10_N8
\Mod5|auto_generated|divider|divider|StageOut[30]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\);

-- Location: LCCOMB_X25_Y10_N4
\Mod5|auto_generated|divider|divider|StageOut[29]~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[29]~50_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[29]~50_combout\);

-- Location: LCCOMB_X22_Y10_N12
\Mod5|auto_generated|divider|divider|StageOut[28]~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[28]~51_combout\ = (data_time_nightout(2) & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(2),
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[28]~51_combout\);

-- Location: LCCOMB_X25_Y10_N20
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Mod5|auto_generated|divider|divider|StageOut[28]~52_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[28]~51_combout\)))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[28]~52_combout\) # (\Mod5|auto_generated|divider|divider|StageOut[28]~51_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[28]~52_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[28]~51_combout\,
	datad => VCC,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X25_Y10_N24
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[30]~69_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[30]~48_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X25_Y10_N30
\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X25_Y10_N0
\Mod5|auto_generated|divider|divider|StageOut[40]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[40]~64_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- ((!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[4]~6_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[40]~64_combout\);

-- Location: LCCOMB_X25_Y10_N18
\Mod5|auto_generated|divider|divider|StageOut[39]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X25_Y8_N12
\Mod5|auto_generated|divider|divider|StageOut[38]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[38]~57_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X25_Y10_N14
\Mod5|auto_generated|divider|divider|StageOut[37]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!data_time_nightout(3))) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => data_time_nightout(3),
	datac => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Mod5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\);

-- Location: LCCOMB_X25_Y8_N8
\Mod5|auto_generated|divider|divider|StageOut[36]~60\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\ = (!\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[36]~60_combout\);

-- Location: LCCOMB_X24_Y8_N30
\Mod5|auto_generated|divider|divider|StageOut[35]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[35]~54_combout\ = (data_time_nightout(1) & !\Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightout(1),
	datad => \Mod5|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X24_Y8_N14
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\)))))
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- (\Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X24_Y8_N18
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod5|auto_generated|divider|divider|StageOut[39]~56_combout\) # ((\Mod5|auto_generated|divider|divider|StageOut[39]~65_combout\) # 
-- (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X24_Y8_N20
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod5|auto_generated|divider|divider|StageOut[40]~55_combout\ & (!\Mod5|auto_generated|divider|divider|StageOut[40]~64_combout\ & 
-- !\Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datab => \Mod5|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datad => VCC,
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X24_Y8_N22
\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X24_Y8_N4
\Mod5|auto_generated|divider|divider|StageOut[45]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod5|auto_generated|divider|divider|StageOut[45]~63_combout\ = (\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\) # 
-- ((\Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\)))) # (!\Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (((\Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod5|auto_generated|divider|divider|StageOut[37]~58_combout\,
	datab => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod5|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[37]~70_combout\,
	combout => \Mod5|auto_generated|divider|divider|StageOut[45]~63_combout\);

-- Location: LCCOMB_X20_Y8_N26
\tmp_seg7data[3]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[3]~41_combout\ = (\tmp_seg7data[3]~40_combout\ & ((\Mod4|auto_generated|divider|divider|StageOut[45]~63_combout\) # ((!\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~40_combout\ & (((\tmp_seg7data[3]~3_combout\ & 
-- \Mod5|auto_generated|divider|divider|StageOut[45]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod4|auto_generated|divider|divider|StageOut[45]~63_combout\,
	datab => \tmp_seg7data[3]~40_combout\,
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Mod5|auto_generated|divider|divider|StageOut[45]~63_combout\,
	combout => \tmp_seg7data[3]~41_combout\);

-- Location: LCCOMB_X19_Y5_N0
\tmp_seg7data[3]\ : cycloneii_lcell_comb
-- Equation(s):
-- tmp_seg7data(3) = (\tmp_seg7data[3]~49_combout\ & ((\tmp_seg7data[3]~43_combout\) # ((\tmp_seg7data[3]~8_combout\)))) # (!\tmp_seg7data[3]~49_combout\ & (((!\tmp_seg7data[3]~8_combout\ & \tmp_seg7data[3]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~43_combout\,
	datab => \tmp_seg7data[3]~49_combout\,
	datac => \tmp_seg7data[3]~8_combout\,
	datad => \tmp_seg7data[3]~41_combout\,
	combout => tmp_seg7data(3));

-- Location: LCCOMB_X18_Y11_N24
\Add7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add7~6_combout\ = (\data_time_pp[6]~0_combout\ & ((data_time_pp(3) & ((\Add7~5\) # (GND))) # (!data_time_pp(3) & (!\Add7~5\)))) # (!\data_time_pp[6]~0_combout\ & ((data_time_pp(3) & (!\Add7~5\)) # (!data_time_pp(3) & (\Add7~5\ & VCC))))
-- \Add7~7\ = CARRY((\data_time_pp[6]~0_combout\ & ((data_time_pp(3)) # (!\Add7~5\))) # (!\data_time_pp[6]~0_combout\ & (data_time_pp(3) & !\Add7~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_pp[6]~0_combout\,
	datab => data_time_pp(3),
	datad => VCC,
	cin => \Add7~5\,
	combout => \Add7~6_combout\,
	cout => \Add7~7\);

-- Location: LCCOMB_X15_Y10_N0
\data_time_pp[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_pp[3]~2_combout\ = !\Add7~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add7~6_combout\,
	combout => \data_time_pp[3]~2_combout\);

-- Location: LCFF_X15_Y10_N1
\data_time_pp[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_pp[3]~2_combout\,
	ena => \data_time_pp[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_pp(3));

-- Location: LCCOMB_X18_Y11_N26
\Add7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add7~8_combout\ = ((\data_time_pp[6]~0_combout\ $ (data_time_pp(4) $ (\Add7~7\)))) # (GND)
-- \Add7~9\ = CARRY((\data_time_pp[6]~0_combout\ & (data_time_pp(4) & !\Add7~7\)) # (!\data_time_pp[6]~0_combout\ & ((data_time_pp(4)) # (!\Add7~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \data_time_pp[6]~0_combout\,
	datab => data_time_pp(4),
	datad => VCC,
	cin => \Add7~7\,
	combout => \Add7~8_combout\,
	cout => \Add7~9\);

-- Location: LCFF_X18_Y11_N27
\data_time_pp[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add7~8_combout\,
	ena => \data_time_pp[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_pp(4));

-- Location: LCCOMB_X21_Y9_N10
\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_pp(5) & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_pp(5) & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_pp(5) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(5),
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X21_Y9_N12
\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_pp(6) & (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_pp(6) & (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & VCC))
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_pp(6) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(6),
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X21_Y9_N14
\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X21_Y8_N18
\Div2|auto_generated|divider|divider|StageOut[18]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[18]~27_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[18]~27_combout\);

-- Location: LCCOMB_X21_Y8_N14
\Div2|auto_generated|divider|divider|StageOut[17]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[17]~29_combout\ = (\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X21_Y8_N28
\Div2|auto_generated|divider|divider|StageOut[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[16]~30_combout\ = (data_time_pp(4) & \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(4),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X21_Y8_N26
\Div2|auto_generated|divider|divider|StageOut[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[15]~33_combout\ = (!data_time_pp(3) & !\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_pp(3),
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X21_Y8_N0
\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div2|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~33_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[15]~32_combout\) # (\Div2|auto_generated|divider|divider|StageOut[15]~33_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datad => VCC,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y8_N2
\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div2|auto_generated|divider|divider|StageOut[16]~31_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[16]~30_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- (!\Div2|auto_generated|divider|divider|StageOut[16]~30_combout\)))
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[16]~31_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y8_N6
\Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[18]~26_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[18]~27_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y8_N8
\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y8_N22
\Div2|auto_generated|divider|divider|StageOut[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_pp(5))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(5),
	datab => \Div2|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X20_Y7_N24
\Div2|auto_generated|divider|divider|StageOut[22]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X20_Y7_N16
\Div2|auto_generated|divider|divider|StageOut[21]~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[21]~37_combout\ = (\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[21]~37_combout\);

-- Location: LCCOMB_X20_Y7_N4
\Div2|auto_generated|divider|divider|StageOut[20]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[20]~39_combout\ = (!data_time_pp(2) & !\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_pp(2),
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X21_Y7_N4
\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div2|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~35_combout\)))) # (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div2|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~35_combout\)))))
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div2|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X21_Y7_N6
\Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[23]~34_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[23]~47_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y7_N8
\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X14_Y10_N10
\data_time_cp[4]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_cp[4]~10_combout\ = !\Add3~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Add3~8_combout\,
	combout => \data_time_cp[4]~10_combout\);

-- Location: LCFF_X14_Y10_N11
\data_time_cp[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_cp[4]~10_combout\,
	ena => \data_time_cp[6]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_cp(4));

-- Location: LCCOMB_X17_Y6_N18
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_cp(4) $ (GND)
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(!data_time_cp(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(4),
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X17_Y6_N22
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (data_time_cp(6) & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!data_time_cp(6) & (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ 
-- & VCC))
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((data_time_cp(6) & !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(6),
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X17_Y6_N24
\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X17_Y6_N16
\Mod3|auto_generated|divider|divider|StageOut[24]~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[24]~38_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_cp(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_cp(6),
	combout => \Mod3|auto_generated|divider|divider|StageOut[24]~38_combout\);

-- Location: LCCOMB_X17_Y6_N28
\Mod3|auto_generated|divider|divider|StageOut[23]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[23]~40_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_cp(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_cp(5),
	combout => \Mod3|auto_generated|divider|divider|StageOut[23]~40_combout\);

-- Location: LCCOMB_X17_Y6_N4
\Mod3|auto_generated|divider|divider|StageOut[22]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[22]~42_combout\ = (!data_time_cp(4) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(4),
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[22]~42_combout\);

-- Location: LCCOMB_X18_Y6_N28
\Mod3|auto_generated|divider|divider|StageOut[21]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[21]~44_combout\ = (!data_time_cp(3) & \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(3),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[21]~44_combout\);

-- Location: LCCOMB_X18_Y6_N10
\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X17_Y6_N0
\Mod3|auto_generated|divider|divider|StageOut[32]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_cp(6))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(6),
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\);

-- Location: LCCOMB_X14_Y6_N26
\Mod3|auto_generated|divider|divider|StageOut[31]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[31]~47_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[31]~47_combout\);

-- Location: LCCOMB_X17_Y6_N12
\Mod3|auto_generated|divider|divider|StageOut[30]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (!data_time_cp(4))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => data_time_cp(4),
	datad => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[30]~69_combout\);

-- Location: LCCOMB_X18_Y6_N22
\Mod3|auto_generated|divider|divider|StageOut[29]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[29]~49_combout\ = (!data_time_cp(3) & \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(3),
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[29]~49_combout\);

-- Location: LCCOMB_X14_Y6_N28
\Mod3|auto_generated|divider|divider|StageOut[28]~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[28]~52_combout\ = (!data_time_cp(2) & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(2),
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[28]~52_combout\);

-- Location: LCCOMB_X14_Y6_N16
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((((\Mod3|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- (\Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\))))) # (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ & ((\Mod3|auto_generated|divider|divider|StageOut[32]~46_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\) # (GND))))
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[32]~46_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[32]~46_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[32]~67_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X14_Y6_N18
\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X15_Y5_N18
\Mod3|auto_generated|divider|divider|StageOut[35]~54\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[35]~54_combout\ = (!data_time_cp(1) & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(1),
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[35]~54_combout\);

-- Location: LCCOMB_X15_Y6_N6
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod3|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[35]~54_combout\)))
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[35]~53_combout\) # (\Mod3|auto_generated|divider|divider|StageOut[35]~54_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[35]~53_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[35]~54_combout\,
	datad => VCC,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X15_Y6_N2
\Mod3|auto_generated|divider|divider|StageOut[40]~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[40]~55_combout\ = (!\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[40]~55_combout\);

-- Location: LCCOMB_X17_Y6_N6
\Mod3|auto_generated|divider|divider|StageOut[31]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((data_time_cp(5)))) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => \Mod3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_cp(5),
	combout => \Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\);

-- Location: LCCOMB_X14_Y6_N4
\Mod3|auto_generated|divider|divider|StageOut[39]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[39]~65_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\) # 
-- ((\Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datab => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[31]~68_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[39]~65_combout\);

-- Location: LCCOMB_X15_Y6_N0
\Mod3|auto_generated|divider|divider|StageOut[38]~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[38]~57_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[38]~57_combout\);

-- Location: LCCOMB_X15_Y6_N26
\Mod3|auto_generated|divider|divider|StageOut[37]~58\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[37]~58_combout\);

-- Location: LCCOMB_X14_Y6_N22
\Mod3|auto_generated|divider|divider|StageOut[36]~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\ = (!data_time_cp(2) & \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(2),
	datad => \Mod3|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[36]~59_combout\);

-- Location: LCCOMB_X15_Y6_N14
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Mod3|auto_generated|divider|divider|StageOut[39]~56_combout\) # ((\Mod3|auto_generated|divider|divider|StageOut[39]~65_combout\) # 
-- (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[39]~56_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[39]~65_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X15_Y6_N16
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\ = CARRY((!\Mod3|auto_generated|divider|divider|StageOut[40]~64_combout\ & (!\Mod3|auto_generated|divider|divider|StageOut[40]~55_combout\ & 
-- !\Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod3|auto_generated|divider|divider|StageOut[40]~64_combout\,
	datab => \Mod3|auto_generated|divider|divider|StageOut[40]~55_combout\,
	datad => VCC,
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	cout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\);

-- Location: LCCOMB_X15_Y6_N18
\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[6]~11_cout\,
	combout => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X15_Y5_N4
\Mod3|auto_generated|divider|divider|StageOut[43]~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod3|auto_generated|divider|divider|StageOut[43]~61_combout\ = (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((!data_time_cp(1)))) # (!\Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & 
-- (\Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => data_time_cp(1),
	datad => \Mod3|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod3|auto_generated|divider|divider|StageOut[43]~61_combout\);

-- Location: LCCOMB_X15_Y5_N2
\tmp_seg7data[1]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~22_combout\ = (\tmp_seg7data[3]~3_combout\ & (((\Mod3|auto_generated|divider|divider|StageOut[43]~61_combout\) # (\tmp_seg7data[3]~2_combout\)))) # (!\tmp_seg7data[3]~3_combout\ & 
-- (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((!\tmp_seg7data[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datab => \tmp_seg7data[3]~3_combout\,
	datac => \Mod3|auto_generated|divider|divider|StageOut[43]~61_combout\,
	datad => \tmp_seg7data[3]~2_combout\,
	combout => \tmp_seg7data[1]~22_combout\);

-- Location: LCCOMB_X18_Y5_N0
\tmp_seg7data[1]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~23_combout\ = (\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[1]~22_combout\ & (\Mod2|auto_generated|divider|divider|StageOut[43]~61_combout\)) # (!\tmp_seg7data[1]~22_combout\ & 
-- ((!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\))))) # (!\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod2|auto_generated|divider|divider|StageOut[43]~61_combout\,
	datab => \tmp_seg7data[3]~2_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \tmp_seg7data[1]~22_combout\,
	combout => \tmp_seg7data[1]~23_combout\);

-- Location: LCFF_X18_Y11_N29
\data_time_pp[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add7~10_combout\,
	ena => \data_time_pp[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_pp(5));

-- Location: LCCOMB_X12_Y10_N14
\Add24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~2_combout\ = (data_time_pp(1) & ((data_time_cp(1) & ((\Add24~1\) # (GND))) # (!data_time_cp(1) & (!\Add24~1\)))) # (!data_time_pp(1) & ((data_time_cp(1) & (!\Add24~1\)) # (!data_time_cp(1) & (\Add24~1\ & VCC))))
-- \Add24~3\ = CARRY((data_time_pp(1) & ((data_time_cp(1)) # (!\Add24~1\))) # (!data_time_pp(1) & (data_time_cp(1) & !\Add24~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(1),
	datab => data_time_cp(1),
	datad => VCC,
	cin => \Add24~1\,
	combout => \Add24~2_combout\,
	cout => \Add24~3\);

-- Location: LCCOMB_X12_Y10_N16
\Add24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~4_combout\ = ((data_time_pp(2) $ (data_time_cp(2) $ (!\Add24~3\)))) # (GND)
-- \Add24~5\ = CARRY((data_time_pp(2) & (!data_time_cp(2) & !\Add24~3\)) # (!data_time_pp(2) & ((!\Add24~3\) # (!data_time_cp(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(2),
	datab => data_time_cp(2),
	datad => VCC,
	cin => \Add24~3\,
	combout => \Add24~4_combout\,
	cout => \Add24~5\);

-- Location: LCCOMB_X12_Y10_N20
\Add24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add24~8_combout\ = ((data_time_pp(4) $ (data_time_cp(4) $ (\Add24~7\)))) # (GND)
-- \Add24~9\ = CARRY((data_time_pp(4) & ((!\Add24~7\) # (!data_time_cp(4)))) # (!data_time_pp(4) & (!data_time_cp(4) & !\Add24~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(4),
	datab => data_time_cp(4),
	datad => VCC,
	cin => \Add24~7\,
	combout => \Add24~8_combout\,
	cout => \Add24~9\);

-- Location: LCCOMB_X8_Y9_N14
\Add25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~6_combout\ = (\Add24~6_combout\ & (!\Add25~5\)) # (!\Add24~6_combout\ & ((\Add25~5\) # (GND)))
-- \Add25~7\ = CARRY((!\Add25~5\) # (!\Add24~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add24~6_combout\,
	datad => VCC,
	cin => \Add25~5\,
	combout => \Add25~6_combout\,
	cout => \Add25~7\);

-- Location: LCCOMB_X8_Y9_N16
\Add25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~8_combout\ = (\Add24~8_combout\ & (\Add25~7\ $ (GND))) # (!\Add24~8_combout\ & (!\Add25~7\ & VCC))
-- \Add25~9\ = CARRY((\Add24~8_combout\ & !\Add25~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add24~8_combout\,
	datad => VCC,
	cin => \Add25~7\,
	combout => \Add25~8_combout\,
	cout => \Add25~9\);

-- Location: LCCOMB_X8_Y9_N22
\Add25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~14_combout\ = (\Add24~14_combout\ & (!\Add25~13\)) # (!\Add24~14_combout\ & ((\Add25~13\) # (GND)))
-- \Add25~15\ = CARRY((!\Add25~13\) # (!\Add24~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add24~14_combout\,
	datad => VCC,
	cin => \Add25~13\,
	combout => \Add25~14_combout\,
	cout => \Add25~15\);

-- Location: LCCOMB_X8_Y9_N24
\Add25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add25~16_combout\ = !\Add25~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add25~15\,
	combout => \Add25~16_combout\);

-- Location: LCCOMB_X9_Y9_N0
\Add26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~0_combout\ = (\Add25~0_combout\ & ((GND) # (!data_time_count(0)))) # (!\Add25~0_combout\ & (data_time_count(0) $ (GND)))
-- \Add26~1\ = CARRY((\Add25~0_combout\) # (!data_time_count(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~0_combout\,
	datab => data_time_count(0),
	datad => VCC,
	combout => \Add26~0_combout\,
	cout => \Add26~1\);

-- Location: LCCOMB_X9_Y9_N2
\Add26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~2_combout\ = (\Add25~2_combout\ & ((data_time_count(1) & (!\Add26~1\)) # (!data_time_count(1) & (\Add26~1\ & VCC)))) # (!\Add25~2_combout\ & ((data_time_count(1) & ((\Add26~1\) # (GND))) # (!data_time_count(1) & (!\Add26~1\))))
-- \Add26~3\ = CARRY((\Add25~2_combout\ & (data_time_count(1) & !\Add26~1\)) # (!\Add25~2_combout\ & ((data_time_count(1)) # (!\Add26~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~2_combout\,
	datab => data_time_count(1),
	datad => VCC,
	cin => \Add26~1\,
	combout => \Add26~2_combout\,
	cout => \Add26~3\);

-- Location: LCCOMB_X9_Y9_N4
\Add26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~4_combout\ = ((\Add25~4_combout\ $ (data_time_count(2) $ (\Add26~3\)))) # (GND)
-- \Add26~5\ = CARRY((\Add25~4_combout\ & ((!\Add26~3\) # (!data_time_count(2)))) # (!\Add25~4_combout\ & (!data_time_count(2) & !\Add26~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~4_combout\,
	datab => data_time_count(2),
	datad => VCC,
	cin => \Add26~3\,
	combout => \Add26~4_combout\,
	cout => \Add26~5\);

-- Location: LCCOMB_X9_Y9_N6
\Add26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~6_combout\ = (data_time_count(3) & ((\Add25~6_combout\ & (!\Add26~5\)) # (!\Add25~6_combout\ & ((\Add26~5\) # (GND))))) # (!data_time_count(3) & ((\Add25~6_combout\ & (\Add26~5\ & VCC)) # (!\Add25~6_combout\ & (!\Add26~5\))))
-- \Add26~7\ = CARRY((data_time_count(3) & ((!\Add26~5\) # (!\Add25~6_combout\))) # (!data_time_count(3) & (!\Add25~6_combout\ & !\Add26~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(3),
	datab => \Add25~6_combout\,
	datad => VCC,
	cin => \Add26~5\,
	combout => \Add26~6_combout\,
	cout => \Add26~7\);

-- Location: LCCOMB_X9_Y9_N8
\Add26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~8_combout\ = ((data_time_count(4) $ (\Add25~8_combout\ $ (\Add26~7\)))) # (GND)
-- \Add26~9\ = CARRY((data_time_count(4) & (\Add25~8_combout\ & !\Add26~7\)) # (!data_time_count(4) & ((\Add25~8_combout\) # (!\Add26~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(4),
	datab => \Add25~8_combout\,
	datad => VCC,
	cin => \Add26~7\,
	combout => \Add26~8_combout\,
	cout => \Add26~9\);

-- Location: LCCOMB_X9_Y9_N10
\Add26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~10_combout\ = (\Add25~10_combout\ & ((data_time_count(5) & (!\Add26~9\)) # (!data_time_count(5) & (\Add26~9\ & VCC)))) # (!\Add25~10_combout\ & ((data_time_count(5) & ((\Add26~9\) # (GND))) # (!data_time_count(5) & (!\Add26~9\))))
-- \Add26~11\ = CARRY((\Add25~10_combout\ & (data_time_count(5) & !\Add26~9\)) # (!\Add25~10_combout\ & ((data_time_count(5)) # (!\Add26~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add25~10_combout\,
	datab => data_time_count(5),
	datad => VCC,
	cin => \Add26~9\,
	combout => \Add26~10_combout\,
	cout => \Add26~11\);

-- Location: LCCOMB_X9_Y9_N14
\Add26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~14_combout\ = (data_time_count(7) & ((\Add25~14_combout\ & (!\Add26~13\)) # (!\Add25~14_combout\ & ((\Add26~13\) # (GND))))) # (!data_time_count(7) & ((\Add25~14_combout\ & (\Add26~13\ & VCC)) # (!\Add25~14_combout\ & (!\Add26~13\))))
-- \Add26~15\ = CARRY((data_time_count(7) & ((!\Add26~13\) # (!\Add25~14_combout\))) # (!data_time_count(7) & (!\Add25~14_combout\ & !\Add26~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(7),
	datab => \Add25~14_combout\,
	datad => VCC,
	cin => \Add26~13\,
	combout => \Add26~14_combout\,
	cout => \Add26~15\);

-- Location: LCCOMB_X9_Y9_N16
\Add26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~16_combout\ = ((data_time_count(8) $ (\Add25~16_combout\ $ (\Add26~15\)))) # (GND)
-- \Add26~17\ = CARRY((data_time_count(8) & (\Add25~16_combout\ & !\Add26~15\)) # (!data_time_count(8) & ((\Add25~16_combout\) # (!\Add26~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(8),
	datab => \Add25~16_combout\,
	datad => VCC,
	cin => \Add26~15\,
	combout => \Add26~16_combout\,
	cout => \Add26~17\);

-- Location: LCCOMB_X9_Y9_N20
\Add26~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add26~20_combout\ = !\Add26~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add26~19\,
	combout => \Add26~20_combout\);

-- Location: LCCOMB_X8_Y5_N12
\Add22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~2_combout\ = (\Add22~1\ & (\Add26~2_combout\ $ ((\Add26~20_combout\)))) # (!\Add22~1\ & ((\Add26~2_combout\ $ (!\Add26~20_combout\)) # (GND)))
-- \Add22~3\ = CARRY((\Add26~2_combout\ $ (\Add26~20_combout\)) # (!\Add22~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~2_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	cin => \Add22~1\,
	combout => \Add22~2_combout\,
	cout => \Add22~3\);

-- Location: LCCOMB_X8_Y5_N14
\Add22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~4_combout\ = (\Add22~3\ & ((\Add26~4_combout\ $ (!\Add26~20_combout\)))) # (!\Add22~3\ & (\Add26~4_combout\ $ (\Add26~20_combout\ $ (GND))))
-- \Add22~5\ = CARRY((!\Add22~3\ & (\Add26~4_combout\ $ (!\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~4_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	cin => \Add22~3\,
	combout => \Add22~4_combout\,
	cout => \Add22~5\);

-- Location: LCCOMB_X8_Y5_N16
\Add22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~6_combout\ = (\Add22~5\ & (\Add26~6_combout\ $ ((\Add26~20_combout\)))) # (!\Add22~5\ & ((\Add26~6_combout\ $ (!\Add26~20_combout\)) # (GND)))
-- \Add22~7\ = CARRY((\Add26~6_combout\ $ (\Add26~20_combout\)) # (!\Add22~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~6_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	cin => \Add22~5\,
	combout => \Add22~6_combout\,
	cout => \Add22~7\);

-- Location: LCCOMB_X8_Y5_N18
\Add22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~8_combout\ = (\Add22~7\ & ((\Add26~20_combout\ $ (!\Add26~8_combout\)))) # (!\Add22~7\ & (\Add26~20_combout\ $ (\Add26~8_combout\ $ (GND))))
-- \Add22~9\ = CARRY((!\Add22~7\ & (\Add26~20_combout\ $ (!\Add26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Add26~8_combout\,
	datad => VCC,
	cin => \Add22~7\,
	combout => \Add22~8_combout\,
	cout => \Add22~9\);

-- Location: LCCOMB_X8_Y5_N20
\Add22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~10_combout\ = (\Add22~9\ & (\Add26~20_combout\ $ ((\Add26~10_combout\)))) # (!\Add22~9\ & ((\Add26~20_combout\ $ (!\Add26~10_combout\)) # (GND)))
-- \Add22~11\ = CARRY((\Add26~20_combout\ $ (\Add26~10_combout\)) # (!\Add22~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Add26~10_combout\,
	datad => VCC,
	cin => \Add22~9\,
	combout => \Add22~10_combout\,
	cout => \Add22~11\);

-- Location: LCCOMB_X8_Y5_N22
\Add22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~12_combout\ = (\Add22~11\ & ((\Add26~12_combout\ $ (!\Add26~20_combout\)))) # (!\Add22~11\ & (\Add26~12_combout\ $ (\Add26~20_combout\ $ (GND))))
-- \Add22~13\ = CARRY((!\Add22~11\ & (\Add26~12_combout\ $ (!\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~12_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	cin => \Add22~11\,
	combout => \Add22~12_combout\,
	cout => \Add22~13\);

-- Location: LCCOMB_X8_Y5_N24
\Add22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~14_combout\ = (\Add22~13\ & (\Add26~14_combout\ $ ((\Add26~20_combout\)))) # (!\Add22~13\ & ((\Add26~14_combout\ $ (!\Add26~20_combout\)) # (GND)))
-- \Add22~15\ = CARRY((\Add26~14_combout\ $ (\Add26~20_combout\)) # (!\Add22~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~14_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	cin => \Add22~13\,
	combout => \Add22~14_combout\,
	cout => \Add22~15\);

-- Location: LCCOMB_X8_Y5_N26
\Add22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~16_combout\ = (\Add22~15\ & ((\Add26~16_combout\ $ (!\Add26~20_combout\)))) # (!\Add22~15\ & (\Add26~16_combout\ $ (\Add26~20_combout\ $ (GND))))
-- \Add22~17\ = CARRY((!\Add22~15\ & (\Add26~16_combout\ $ (!\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~16_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	cin => \Add22~15\,
	combout => \Add22~16_combout\,
	cout => \Add22~17\);

-- Location: LCCOMB_X8_Y5_N28
\Add22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~18_combout\ = (\Add22~17\ & (\Add26~18_combout\ $ ((\Add26~20_combout\)))) # (!\Add22~17\ & ((\Add26~18_combout\ $ (!\Add26~20_combout\)) # (GND)))
-- \Add22~19\ = CARRY((\Add26~18_combout\ $ (\Add26~20_combout\)) # (!\Add22~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~18_combout\,
	datab => \Add26~20_combout\,
	datad => VCC,
	cin => \Add22~17\,
	combout => \Add22~18_combout\,
	cout => \Add22~19\);

-- Location: LCCOMB_X6_Y5_N4
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = \Add22~16_combout\ $ (VCC)
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY(\Add22~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add22~16_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X6_Y5_N6
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Add22~18_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & VCC)) # (!\Add22~18_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Add22~18_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Add22~18_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X6_Y5_N8
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Add22~20_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ $ (GND))) # (!\Add22~20_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & VCC))
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((\Add22~20_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Add22~20_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X6_Y5_N10
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\);

-- Location: LCCOMB_X6_Y5_N12
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ $ (GND)
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\);

-- Location: LCCOMB_X6_Y5_N14
\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X5_Y5_N28
\Mod1|auto_generated|divider|divider|StageOut[70]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[70]~138_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[70]~138_combout\);

-- Location: LCCOMB_X6_Y5_N24
\Mod1|auto_generated|divider|divider|StageOut[69]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[69]~139_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[69]~139_combout\);

-- Location: LCCOMB_X8_Y5_N30
\Add22~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add22~20_combout\ = !\Add22~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Add22~19\,
	combout => \Add22~20_combout\);

-- Location: LCCOMB_X6_Y5_N30
\Mod1|auto_generated|divider|divider|StageOut[68]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[68]~140_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Add22~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add22~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[68]~140_combout\);

-- Location: LCCOMB_X6_Y5_N20
\Mod1|auto_generated|divider|divider|StageOut[67]~142\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[67]~142_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Add22~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add22~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[67]~142_combout\);

-- Location: LCCOMB_X6_Y5_N0
\Mod1|auto_generated|divider|divider|StageOut[66]~144\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[66]~144_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Add22~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add22~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[66]~144_combout\);

-- Location: LCCOMB_X5_Y5_N26
\Mod1|auto_generated|divider|divider|StageOut[65]~146\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[65]~146_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & \Add22~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add22~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[65]~146_combout\);

-- Location: LCCOMB_X5_Y5_N2
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[65]~147_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[65]~146_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[65]~147_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[65]~146_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[65]~147_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[65]~146_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X5_Y5_N4
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[66]~145_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[66]~144_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[66]~145_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[66]~144_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[66]~145_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[66]~144_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[66]~145_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[66]~144_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X5_Y5_N6
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[67]~143_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[67]~142_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[67]~143_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[67]~142_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[67]~143_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[67]~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[67]~143_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[67]~142_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X5_Y5_N8
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[68]~141_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[68]~140_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[68]~141_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[68]~140_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[68]~141_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[68]~140_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[68]~141_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[68]~140_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X5_Y5_N10
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|StageOut[69]~139_combout\ & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))) # 
-- (!\Mod1|auto_generated|divider|divider|StageOut[69]~139_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ $ (GND)))
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[69]~139_combout\) # (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|StageOut[69]~139_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\);

-- Location: LCCOMB_X5_Y5_N14
\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\);

-- Location: LCCOMB_X5_Y5_N22
\Mod1|auto_generated|divider|divider|StageOut[84]~221\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\);

-- Location: LCCOMB_X6_Y5_N16
\Mod1|auto_generated|divider|divider|StageOut[83]~222\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & 
-- \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\);

-- Location: LCCOMB_X5_Y4_N30
\Mod1|auto_generated|divider|divider|StageOut[82]~150\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[82]~150_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[82]~150_combout\);

-- Location: LCCOMB_X5_Y4_N28
\Mod1|auto_generated|divider|divider|StageOut[81]~151\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[81]~151_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[81]~151_combout\);

-- Location: LCCOMB_X5_Y4_N2
\Mod1|auto_generated|divider|divider|StageOut[80]~152\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[80]~152_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[80]~152_combout\);

-- Location: LCCOMB_X5_Y5_N18
\Mod1|auto_generated|divider|divider|StageOut[79]~153\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[79]~153_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Add22~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Add22~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[79]~153_combout\);

-- Location: LCCOMB_X6_Y4_N8
\Mod1|auto_generated|divider|divider|StageOut[78]~155\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[78]~155_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Add22~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Add22~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[78]~155_combout\);

-- Location: LCCOMB_X5_Y4_N4
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[78]~156_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[78]~155_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[78]~156_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[78]~155_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[78]~156_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[78]~155_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X5_Y4_N6
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[79]~154_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[79]~153_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[79]~154_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[79]~153_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[79]~154_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[79]~153_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[79]~154_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[79]~153_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X5_Y4_N8
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[80]~152_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[80]~152_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[80]~152_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[80]~152_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X5_Y4_N14
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[83]~149_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[83]~149_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[83]~149_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[83]~149_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\);

-- Location: LCCOMB_X5_Y4_N16
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[84]~148_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[84]~148_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[84]~148_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[84]~148_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\);

-- Location: LCCOMB_X5_Y4_N18
\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\);

-- Location: LCCOMB_X4_Y3_N4
\Mod1|auto_generated|divider|divider|StageOut[98]~157\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~157_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~157_combout\);

-- Location: LCCOMB_X5_Y4_N26
\Mod1|auto_generated|divider|divider|StageOut[97]~224\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[83]~222_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\);

-- Location: LCCOMB_X6_Y5_N18
\Mod1|auto_generated|divider|divider|StageOut[82]~258\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Add22~20_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add22~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\);

-- Location: LCCOMB_X6_Y4_N16
\Mod1|auto_generated|divider|divider|StageOut[96]~225\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[82]~258_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\);

-- Location: LCCOMB_X6_Y5_N28
\Mod1|auto_generated|divider|divider|StageOut[81]~259\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add22~18_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Add22~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\);

-- Location: LCCOMB_X5_Y4_N20
\Mod1|auto_generated|divider|divider|StageOut[95]~226\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[81]~259_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\);

-- Location: LCCOMB_X6_Y5_N22
\Mod1|auto_generated|divider|divider|StageOut[80]~260\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Add22~16_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Add22~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\);

-- Location: LCCOMB_X5_Y4_N22
\Mod1|auto_generated|divider|divider|StageOut[94]~227\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[80]~260_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\);

-- Location: LCCOMB_X5_Y5_N30
\Mod1|auto_generated|divider|divider|StageOut[93]~261\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & ((\Add22~14_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Add22~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\);

-- Location: LCCOMB_X4_Y3_N16
\Mod1|auto_generated|divider|divider|StageOut[92]~164\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[92]~164_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[92]~164_combout\);

-- Location: LCCOMB_X4_Y3_N28
\Mod1|auto_generated|divider|divider|StageOut[91]~166\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[91]~166_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Add22~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datad => \Add22~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[91]~166_combout\);

-- Location: LCCOMB_X5_Y3_N14
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[93]~162_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[93]~162_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[93]~162_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[93]~162_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X5_Y3_N16
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[94]~161_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[94]~161_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[94]~161_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[94]~161_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\);

-- Location: LCCOMB_X5_Y3_N18
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((((\Mod1|auto_generated|divider|divider|StageOut[95]~160_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ & ((\Mod1|auto_generated|divider|divider|StageOut[95]~160_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[95]~160_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[95]~160_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[95]~226_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\);

-- Location: LCCOMB_X5_Y3_N20
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[96]~159_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[96]~159_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[96]~159_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[96]~159_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11\);

-- Location: LCCOMB_X5_Y3_N24
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[98]~157_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[98]~157_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[98]~157_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[98]~157_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\);

-- Location: LCCOMB_X5_Y3_N26
\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\);

-- Location: LCCOMB_X5_Y5_N0
\Mod1|auto_generated|divider|divider|StageOut[98]~223\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_6_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[84]~221_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\);

-- Location: LCCOMB_X5_Y3_N2
\Mod1|auto_generated|divider|divider|StageOut[112]~228\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[98]~223_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\);

-- Location: LCCOMB_X5_Y3_N4
\Mod1|auto_generated|divider|divider|StageOut[111]~229\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[97]~224_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\);

-- Location: LCCOMB_X5_Y3_N28
\Mod1|auto_generated|divider|divider|StageOut[110]~169\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[110]~169_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[110]~169_combout\);

-- Location: LCCOMB_X6_Y3_N28
\Mod1|auto_generated|divider|divider|StageOut[109]~170\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[109]~170_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[109]~170_combout\);

-- Location: LCCOMB_X4_Y3_N0
\Mod1|auto_generated|divider|divider|StageOut[108]~232\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[94]~227_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\);

-- Location: LCCOMB_X9_Y3_N4
\Mod1|auto_generated|divider|divider|StageOut[107]~172\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[107]~172_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[107]~172_combout\);

-- Location: LCCOMB_X4_Y3_N30
\Mod1|auto_generated|divider|divider|StageOut[106]~262\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & ((\Add22~12_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datad => \Add22~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\);

-- Location: LCCOMB_X6_Y4_N10
\Mod1|auto_generated|divider|divider|StageOut[105]~174\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[105]~174_combout\ = (\Add22~10_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add22~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[105]~174_combout\);

-- Location: LCCOMB_X7_Y3_N8
\Mod1|auto_generated|divider|divider|StageOut[104]~176\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[104]~176_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Add22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Add22~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[104]~176_combout\);

-- Location: LCCOMB_X6_Y3_N2
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[104]~177_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[104]~176_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[104]~177_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[104]~176_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[104]~177_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[104]~176_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X6_Y3_N6
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[106]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[106]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[106]~173_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[106]~173_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[106]~262_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X6_Y3_N8
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[107]~172_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[107]~172_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[107]~172_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[107]~172_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\);

-- Location: LCCOMB_X6_Y3_N12
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (((\Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[109]~170_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ & (!\Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[109]~170_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[109]~170_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[109]~170_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\);

-- Location: LCCOMB_X6_Y3_N14
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[110]~169_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[110]~169_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[110]~169_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[110]~169_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\);

-- Location: LCCOMB_X6_Y3_N16
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[111]~168_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[111]~168_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[111]~168_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[111]~168_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[111]~229_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\);

-- Location: LCCOMB_X6_Y3_N18
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[112]~167_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[112]~167_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[112]~167_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[112]~167_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\);

-- Location: LCCOMB_X9_Y3_N30
\Mod1|auto_generated|divider|divider|StageOut[126]~178\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~178_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~178_combout\);

-- Location: LCCOMB_X6_Y3_N20
\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\);

-- Location: LCCOMB_X7_Y3_N4
\Mod1|auto_generated|divider|divider|StageOut[125]~179\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[125]~179_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[125]~179_combout\);

-- Location: LCCOMB_X6_Y4_N2
\Mod1|auto_generated|divider|divider|StageOut[110]~230\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[96]~225_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\);

-- Location: LCCOMB_X6_Y4_N4
\Mod1|auto_generated|divider|divider|StageOut[124]~236\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[110]~230_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\);

-- Location: LCCOMB_X6_Y3_N30
\Mod1|auto_generated|divider|divider|StageOut[123]~237\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[109]~231_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\);

-- Location: LCCOMB_X4_Y3_N26
\Mod1|auto_generated|divider|divider|StageOut[122]~238\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[108]~232_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\);

-- Location: LCCOMB_X5_Y3_N30
\Mod1|auto_generated|divider|divider|StageOut[107]~233\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\ & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[8]~14_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[93]~261_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\);

-- Location: LCCOMB_X9_Y3_N24
\Mod1|auto_generated|divider|divider|StageOut[121]~239\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[107]~233_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\);

-- Location: LCCOMB_X7_Y3_N28
\Mod1|auto_generated|divider|divider|StageOut[120]~184\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[120]~184_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[120]~184_combout\);

-- Location: LCCOMB_X7_Y3_N24
\Mod1|auto_generated|divider|divider|StageOut[119]~263\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & ((\Add22~10_combout\))) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Add22~10_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\);

-- Location: LCCOMB_X8_Y3_N26
\Mod1|auto_generated|divider|divider|StageOut[118]~186\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[118]~186_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Add22~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Add22~8_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[118]~186_combout\);

-- Location: LCCOMB_X8_Y3_N22
\Mod1|auto_generated|divider|divider|StageOut[117]~189\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[117]~189_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Add22~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Add22~6_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[117]~189_combout\);

-- Location: LCCOMB_X8_Y3_N0
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ = (((\Mod1|auto_generated|divider|divider|StageOut[117]~188_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[117]~189_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[117]~188_combout\) # (\Mod1|auto_generated|divider|divider|StageOut[117]~189_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[117]~188_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[117]~189_combout\,
	datad => VCC,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X8_Y3_N4
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[119]~185_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[119]~185_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[119]~185_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[119]~185_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[119]~263_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X8_Y3_N6
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[120]~184_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[120]~184_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[120]~184_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[120]~184_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X8_Y3_N12
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((((\Mod1|auto_generated|divider|divider|StageOut[123]~181_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\ & ((\Mod1|auto_generated|divider|divider|StageOut[123]~181_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[123]~181_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[123]~181_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[6]~11\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\);

-- Location: LCCOMB_X8_Y3_N14
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (((\Mod1|auto_generated|divider|divider|StageOut[124]~180_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\ & (!\Mod1|auto_generated|divider|divider|StageOut[124]~180_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[124]~180_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[124]~180_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~13\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\);

-- Location: LCCOMB_X8_Y3_N16
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((((\Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[125]~179_combout\))))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\ & ((\Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|StageOut[125]~179_combout\) # (GND))))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[125]~179_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[125]~235_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[125]~179_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~15\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\);

-- Location: LCCOMB_X8_Y3_N18
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (((\Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[126]~178_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\ & (!\Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[126]~178_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[126]~178_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[126]~178_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~17\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\);

-- Location: LCCOMB_X8_Y3_N20
\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ = \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~19\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\);

-- Location: LCCOMB_X6_Y3_N26
\Mod1|auto_generated|divider|divider|StageOut[126]~234\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\ & \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[112]~228_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_8_result_int[8]~14_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\);

-- Location: LCCOMB_X9_Y3_N26
\Mod1|auto_generated|divider|divider|StageOut[140]~241\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[9]~16_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[126]~234_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\);

-- Location: LCCOMB_X8_Y3_N28
\Mod1|auto_generated|divider|divider|StageOut[139]~191\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[139]~191_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[139]~191_combout\);

-- Location: LCCOMB_X6_Y4_N22
\Mod1|auto_generated|divider|divider|StageOut[138]~243\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[124]~236_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\);

-- Location: LCCOMB_X9_Y3_N6
\Mod1|auto_generated|divider|divider|StageOut[137]~193\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[137]~193_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[137]~193_combout\);

-- Location: LCCOMB_X7_Y3_N22
\Mod1|auto_generated|divider|divider|StageOut[136]~245\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[122]~238_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[136]~245_combout\);

-- Location: LCCOMB_X9_Y3_N22
\Mod1|auto_generated|divider|divider|StageOut[135]~246\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[4]~6_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[121]~239_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\);

-- Location: LCCOMB_X6_Y4_N24
\Mod1|auto_generated|divider|divider|StageOut[134]~196\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~196_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~196_combout\);

-- Location: LCCOMB_X6_Y4_N6
\Mod1|auto_generated|divider|divider|StageOut[133]~197\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[133]~197_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[133]~197_combout\);

-- Location: LCCOMB_X7_Y3_N26
\Mod1|auto_generated|divider|divider|StageOut[132]~264\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & (\Add22~8_combout\)) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datac => \Add22~8_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\);

-- Location: LCCOMB_X6_Y4_N26
\Mod1|auto_generated|divider|divider|StageOut[131]~200\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[131]~200_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[131]~200_combout\);

-- Location: LCCOMB_X8_Y4_N30
\Mod1|auto_generated|divider|divider|StageOut[130]~202\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[130]~202_combout\ = (!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Add22~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Add22~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[130]~202_combout\);

-- Location: LCCOMB_X7_Y4_N4
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (((\Mod1|auto_generated|divider|divider|StageOut[131]~199_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[131]~200_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~199_combout\ & 
-- (!\Mod1|auto_generated|divider|divider|StageOut[131]~200_combout\)))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[131]~199_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[131]~200_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[131]~199_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[131]~200_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\);

-- Location: LCCOMB_X7_Y4_N6
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & (((\Mod1|auto_generated|divider|divider|StageOut[132]~198_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\)))) # (!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((((\Mod1|auto_generated|divider|divider|StageOut[132]~198_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\)))))
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ & ((\Mod1|auto_generated|divider|divider|StageOut[132]~198_combout\) # 
-- (\Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[132]~198_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[132]~264_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\);

-- Location: LCCOMB_X7_Y4_N24
\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ = !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[11]~21\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\);

-- Location: LCCOMB_X9_Y3_N0
\Mod1|auto_generated|divider|divider|StageOut[154]~249\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[154]~249_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[140]~241_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[10]~18_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[154]~249_combout\);

-- Location: LCCOMB_X9_Y3_N10
\Mod1|auto_generated|divider|divider|StageOut[153]~250\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[153]~250_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[139]~242_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[9]~16_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[153]~250_combout\);

-- Location: LCCOMB_X6_Y4_N20
\Mod1|auto_generated|divider|divider|StageOut[152]~251\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[152]~251_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[138]~243_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[8]~14_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[152]~251_combout\);

-- Location: LCCOMB_X9_Y3_N28
\Mod1|auto_generated|divider|divider|StageOut[137]~244\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\) # 
-- ((!\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\ & \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[123]~237_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\);

-- Location: LCCOMB_X9_Y3_N12
\Mod1|auto_generated|divider|divider|StageOut[151]~252\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[151]~252_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[7]~12_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[137]~244_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[151]~252_combout\);

-- Location: LCCOMB_X8_Y4_N22
\Mod1|auto_generated|divider|divider|StageOut[150]~209\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[7]~12_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\);

-- Location: LCCOMB_X9_Y3_N14
\Mod1|auto_generated|divider|divider|StageOut[149]~254\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[149]~254_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	datad => \Mod1|auto_generated|divider|divider|StageOut[135]~246_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[149]~254_combout\);

-- Location: LCCOMB_X7_Y3_N20
\Mod1|auto_generated|divider|divider|StageOut[134]~247\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[120]~240_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datac => \Mod1|auto_generated|divider|divider|add_sub_9_result_int[10]~18_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\);

-- Location: LCCOMB_X7_Y3_N18
\Mod1|auto_generated|divider|divider|StageOut[148]~255\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[148]~255_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & ((\Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\) # 
-- ((\Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datac => \Mod1|auto_generated|divider|divider|StageOut[134]~247_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_10_result_int[11]~20_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[148]~255_combout\);

-- Location: LCCOMB_X8_Y4_N4
\Mod1|auto_generated|divider|divider|StageOut[147]~212\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[4]~6_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\);

-- Location: LCCOMB_X8_Y4_N18
\Mod1|auto_generated|divider|divider|StageOut[146]~213\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[3]~4_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[146]~213_combout\);

-- Location: LCCOMB_X8_Y4_N24
\Mod1|auto_generated|divider|divider|StageOut[145]~214\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\ & !\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[2]~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[145]~214_combout\);

-- Location: LCCOMB_X8_Y4_N6
\Mod1|auto_generated|divider|divider|StageOut[144]~215\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\ & \Add22~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	datad => \Add22~4_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[144]~215_combout\);

-- Location: LCCOMB_X8_Y4_N28
\Mod1|auto_generated|divider|divider|StageOut[143]~203\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\ = (\Add22~2_combout\ & \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add22~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_11_result_int[12]~22_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[143]~203_combout\);

-- Location: LCCOMB_X9_Y4_N12
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[147]~256_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[147]~256_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[147]~212_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[4]~7\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\);

-- Location: LCCOMB_X9_Y4_N14
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[148]~255_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[148]~211_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[148]~255_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[5]~9_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\);

-- Location: LCCOMB_X9_Y4_N16
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[149]~254_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[149]~210_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[149]~254_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[6]~11_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\);

-- Location: LCCOMB_X9_Y4_N18
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[150]~253_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[150]~253_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[150]~209_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[7]~13_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\);

-- Location: LCCOMB_X9_Y4_N20
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[151]~208_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[151]~252_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[151]~208_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[151]~252_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[8]~15_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\);

-- Location: LCCOMB_X9_Y4_N22
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[152]~207_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[152]~251_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[152]~207_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[152]~251_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[9]~17_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\);

-- Location: LCCOMB_X9_Y4_N24
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\ = CARRY((\Mod1|auto_generated|divider|divider|StageOut[153]~206_combout\) # ((\Mod1|auto_generated|divider|divider|StageOut[153]~250_combout\) # 
-- (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[153]~206_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[153]~250_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[10]~19_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\);

-- Location: LCCOMB_X9_Y4_N26
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\ = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[154]~205_combout\ & (!\Mod1|auto_generated|divider|divider|StageOut[154]~249_combout\ & 
-- !\Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|StageOut[154]~205_combout\,
	datab => \Mod1|auto_generated|divider|divider|StageOut[154]~249_combout\,
	datad => VCC,
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[11]~21_cout\,
	cout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\);

-- Location: LCCOMB_X9_Y4_N28
\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ = \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[12]~23_cout\,
	combout => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\);

-- Location: LCCOMB_X8_Y4_N26
\Mod1|auto_generated|divider|divider|StageOut[157]~217\ : cycloneii_lcell_comb
-- Equation(s):
-- \Mod1|auto_generated|divider|divider|StageOut[157]~217_combout\ = (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & ((\Add22~2_combout\))) # (!\Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\ & 
-- (\Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[1]~0_combout\,
	datac => \Add22~2_combout\,
	datad => \Mod1|auto_generated|divider|divider|add_sub_12_result_int[13]~24_combout\,
	combout => \Mod1|auto_generated|divider|divider|StageOut[157]~217_combout\);

-- Location: LCCOMB_X8_Y5_N8
\tmp_seg7data~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~13_combout\ = \Add22~0_combout\ $ (\Add26~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add22~0_combout\,
	datad => \Add26~20_combout\,
	combout => \tmp_seg7data~13_combout\);

-- Location: LCCOMB_X13_Y9_N2
\data_mode_led~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_mode_led~10_combout\ = (\data_mode_led[0]~5_combout\ & (!data_time_count(9) & (\LessThan2~16_combout\))) # (!\data_mode_led[0]~5_combout\ & (((\data_mode_led~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_count(9),
	datab => \LessThan2~16_combout\,
	datac => \data_mode_led~6_combout\,
	datad => \data_mode_led[0]~5_combout\,
	combout => \data_mode_led~10_combout\);

-- Location: LCFF_X13_Y9_N3
\data_mode_led[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_s~clkctrl_outclk\,
	datain => \data_mode_led~10_combout\,
	aclr => \process_3~0_combout\,
	ena => \data_mode_led[0]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_mode_led(1));

-- Location: LCCOMB_X10_Y6_N0
\Equal13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Equal13~0_combout\ = (!data_mode_led(1) & !data_mode_led(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_mode_led(1),
	datad => data_mode_led(0),
	combout => \Equal13~0_combout\);

-- Location: LCCOMB_X8_Y7_N24
\Div1|auto_generated|divider|my_abs_num|_~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~0_combout\ = \Add26~14_combout\ $ (\Add26~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Add26~14_combout\,
	datac => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~0_combout\);

-- Location: LCCOMB_X7_Y7_N20
\Div1|auto_generated|divider|my_abs_num|_~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|_~1_combout\ = \Add26~16_combout\ $ (\Add26~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add26~16_combout\,
	datad => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|_~1_combout\);

-- Location: LCCOMB_X9_Y9_N26
\Div1|auto_generated|divider|my_abs_num|cs2a[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ = (!\Add26~20_combout\ & (!\Add26~2_combout\ & (!\Add26~4_combout\ & !\Add26~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Add26~2_combout\,
	datac => \Add26~4_combout\,
	datad => \Add26~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\);

-- Location: LCCOMB_X8_Y5_N0
\Div1|auto_generated|divider|my_abs_num|cs2a[4]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((\Add26~6_combout\ & (\Add26~8_combout\ & \Add26~20_combout\)) # (!\Add26~6_combout\ & (!\Add26~8_combout\ & 
-- !\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~6_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datac => \Add26~8_combout\,
	datad => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\);

-- Location: LCCOMB_X8_Y5_N2
\Div1|auto_generated|divider|my_abs_num|cs2a[6]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & ((\Add26~12_combout\ & (\Add26~10_combout\ & \Add26~20_combout\)) # (!\Add26~12_combout\ & (!\Add26~10_combout\ & 
-- !\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~12_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datac => \Add26~10_combout\,
	datad => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\);

-- Location: LCCOMB_X7_Y7_N26
\Div1|auto_generated|divider|my_abs_num|cs2a[9]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\ = (!\Div1|auto_generated|divider|my_abs_num|_~2_combout\ & (!\Div1|auto_generated|divider|my_abs_num|_~0_combout\ & (!\Div1|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\);

-- Location: LCCOMB_X7_Y7_N6
\Div1|auto_generated|divider|my_abs_num|cs2a[8]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\ = \Add26~16_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & (!\Add26~14_combout\)) # (!\Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\ & 
-- ((\Add26~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011110110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~14_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	datac => \Add26~16_combout\,
	datad => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\);

-- Location: LCCOMB_X7_Y7_N10
\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = \Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\ $ (GND)
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY(!\Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X7_Y7_N18
\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_4_result_int[4]~7\,
	combout => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X7_Y7_N8
\Div1|auto_generated|divider|divider|StageOut[27]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[27]~73_combout\ = (\Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~3_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[27]~73_combout\);

-- Location: LCCOMB_X7_Y7_N22
\Div1|auto_generated|divider|divider|StageOut[26]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[26]~76_combout\ = (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[26]~76_combout\);

-- Location: LCCOMB_X6_Y6_N8
\Div1|auto_generated|divider|divider|StageOut[25]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[25]~77_combout\ = (!\Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\ & \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[25]~77_combout\);

-- Location: LCCOMB_X6_Y6_N26
\Div1|auto_generated|divider|divider|StageOut[24]~121\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[24]~121_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Add26~14_combout\ $ (\Add26~20_combout\ $ (!\Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Add26~14_combout\,
	datac => \Add26~20_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[24]~121_combout\);

-- Location: LCCOMB_X6_Y6_N18
\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[28]~72_combout\) # (!\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[28]~72_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\);

-- Location: LCCOMB_X6_Y6_N20
\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_5_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\);

-- Location: LCCOMB_X8_Y6_N28
\Div1|auto_generated|divider|my_abs_num|cs2a[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\ = \Add26~12_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & (!\Add26~10_combout\)) # (!\Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ & 
-- ((\Add26~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~12_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datac => \Add26~10_combout\,
	datad => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\);

-- Location: LCCOMB_X7_Y6_N2
\Div1|auto_generated|divider|divider|StageOut[30]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[30]~83_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[30]~83_combout\);

-- Location: LCCOMB_X7_Y6_N18
\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\Div1|auto_generated|divider|divider|StageOut[30]~84_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~83_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[30]~84_combout\) # (\Div1|auto_generated|divider|divider|StageOut[30]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[30]~84_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[30]~83_combout\,
	datad => VCC,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X7_Y7_N24
\Div1|auto_generated|divider|my_abs_num|cs2a[9]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\ = \Div1|auto_generated|divider|my_abs_num|_~2_combout\ $ (((!\Div1|auto_generated|divider|my_abs_num|_~0_combout\ & (!\Div1|auto_generated|divider|my_abs_num|_~1_combout\ & 
-- \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|_~2_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|_~0_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|_~1_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\);

-- Location: LCCOMB_X7_Y7_N2
\Div1|auto_generated|divider|divider|StageOut[33]~137\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[33]~137_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((!\Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs2a[9]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[33]~137_combout\);

-- Location: LCCOMB_X6_Y6_N22
\Div1|auto_generated|divider|divider|StageOut[32]~138\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[32]~138_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- ((!\Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[8]~5_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[32]~138_combout\);

-- Location: LCCOMB_X6_Y6_N28
\Div1|auto_generated|divider|divider|StageOut[31]~122\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[31]~122_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\ & (\Add26~14_combout\ $ (\Add26~20_combout\ $ (!\Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datab => \Add26~14_combout\,
	datac => \Add26~20_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[31]~122_combout\);

-- Location: LCCOMB_X7_Y6_N20
\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[31]~82_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[31]~122_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~82_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[31]~122_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[31]~82_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[31]~122_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[31]~82_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~122_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X7_Y6_N22
\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[32]~81_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~138_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[32]~81_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~138_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~81_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[32]~138_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[32]~81_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~138_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X7_Y6_N24
\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[33]~80_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[33]~137_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~80_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[33]~137_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[33]~80_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[33]~137_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[33]~80_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[33]~137_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\);

-- Location: LCCOMB_X6_Y6_N4
\Div1|auto_generated|divider|divider|StageOut[34]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\ = (\Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[4]~6_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\);

-- Location: LCCOMB_X7_Y6_N26
\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[34]~136_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[34]~79_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[34]~136_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[34]~79_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\);

-- Location: LCCOMB_X7_Y6_N28
\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\);

-- Location: LCCOMB_X7_Y6_N16
\Div1|auto_generated|divider|divider|StageOut[40]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\);

-- Location: LCCOMB_X7_Y6_N30
\Div1|auto_generated|divider|divider|StageOut[39]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~86_combout\);

-- Location: LCCOMB_X7_Y6_N6
\Div1|auto_generated|divider|divider|StageOut[38]~125\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[38]~125_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[31]~122_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[31]~122_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[38]~125_combout\);

-- Location: LCCOMB_X7_Y6_N4
\Div1|auto_generated|divider|divider|StageOut[37]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[37]~89_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[37]~89_combout\);

-- Location: LCCOMB_X8_Y6_N2
\Div1|auto_generated|divider|divider|StageOut[36]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[36]~90_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & (\Add26~20_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (!\Add26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datac => \Add26~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[36]~90_combout\);

-- Location: LCCOMB_X8_Y6_N24
\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[40]~123_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[40]~85_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[40]~123_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[40]~85_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\);

-- Location: LCCOMB_X8_Y6_N26
\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\);

-- Location: LCCOMB_X8_Y6_N6
\Div1|auto_generated|divider|divider|StageOut[44]~139\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[44]~139_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & 
-- (!\Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\)) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs2a[6]~6_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[44]~139_combout\);

-- Location: LCCOMB_X8_Y5_N4
\Div1|auto_generated|divider|divider|StageOut[43]~95\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[43]~95_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\ $ (\Add26~10_combout\ $ (!\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~1_combout\,
	datac => \Add26~10_combout\,
	datad => \Add26~20_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[43]~95_combout\);

-- Location: LCCOMB_X9_Y5_N0
\Div1|auto_generated|divider|my_abs_num|cs2a[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\ = \Add26~8_combout\ $ (((\Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & ((!\Add26~6_combout\))) # (!\Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ & 
-- (\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100011000110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Add26~8_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datad => \Add26~6_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\);

-- Location: LCCOMB_X9_Y6_N30
\Div1|auto_generated|divider|divider|StageOut[42]~98\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[42]~98_combout\);

-- Location: LCCOMB_X9_Y6_N2
\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[43]~96_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[43]~95_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~96_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[43]~95_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[43]~96_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[43]~95_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[43]~96_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~95_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X9_Y6_N4
\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\Div1|auto_generated|divider|divider|StageOut[44]~94_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~139_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\Div1|auto_generated|divider|divider|StageOut[44]~94_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~139_combout\)))))
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\Div1|auto_generated|divider|divider|StageOut[44]~94_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[44]~139_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[44]~94_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[44]~139_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X7_Y6_N0
\Div1|auto_generated|divider|divider|StageOut[39]~124\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[39]~124_combout\ = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[32]~138_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[32]~138_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_5_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[39]~124_combout\);

-- Location: LCCOMB_X8_Y6_N10
\Div1|auto_generated|divider|divider|StageOut[46]~126\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[46]~126_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[39]~124_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|StageOut[39]~124_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[46]~126_combout\);

-- Location: LCCOMB_X8_Y6_N4
\Div1|auto_generated|divider|divider|StageOut[45]~127\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[45]~127_combout\ = (\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[38]~125_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[38]~125_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[45]~127_combout\);

-- Location: LCCOMB_X9_Y6_N8
\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[46]~92_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[46]~126_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[46]~92_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[46]~126_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\);

-- Location: LCCOMB_X9_Y6_N10
\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\);

-- Location: LCCOMB_X9_Y6_N26
\Div1|auto_generated|divider|divider|StageOut[52]~99\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[52]~99_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[52]~99_combout\);

-- Location: LCCOMB_X9_Y7_N28
\Div1|auto_generated|divider|divider|StageOut[51]~100\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[51]~100_combout\ = (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[51]~100_combout\);

-- Location: LCCOMB_X9_Y5_N2
\Div1|auto_generated|divider|divider|StageOut[50]~130\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[50]~130_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[43]~95_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[43]~95_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[50]~130_combout\);

-- Location: LCCOMB_X9_Y5_N26
\Div1|auto_generated|divider|divider|StageOut[49]~102\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[49]~102_combout\ = (!\Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[49]~102_combout\);

-- Location: LCCOMB_X9_Y5_N22
\Div1|auto_generated|divider|divider|StageOut[48]~104\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[48]~104_combout\ = (\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Add26~20_combout\ $ (\Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (!\Add26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datad => \Add26~6_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[48]~104_combout\);

-- Location: LCCOMB_X9_Y5_N6
\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[49]~103_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[49]~102_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[49]~103_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[49]~102_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[49]~103_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[49]~102_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[49]~103_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[49]~102_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X9_Y5_N12
\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[52]~128_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[52]~99_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[52]~128_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[52]~99_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\);

-- Location: LCCOMB_X9_Y5_N14
\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_9_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\);

-- Location: LCCOMB_X9_Y5_N24
\Div1|auto_generated|divider|divider|StageOut[58]~131\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[58]~131_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[51]~129_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[51]~129_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[58]~131_combout\);

-- Location: LCCOMB_X10_Y5_N0
\Div1|auto_generated|divider|divider|StageOut[57]~132\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[57]~132_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[50]~130_combout\) # 
-- ((!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[50]~130_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[57]~132_combout\);

-- Location: LCCOMB_X9_Y5_N18
\Div1|auto_generated|divider|divider|StageOut[56]~140\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[56]~140_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & 
-- ((!\Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\))) # (!\Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datab => \Div1|auto_generated|divider|my_abs_num|cs2a[4]~7_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[56]~140_combout\);

-- Location: LCCOMB_X9_Y5_N28
\Div1|auto_generated|divider|divider|StageOut[55]~109\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[55]~109_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & (\Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\ $ (\Add26~6_combout\ $ (!\Add26~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~0_combout\,
	datab => \Add26~6_combout\,
	datac => \Add26~20_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[55]~109_combout\);

-- Location: LCCOMB_X9_Y9_N28
\Div1|auto_generated|divider|my_abs_num|cs2a[2]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\ = \Add26~4_combout\ $ (((\Add26~20_combout\) # ((!\Add26~2_combout\ & !\Add26~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Add26~2_combout\,
	datac => \Add26~4_combout\,
	datad => \Add26~0_combout\,
	combout => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\);

-- Location: LCCOMB_X10_Y5_N28
\Div1|auto_generated|divider|divider|StageOut[54]~111\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[54]~111_combout\ = (\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\ & !\Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	datad => \Div1|auto_generated|divider|my_abs_num|cs2a[2]~8_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[54]~111_combout\);

-- Location: LCCOMB_X10_Y5_N6
\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\Div1|auto_generated|divider|divider|StageOut[55]~110_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[55]~109_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\Div1|auto_generated|divider|divider|StageOut[55]~110_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[55]~109_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[55]~110_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[55]~109_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[55]~110_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[55]~109_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X10_Y5_N10
\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (((\Div1|auto_generated|divider|divider|StageOut[57]~107_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[57]~132_combout\)))) # (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ & (!\Div1|auto_generated|divider|divider|StageOut[57]~107_combout\ & 
-- (!\Div1|auto_generated|divider|divider|StageOut[57]~132_combout\)))
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[57]~107_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[57]~132_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[57]~107_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[57]~132_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\);

-- Location: LCCOMB_X10_Y5_N12
\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[58]~106_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[58]~131_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[58]~106_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[58]~131_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~7\,
	cout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\);

-- Location: LCCOMB_X10_Y5_N14
\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_10_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\);

-- Location: LCCOMB_X10_Y8_N30
\Div1|auto_generated|divider|divider|StageOut[64]~113\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[64]~113_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[4]~6_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[64]~113_combout\);

-- Location: LCCOMB_X10_Y5_N24
\Div1|auto_generated|divider|divider|StageOut[63]~134\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[63]~134_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & ((\Div1|auto_generated|divider|divider|StageOut[56]~140_combout\) # 
-- ((\Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[56]~140_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_9_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[63]~134_combout\);

-- Location: LCCOMB_X10_Y8_N26
\Div1|auto_generated|divider|divider|StageOut[62]~115\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[62]~115_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[62]~115_combout\);

-- Location: LCCOMB_X10_Y8_N14
\Div1|auto_generated|divider|divider|StageOut[61]~117\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[61]~117_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\ & !\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|add_sub_10_result_int[1]~0_combout\,
	datad => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[61]~117_combout\);

-- Location: LCCOMB_X9_Y8_N16
\Div1|auto_generated|divider|divider|StageOut[60]~118\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|StageOut[60]~118_combout\ = (\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\ & (\Add26~2_combout\ $ (((!\Add26~20_combout\ & \Add26~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Add26~0_combout\,
	datac => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datad => \Add26~2_combout\,
	combout => \Div1|auto_generated|divider|divider|StageOut[60]~118_combout\);

-- Location: LCCOMB_X10_Y8_N0
\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[60]~119_combout\) # (\Div1|auto_generated|divider|divider|StageOut[60]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[60]~119_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[60]~118_combout\,
	datad => VCC,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\);

-- Location: LCCOMB_X10_Y8_N2
\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[61]~116_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[61]~117_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[61]~116_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[61]~117_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\);

-- Location: LCCOMB_X10_Y8_N4
\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ = CARRY((!\Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ & ((\Div1|auto_generated|divider|divider|StageOut[62]~135_combout\) # 
-- (\Div1|auto_generated|divider|divider|StageOut[62]~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[62]~135_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[62]~115_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\);

-- Location: LCCOMB_X10_Y8_N6
\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\Div1|auto_generated|divider|divider|StageOut[63]~114_combout\ & (!\Div1|auto_generated|divider|divider|StageOut[63]~134_combout\ & 
-- !\Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[63]~114_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[63]~134_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X10_Y8_N8
\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\ = CARRY((\Div1|auto_generated|divider|divider|StageOut[64]~133_combout\) # ((\Div1|auto_generated|divider|divider|StageOut[64]~113_combout\) # 
-- (!\Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div1|auto_generated|divider|divider|StageOut[64]~133_combout\,
	datab => \Div1|auto_generated|divider|divider|StageOut[64]~113_combout\,
	datad => VCC,
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	cout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\);

-- Location: LCCOMB_X10_Y8_N10
\Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\ = !\Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div1|auto_generated|divider|divider|add_sub_11_result_int[5]~9_cout\,
	combout => \Div1|auto_generated|divider|divider|add_sub_11_result_int[6]~10_combout\);

-- Location: LCCOMB_X10_Y6_N10
\tmp_seg7data[1]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~24_combout\ = (\Equal18~0_combout\ & ((\Add26~20_combout\ & (!\Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\)) # (!\Add26~20_combout\ & ((\Div1|auto_generated|divider|op_1~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add26~20_combout\,
	datab => \Div1|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	datac => \Div1|auto_generated|divider|op_1~2_combout\,
	datad => \Equal18~0_combout\,
	combout => \tmp_seg7data[1]~24_combout\);

-- Location: LCCOMB_X10_Y6_N8
\tmp_seg7data[1]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~25_combout\ = (\Equal17~0_combout\ & ((\Add23~2_combout\) # ((\Equal13~0_combout\)))) # (!\Equal17~0_combout\ & (((!\Equal13~0_combout\ & \tmp_seg7data[1]~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal17~0_combout\,
	datab => \Add23~2_combout\,
	datac => \Equal13~0_combout\,
	datad => \tmp_seg7data[1]~24_combout\,
	combout => \tmp_seg7data[1]~25_combout\);

-- Location: LCCOMB_X17_Y5_N24
\Div0|auto_generated|divider|quotient[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div0|auto_generated|divider|quotient[1]~1_combout\ = (\Add18~20_combout\ & ((!\Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\))) # (!\Add18~20_combout\ & (\Div0|auto_generated|divider|op_1~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add18~20_combout\,
	datab => \Div0|auto_generated|divider|op_1~2_combout\,
	datac => \Div0|auto_generated|divider|divider|add_sub_10_result_int[6]~10_combout\,
	combout => \Div0|auto_generated|divider|quotient[1]~1_combout\);

-- Location: LCCOMB_X18_Y5_N14
\tmp_seg7data[1]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~26_combout\ = (\tmp_seg7data[3]~66_combout\ & ((\tmp_seg7data[1]~25_combout\ & (\Add17~2_combout\)) # (!\tmp_seg7data[1]~25_combout\ & ((\Div0|auto_generated|divider|quotient[1]~1_combout\))))) # (!\tmp_seg7data[3]~66_combout\ & 
-- (((\tmp_seg7data[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~66_combout\,
	datab => \Add17~2_combout\,
	datac => \tmp_seg7data[1]~25_combout\,
	datad => \Div0|auto_generated|divider|quotient[1]~1_combout\,
	combout => \tmp_seg7data[1]~26_combout\);

-- Location: LCCOMB_X12_Y8_N16
\data_min_low~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_min_low~0_combout\ = (\Add27~2_combout\ & ((!data_min_low(0)) # (!\Equal20~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal20~0_combout\,
	datac => \Add27~2_combout\,
	datad => data_min_low(0),
	combout => \data_min_low~0_combout\);

-- Location: LCFF_X12_Y8_N17
\data_min_low[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_min_low~0_combout\,
	aclr => \Equal23~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_min_low(1));

-- Location: LCCOMB_X14_Y8_N18
\Add29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add29~2_combout\ = (data_h_low(1) & (!\Add29~1\)) # (!data_h_low(1) & ((\Add29~1\) # (GND)))
-- \Add29~3\ = CARRY((!\Add29~1\) # (!data_h_low(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_h_low(1),
	datad => VCC,
	cin => \Add29~1\,
	combout => \Add29~2_combout\,
	cout => \Add29~3\);

-- Location: LCCOMB_X13_Y8_N26
\data_h_low~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_low~0_combout\ = (\Add29~2_combout\ & ((!data_h_low(0)) # (!\Equal22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~0_combout\,
	datac => data_h_low(0),
	datad => \Add29~2_combout\,
	combout => \data_h_low~0_combout\);

-- Location: LCFF_X13_Y8_N27
\data_h_low[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h_low~0_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_low(1));

-- Location: LCCOMB_X14_Y8_N28
\tmp_seg7data[1]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~28_combout\ = (\tmp_seg7data[1]~27_combout\ & ((data_min_low(1)) # ((!\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[1]~27_combout\ & (((\tmp_seg7data[3]~3_combout\ & data_h_low(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[1]~27_combout\,
	datab => data_min_low(1),
	datac => \tmp_seg7data[3]~3_combout\,
	datad => data_h_low(1),
	combout => \tmp_seg7data[1]~28_combout\);

-- Location: LCCOMB_X18_Y5_N24
\tmp_seg7data[1]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[1]~29_combout\ = (\tmp_seg7data[3]~18_combout\ & ((\Equal11~0_combout\ & ((\tmp_seg7data[1]~28_combout\))) # (!\Equal11~0_combout\ & (\tmp_seg7data[1]~26_combout\)))) # (!\tmp_seg7data[3]~18_combout\ & (\Equal11~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~18_combout\,
	datab => \Equal11~0_combout\,
	datac => \tmp_seg7data[1]~26_combout\,
	datad => \tmp_seg7data[1]~28_combout\,
	combout => \tmp_seg7data[1]~29_combout\);

-- Location: LCCOMB_X18_Y5_N2
\tmp_seg7data[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- tmp_seg7data(1) = (\tmp_seg7data[1]~29_combout\ & (((\tmp_seg7data[1]~23_combout\) # (\tmp_seg7data[3]~8_combout\)))) # (!\tmp_seg7data[1]~29_combout\ & (\tmp_seg7data[1]~21_combout\ & ((!\tmp_seg7data[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[1]~21_combout\,
	datab => \tmp_seg7data[1]~23_combout\,
	datac => \tmp_seg7data[1]~29_combout\,
	datad => \tmp_seg7data[3]~8_combout\,
	combout => tmp_seg7data(1));

-- Location: LCFF_X17_Y10_N29
\data_time_nightin[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	sdata => \Add8~0_combout\,
	sload => VCC,
	ena => \data_time_nightin[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightin(0));

-- Location: LCCOMB_X17_Y8_N24
\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_nightin(5) & (\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_nightin(5) & 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_nightin(5) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_time_nightin(5),
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X17_Y8_N28
\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X17_Y8_N0
\Div4|auto_generated|divider|divider|StageOut[18]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[18]~26_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightin(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => data_time_nightin(6),
	combout => \Div4|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X17_Y8_N4
\Div4|auto_generated|divider|divider|StageOut[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[17]~28_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightin(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightin(5),
	combout => \Div4|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X17_Y8_N8
\Div4|auto_generated|divider|divider|StageOut[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[16]~30_combout\ = (\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !data_time_nightin(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightin(4),
	combout => \Div4|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCFF_X17_Y9_N23
\data_time_nightin[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \Add8~6_combout\,
	ena => \data_time_nightin[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightin(3));

-- Location: LCCOMB_X18_Y8_N10
\Div4|auto_generated|divider|divider|StageOut[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[15]~33_combout\ = (data_time_nightin(3) & !\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightin(3),
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X17_Y8_N16
\Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[18]~27_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[18]~26_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X17_Y8_N18
\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X18_Y8_N2
\Div4|auto_generated|divider|divider|StageOut[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (data_time_nightin(5))) # 
-- (!\Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((\Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightin(5),
	datab => \Div4|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X18_Y8_N18
\Div4|auto_generated|divider|divider|StageOut[22]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X18_Y8_N0
\Div4|auto_generated|divider|divider|StageOut[21]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[21]~36_combout\ = (\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & data_time_nightin(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datac => data_time_nightin(3),
	combout => \Div4|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X18_Y10_N0
\data_time_nightin[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_time_nightin[2]~3_combout\ = !\Add8~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Add8~4_combout\,
	combout => \data_time_nightin[2]~3_combout\);

-- Location: LCFF_X18_Y10_N1
\data_time_nightin[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \sysclk~clkctrl_outclk\,
	datain => \data_time_nightin[2]~3_combout\,
	ena => \data_time_nightin[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_time_nightin(2));

-- Location: LCCOMB_X18_Y8_N30
\Div4|auto_generated|divider|divider|StageOut[20]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[20]~39_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & !data_time_nightin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div4|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datad => data_time_nightin(2),
	combout => \Div4|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X18_Y8_N22
\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div4|auto_generated|divider|divider|StageOut[21]~37_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[21]~36_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div4|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- (!\Div4|auto_generated|divider|divider|StageOut[21]~36_combout\)))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[21]~37_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X18_Y8_N24
\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div4|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~35_combout\)))) # (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div4|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~35_combout\)))))
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div4|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X18_Y8_N26
\Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[23]~34_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[23]~47_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X18_Y8_N28
\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y8_N0
\Div4|auto_generated|divider|divider|StageOut[28]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[28]~40_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X19_Y8_N18
\Div4|auto_generated|divider|divider|StageOut[27]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[27]~41_combout\ = (!\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X19_Y8_N4
\Div4|auto_generated|divider|divider|StageOut[26]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[26]~42_combout\ = (\Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !data_time_nightin(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => data_time_nightin(2),
	combout => \Div4|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X19_Y8_N22
\Div4|auto_generated|divider|divider|StageOut[25]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|StageOut[25]~44_combout\ = (!data_time_nightin(1) & \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightin(1),
	datad => \Div4|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div4|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X19_Y8_N6
\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div4|auto_generated|divider|divider|StageOut[25]~45_combout\) # (\Div4|auto_generated|divider|divider|StageOut[25]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datad => VCC,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X19_Y8_N8
\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[26]~43_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[26]~42_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X19_Y8_N10
\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div4|auto_generated|divider|divider|StageOut[27]~49_combout\) # 
-- (\Div4|auto_generated|divider|divider|StageOut[27]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X19_Y8_N12
\Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div4|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div4|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div4|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div4|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y8_N14
\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div4|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y11_N0
\Div5|auto_generated|divider|divider|StageOut[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[16]~30_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightout(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => data_time_nightout(4),
	combout => \Div5|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X21_Y11_N8
\Div5|auto_generated|divider|divider|StageOut[15]~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[15]~32_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & !data_time_nightout(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datad => data_time_nightout(3),
	combout => \Div5|auto_generated|divider|divider|StageOut[15]~32_combout\);

-- Location: LCCOMB_X21_Y11_N18
\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div5|auto_generated|divider|divider|StageOut[15]~32_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[15]~33_combout\) # (\Div5|auto_generated|divider|divider|StageOut[15]~32_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[15]~33_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[15]~32_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X21_Y11_N20
\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\Div5|auto_generated|divider|divider|StageOut[16]~31_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[16]~30_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\Div5|auto_generated|divider|divider|StageOut[16]~31_combout\ & 
-- (!\Div5|auto_generated|divider|divider|StageOut[16]~30_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[16]~31_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[16]~30_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[16]~31_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[16]~30_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X21_Y10_N0
\Div5|auto_generated|divider|divider|StageOut[18]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[18]~26_combout\ = (data_time_nightout(6) & \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(6),
	datad => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X21_Y11_N4
\Div5|auto_generated|divider|divider|StageOut[17]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[17]~28_combout\ = (\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & data_time_nightout(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datac => data_time_nightout(5),
	combout => \Div5|auto_generated|divider|divider|StageOut[17]~28_combout\);

-- Location: LCCOMB_X21_Y11_N24
\Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[18]~27_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[18]~26_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y11_N26
\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y11_N14
\Div5|auto_generated|divider|divider|StageOut[22]~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[22]~35_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[22]~35_combout\);

-- Location: LCCOMB_X22_Y11_N4
\Div5|auto_generated|divider|divider|StageOut[21]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[21]~36_combout\ = (!data_time_nightout(3) & \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(3),
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X22_Y11_N2
\Div5|auto_generated|divider|divider|StageOut[20]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[20]~39_combout\ = (data_time_nightout(2) & !\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_nightout(2),
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X22_Y11_N20
\Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div5|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div5|auto_generated|divider|divider|StageOut[20]~39_combout\)))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div5|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datad => VCC,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X22_Y11_N24
\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div5|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[22]~35_combout\)))) # (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div5|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[22]~35_combout\)))))
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div5|auto_generated|divider|divider|StageOut[22]~48_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[22]~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X21_Y11_N2
\Div5|auto_generated|divider|divider|StageOut[23]~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[23]~47_combout\ = (\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((data_time_nightout(5)))) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => data_time_nightout(5),
	datad => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[23]~47_combout\);

-- Location: LCCOMB_X22_Y11_N26
\Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[23]~34_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[23]~47_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X22_Y11_N28
\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X22_Y11_N0
\Div5|auto_generated|divider|divider|StageOut[28]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div5|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X21_Y11_N28
\Div5|auto_generated|divider|divider|StageOut[27]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((!data_time_nightout(3)))) # 
-- (!\Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div5|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => data_time_nightout(3),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X19_Y11_N22
\Div5|auto_generated|divider|divider|StageOut[26]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[26]~43_combout\ = (!\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X19_Y11_N14
\Div5|auto_generated|divider|divider|StageOut[25]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|StageOut[25]~45_combout\ = (data_time_nightout(1) & !\Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_nightout(1),
	datad => \Div5|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div5|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X19_Y11_N0
\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div5|auto_generated|divider|divider|StageOut[25]~44_combout\) # (\Div5|auto_generated|divider|divider|StageOut[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datad => VCC,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X19_Y11_N2
\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[26]~42_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[26]~43_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X19_Y11_N4
\Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div5|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Div5|auto_generated|divider|divider|StageOut[27]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X19_Y11_N6
\Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div5|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div5|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div5|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div5|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X19_Y11_N8
\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X19_Y8_N30
\tmp_seg7data[0]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~4_combout\ = (\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[3]~3_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[3]~3_combout\ & (data_time_nightout(0))) # (!\tmp_seg7data[3]~3_combout\ & 
-- ((!\Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~2_combout\,
	datab => data_time_nightout(0),
	datac => \tmp_seg7data[3]~3_combout\,
	datad => \Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \tmp_seg7data[0]~4_combout\);

-- Location: LCCOMB_X19_Y8_N16
\tmp_seg7data[0]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~5_combout\ = (\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[0]~4_combout\ & (data_time_nightin(0))) # (!\tmp_seg7data[0]~4_combout\ & ((!\Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))))) # 
-- (!\tmp_seg7data[3]~2_combout\ & (((\tmp_seg7data[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~2_combout\,
	datab => data_time_nightin(0),
	datac => \Div4|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \tmp_seg7data[0]~4_combout\,
	combout => \tmp_seg7data[0]~5_combout\);

-- Location: LCCOMB_X12_Y6_N4
\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\ = data_time_cp(4) $ (GND)
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(!data_time_cp(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(4),
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X12_Y6_N6
\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (data_time_cp(5) & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!data_time_cp(5) & (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!data_time_cp(5) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(5),
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X12_Y6_N10
\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X12_Y6_N30
\Div3|auto_generated|divider|divider|StageOut[22]~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & ((!data_time_cp(4)))) # 
-- (!\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \Div3|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout\,
	datac => data_time_cp(4),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\);

-- Location: LCCOMB_X12_Y6_N0
\Div3|auto_generated|divider|divider|StageOut[18]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\ = (data_time_cp(6) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(6),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\);

-- Location: LCCOMB_X13_Y6_N24
\Div3|auto_generated|divider|divider|StageOut[17]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\ = (\Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\);

-- Location: LCCOMB_X12_Y6_N14
\Div3|auto_generated|divider|divider|StageOut[16]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\ = (!data_time_cp(4) & \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(4),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[16]~30_combout\);

-- Location: LCCOMB_X13_Y6_N8
\Div3|auto_generated|divider|divider|StageOut[15]~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\ = (!data_time_cp(3) & !\Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_cp(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[15]~33_combout\);

-- Location: LCCOMB_X12_Y6_N20
\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~29_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~29_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[17]~28_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[17]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[17]~28_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[17]~29_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X12_Y6_N22
\Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[18]~27_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[18]~26_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[18]~27_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[18]~26_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y6_N24
\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X12_Y5_N0
\Div3|auto_generated|divider|divider|StageOut[21]~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\ = (!data_time_cp(3) & \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(3),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\);

-- Location: LCCOMB_X12_Y5_N2
\Div3|auto_generated|divider|divider|StageOut[20]~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\ = (!data_time_cp(2) & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => data_time_cp(2),
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\);

-- Location: LCCOMB_X12_Y5_N20
\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\Div3|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~39_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[20]~38_combout\) # (\Div3|auto_generated|divider|divider|StageOut[20]~39_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[20]~38_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[20]~39_combout\,
	datad => VCC,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X12_Y5_N22
\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\Div3|auto_generated|divider|divider|StageOut[21]~37_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[21]~36_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~37_combout\ & 
-- (!\Div3|auto_generated|divider|divider|StageOut[21]~36_combout\)))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[21]~37_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[21]~36_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[21]~37_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[21]~36_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X12_Y5_N24
\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\Div3|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\)))) # (!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\Div3|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\)))))
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\Div3|auto_generated|divider|divider|StageOut[22]~35_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[22]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[22]~35_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[22]~48_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X12_Y5_N4
\Div3|auto_generated|divider|divider|StageOut[23]~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\ = (\Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\);

-- Location: LCCOMB_X12_Y5_N26
\Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[23]~47_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[23]~34_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[23]~47_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[23]~34_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X12_Y5_N28
\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X13_Y5_N0
\Div3|auto_generated|divider|divider|StageOut[28]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X13_Y5_N2
\Div3|auto_generated|divider|divider|StageOut[27]~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div3|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\);

-- Location: LCCOMB_X12_Y5_N16
\Div3|auto_generated|divider|divider|StageOut[26]~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\ = (\Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ & !\Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div3|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\);

-- Location: LCCOMB_X13_Y5_N4
\Div3|auto_generated|divider|divider|StageOut[25]~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\ = (!data_time_cp(1) & \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_time_cp(1),
	datad => \Div3|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\);

-- Location: LCCOMB_X13_Y5_N6
\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div3|auto_generated|divider|divider|StageOut[25]~45_combout\) # (\Div3|auto_generated|divider|divider|StageOut[25]~44_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datad => VCC,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X13_Y5_N8
\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[26]~42_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[26]~43_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X13_Y5_N10
\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div3|auto_generated|divider|divider|StageOut[27]~49_combout\) # 
-- (\Div3|auto_generated|divider|divider|StageOut[27]~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X13_Y5_N12
\Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div3|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div3|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div3|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div3|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X13_Y5_N14
\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div3|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X21_Y7_N18
\Div2|auto_generated|divider|divider|StageOut[28]~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[28]~40_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ & !\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Div2|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[28]~40_combout\);

-- Location: LCCOMB_X20_Y7_N22
\Div2|auto_generated|divider|divider|StageOut[27]~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[27]~49_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!data_time_pp(3))) # 
-- (!\Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(3),
	datab => \Div2|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \Div2|auto_generated|divider|divider|StageOut[27]~49_combout\);

-- Location: LCCOMB_X20_Y7_N26
\Div2|auto_generated|divider|divider|StageOut[26]~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[26]~42_combout\ = (\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !data_time_pp(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => data_time_pp(2),
	combout => \Div2|auto_generated|divider|divider|StageOut[26]~42_combout\);

-- Location: LCCOMB_X21_Y7_N30
\Div2|auto_generated|divider|divider|StageOut[25]~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|StageOut[25]~45_combout\ = (!\Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & !data_time_pp(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Div2|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => data_time_pp(1),
	combout => \Div2|auto_generated|divider|divider|StageOut[25]~45_combout\);

-- Location: LCCOMB_X21_Y7_N20
\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\ = CARRY((\Div2|auto_generated|divider|divider|StageOut[25]~44_combout\) # (\Div2|auto_generated|divider|divider|StageOut[25]~45_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[25]~44_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[25]~45_combout\,
	datad => VCC,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\);

-- Location: LCCOMB_X21_Y7_N22
\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[26]~43_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[26]~42_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[26]~43_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[26]~42_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[1]~1_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\);

-- Location: LCCOMB_X21_Y7_N24
\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\ = CARRY((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\ & ((\Div2|auto_generated|divider|divider|StageOut[27]~41_combout\) # 
-- (\Div2|auto_generated|divider|divider|StageOut[27]~49_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[27]~41_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[27]~49_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[2]~3_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\);

-- Location: LCCOMB_X21_Y7_N26
\Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\Div2|auto_generated|divider|divider|StageOut[28]~46_combout\ & (!\Div2|auto_generated|divider|divider|StageOut[28]~40_combout\ & 
-- !\Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Div2|auto_generated|divider|divider|StageOut[28]~46_combout\,
	datab => \Div2|auto_generated|divider|divider|StageOut[28]~40_combout\,
	datad => VCC,
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[3]~5_cout\,
	cout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X21_Y7_N28
\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \Div2|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X20_Y7_N0
\tmp_seg7data[0]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~6_combout\ = (\tmp_seg7data[3]~2_combout\ & ((\tmp_seg7data[3]~3_combout\) # ((!\Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))) # (!\tmp_seg7data[3]~2_combout\ & (!\tmp_seg7data[3]~3_combout\ & 
-- (!\Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[3]~2_combout\,
	datab => \tmp_seg7data[3]~3_combout\,
	datac => \Div3|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \Div2|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \tmp_seg7data[0]~6_combout\);

-- Location: LCCOMB_X20_Y7_N10
\tmp_seg7data[0]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[0]~7_combout\ = (\tmp_seg7data[3]~3_combout\ & ((\tmp_seg7data[0]~6_combout\ & (!data_time_pp(0))) # (!\tmp_seg7data[0]~6_combout\ & ((data_time_cp(0)))))) # (!\tmp_seg7data[3]~3_combout\ & (((\tmp_seg7data[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_time_pp(0),
	datab => \tmp_seg7data[3]~3_combout\,
	datac => data_time_cp(0),
	datad => \tmp_seg7data[0]~6_combout\,
	combout => \tmp_seg7data[0]~7_combout\);

-- Location: LCCOMB_X19_Y5_N10
\tmp_seg7data[0]\ : cycloneii_lcell_comb
-- Equation(s):
-- tmp_seg7data(0) = (\tmp_seg7data[0]~19_combout\ & (((\tmp_seg7data[3]~8_combout\) # (\tmp_seg7data[0]~7_combout\)))) # (!\tmp_seg7data[0]~19_combout\ & (\tmp_seg7data[0]~5_combout\ & (!\tmp_seg7data[3]~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data[0]~19_combout\,
	datab => \tmp_seg7data[0]~5_combout\,
	datac => \tmp_seg7data[3]~8_combout\,
	datad => \tmp_seg7data[0]~7_combout\,
	combout => tmp_seg7data(0));

-- Location: LCCOMB_X15_Y1_N12
\dis|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux6~0_combout\ = (tmp_seg7data(2) & (!tmp_seg7data(1) & ((tmp_seg7data(3)) # (!tmp_seg7data(0))))) # (!tmp_seg7data(2) & (tmp_seg7data(0) & (tmp_seg7data(3) $ (!tmp_seg7data(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tmp_seg7data(2),
	datab => tmp_seg7data(3),
	datac => tmp_seg7data(1),
	datad => tmp_seg7data(0),
	combout => \dis|Mux6~0_combout\);

-- Location: LCCOMB_X14_Y8_N22
\Add29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add29~6_combout\ = (data_h_low(3) & (!\Add29~5\)) # (!data_h_low(3) & ((\Add29~5\) # (GND)))
-- \Add29~7\ = CARRY((!\Add29~5\) # (!data_h_low(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => data_h_low(3),
	datad => VCC,
	cin => \Add29~5\,
	combout => \Add29~6_combout\,
	cout => \Add29~7\);

-- Location: LCCOMB_X13_Y8_N16
\data_h_low~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \data_h_low~1_combout\ = (\Add29~6_combout\ & ((!data_h_low(0)) # (!\Equal22~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Equal22~0_combout\,
	datac => data_h_low(0),
	datad => \Add29~6_combout\,
	combout => \data_h_low~1_combout\);

-- Location: LCFF_X13_Y8_N17
\data_h_low[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \data_h_low~1_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_low(3));

-- Location: LCCOMB_X14_Y8_N24
\Add29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \Add29~8_combout\ = data_h_low(4) $ (!\Add29~7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => data_h_low(4),
	cin => \Add29~7\,
	combout => \Add29~8_combout\);

-- Location: LCFF_X14_Y8_N25
\data_h_low[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \div|Q_min~clkctrl_outclk\,
	datain => \Add29~8_combout\,
	aclr => \Equal23~1_combout\,
	ena => \data_h_high[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => data_h_low(4));

-- Location: LCCOMB_X14_Y8_N30
\tmp_seg7data[4]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[4]~63_combout\ = (data_count_seg(1) & ((data_h_low(4)))) # (!data_count_seg(1) & (data_min_low(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => data_min_low(4),
	datac => data_h_low(4),
	datad => data_count_seg(1),
	combout => \tmp_seg7data[4]~63_combout\);

-- Location: LCCOMB_X15_Y5_N20
\tmp_seg7data[4]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[4]~64_combout\ = (!data_count_seg(2) & (!data_count_seg(3) & (!data_count_seg(0) & \tmp_seg7data[4]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(2),
	datab => data_count_seg(3),
	datac => data_count_seg(0),
	datad => \tmp_seg7data[4]~63_combout\,
	combout => \tmp_seg7data[4]~64_combout\);

-- Location: LCCOMB_X19_Y5_N26
\tmp_seg7data[4]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data[4]~65_combout\ = (data_mode(1) & (\tmp_seg7data~62_combout\)) # (!data_mode(1) & ((\Equal11~0_combout\ & ((\tmp_seg7data[4]~64_combout\))) # (!\Equal11~0_combout\ & (\tmp_seg7data~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \tmp_seg7data~62_combout\,
	datab => data_mode(1),
	datac => \tmp_seg7data[4]~64_combout\,
	datad => \Equal11~0_combout\,
	combout => \tmp_seg7data[4]~65_combout\);

-- Location: LCCOMB_X15_Y1_N6
\dis|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux6~1_combout\ = (\dis|Mux6~0_combout\) # (\tmp_seg7data[4]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \dis|Mux6~0_combout\,
	datad => \tmp_seg7data[4]~65_combout\,
	combout => \dis|Mux6~1_combout\);

-- Location: LCCOMB_X15_Y1_N0
\dis|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux5~0_combout\ = (tmp_seg7data(3) & ((tmp_seg7data(0) & ((tmp_seg7data(1)))) # (!tmp_seg7data(0) & (tmp_seg7data(2))))) # (!tmp_seg7data(3) & (tmp_seg7data(2) & (tmp_seg7data(1) $ (tmp_seg7data(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tmp_seg7data(2),
	datab => tmp_seg7data(3),
	datac => tmp_seg7data(1),
	datad => tmp_seg7data(0),
	combout => \dis|Mux5~0_combout\);

-- Location: LCCOMB_X15_Y1_N10
\dis|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux5~1_combout\ = (\dis|Mux5~0_combout\) # (\tmp_seg7data[4]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dis|Mux5~0_combout\,
	datad => \tmp_seg7data[4]~65_combout\,
	combout => \dis|Mux5~1_combout\);

-- Location: LCCOMB_X15_Y1_N8
\dis|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux4~0_combout\ = (tmp_seg7data(2) & (tmp_seg7data(3) & ((tmp_seg7data(1)) # (!tmp_seg7data(0))))) # (!tmp_seg7data(2) & (!tmp_seg7data(3) & (tmp_seg7data(1) & !tmp_seg7data(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tmp_seg7data(2),
	datab => tmp_seg7data(3),
	datac => tmp_seg7data(1),
	datad => tmp_seg7data(0),
	combout => \dis|Mux4~0_combout\);

-- Location: LCCOMB_X15_Y1_N26
\dis|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux4~1_combout\ = (\dis|Mux4~0_combout\) # (\tmp_seg7data[4]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dis|Mux4~0_combout\,
	datad => \tmp_seg7data[4]~65_combout\,
	combout => \dis|Mux4~1_combout\);

-- Location: LCCOMB_X15_Y1_N28
\dis|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux3~0_combout\ = (tmp_seg7data(1) & ((tmp_seg7data(2) & ((tmp_seg7data(0)))) # (!tmp_seg7data(2) & (tmp_seg7data(3) & !tmp_seg7data(0))))) # (!tmp_seg7data(1) & (!tmp_seg7data(3) & (tmp_seg7data(2) $ (tmp_seg7data(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tmp_seg7data(2),
	datab => tmp_seg7data(3),
	datac => tmp_seg7data(1),
	datad => tmp_seg7data(0),
	combout => \dis|Mux3~0_combout\);

-- Location: LCCOMB_X15_Y1_N22
\dis|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux3~1_combout\ = (\dis|Mux3~0_combout\) # (\tmp_seg7data[4]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \dis|Mux3~0_combout\,
	datad => \tmp_seg7data[4]~65_combout\,
	combout => \dis|Mux3~1_combout\);

-- Location: LCCOMB_X15_Y1_N20
\dis|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux2~0_combout\ = (tmp_seg7data(1) & (((!tmp_seg7data(3) & tmp_seg7data(0))))) # (!tmp_seg7data(1) & ((tmp_seg7data(2) & (!tmp_seg7data(3))) # (!tmp_seg7data(2) & ((tmp_seg7data(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tmp_seg7data(2),
	datab => tmp_seg7data(3),
	datac => tmp_seg7data(1),
	datad => tmp_seg7data(0),
	combout => \dis|Mux2~0_combout\);

-- Location: LCCOMB_X15_Y1_N18
\dis|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux2~1_combout\ = (\dis|Mux2~0_combout\) # (\tmp_seg7data[4]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dis|Mux2~0_combout\,
	datad => \tmp_seg7data[4]~65_combout\,
	combout => \dis|Mux2~1_combout\);

-- Location: LCCOMB_X15_Y1_N16
\dis|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux1~0_combout\ = (tmp_seg7data(2) & ((tmp_seg7data(3) & (!tmp_seg7data(1))) # (!tmp_seg7data(3) & (tmp_seg7data(1) & tmp_seg7data(0))))) # (!tmp_seg7data(2) & (!tmp_seg7data(3) & ((tmp_seg7data(1)) # (tmp_seg7data(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tmp_seg7data(2),
	datab => tmp_seg7data(3),
	datac => tmp_seg7data(1),
	datad => tmp_seg7data(0),
	combout => \dis|Mux1~0_combout\);

-- Location: LCCOMB_X15_Y1_N2
\dis|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux1~1_combout\ = (\dis|Mux1~0_combout\) # (\tmp_seg7data[4]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dis|Mux1~0_combout\,
	datad => \tmp_seg7data[4]~65_combout\,
	combout => \dis|Mux1~1_combout\);

-- Location: LCCOMB_X15_Y1_N24
\dis|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux0~0_combout\ = (tmp_seg7data(3)) # ((tmp_seg7data(2) & ((!tmp_seg7data(0)) # (!tmp_seg7data(1)))) # (!tmp_seg7data(2) & (tmp_seg7data(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => tmp_seg7data(2),
	datab => tmp_seg7data(3),
	datac => tmp_seg7data(1),
	datad => tmp_seg7data(0),
	combout => \dis|Mux0~0_combout\);

-- Location: LCCOMB_X15_Y1_N14
\dis|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \dis|Mux0~1_combout\ = (\dis|Mux0~0_combout\) # (\tmp_seg7data[4]~65_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \dis|Mux0~0_combout\,
	datad => \tmp_seg7data[4]~65_combout\,
	combout => \dis|Mux0~1_combout\);

-- Location: LCCOMB_X15_Y5_N22
\seg7com~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \seg7com~0_combout\ = (!data_count_seg(2) & (!data_count_seg(3) & ((!data_count_seg(0)) # (!data_count_seg(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(2),
	datab => data_count_seg(3),
	datac => data_count_seg(1),
	datad => data_count_seg(0),
	combout => \seg7com~0_combout\);

-- Location: LCCOMB_X15_Y5_N12
\tmp_seg7data~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \tmp_seg7data~51_combout\ = (data_count_seg(2)) # ((data_count_seg(3)) # ((data_count_seg(0)) # (!data_count_seg(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => data_count_seg(2),
	datab => data_count_seg(3),
	datac => data_count_seg(1),
	datad => data_count_seg(0),
	combout => \tmp_seg7data~51_combout\);

-- Location: PIN_25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_c_r~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Equal4~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_c_r);

-- Location: PIN_24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_c_y~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => led_c(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_c_y);

-- Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_c_g~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \Equal5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_c_g);

-- Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_p_r~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => ALT_INV_led_p(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_p_r);

-- Location: PIN_27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\led_p_g~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => led_p(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_led_p_g);

-- Location: PIN_53,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \dis|Mux6~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(0));

-- Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \dis|Mux5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(1));

-- Location: PIN_57,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \dis|Mux4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(2));

-- Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \dis|Mux3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(3));

-- Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \dis|Mux2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(4));

-- Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \dis|Mux1~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(5));

-- Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \dis|ALT_INV_Mux0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(6));

-- Location: PIN_64,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7data[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7data(7));

-- Location: PIN_65,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7com[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \seg7com~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7com(0));

-- Location: PIN_67,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7com[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \tmp_seg7data~51_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7com(1));

-- Location: PIN_69,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7com[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Equal18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7com(2));

-- Location: PIN_70,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\seg7com[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \ALT_INV_Equal17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_seg7com(3));
END structure;


