// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _inference_fc_HH_
#define _inference_fc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "inference_mult_1_120_120_84_s.h"
#include "inference_add_1_84_s.h"
#include "inference_fadd_32ns_32ns_32_4_full_dsp.h"
#include "inference_fdiv_32ns_32ns_32_8.h"
#include "inference_fexp_32ns_32ns_32_6_full_dsp.h"
#include "inference_fc_T_0.h"

namespace ap_rtl {

struct inference_fc : public sc_module {
    // Port declarations 143
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<32> > X_0_read;
    sc_in< sc_lv<32> > X_1_read;
    sc_in< sc_lv<32> > X_2_read;
    sc_in< sc_lv<32> > X_3_read;
    sc_in< sc_lv<32> > X_4_read;
    sc_in< sc_lv<32> > X_5_read;
    sc_in< sc_lv<32> > X_6_read;
    sc_in< sc_lv<32> > X_7_read;
    sc_in< sc_lv<32> > X_8_read;
    sc_in< sc_lv<32> > X_9_read;
    sc_in< sc_lv<32> > X_10_read;
    sc_in< sc_lv<32> > X_11_read;
    sc_in< sc_lv<32> > X_12_read;
    sc_in< sc_lv<32> > X_13_read;
    sc_in< sc_lv<32> > X_14_read;
    sc_in< sc_lv<32> > X_15_read;
    sc_in< sc_lv<32> > X_16_read;
    sc_in< sc_lv<32> > X_17_read;
    sc_in< sc_lv<32> > X_18_read;
    sc_in< sc_lv<32> > X_19_read;
    sc_in< sc_lv<32> > X_20_read;
    sc_in< sc_lv<32> > X_21_read;
    sc_in< sc_lv<32> > X_22_read;
    sc_in< sc_lv<32> > X_23_read;
    sc_in< sc_lv<32> > X_24_read;
    sc_in< sc_lv<32> > X_25_read;
    sc_in< sc_lv<32> > X_26_read;
    sc_in< sc_lv<32> > X_27_read;
    sc_in< sc_lv<32> > X_28_read;
    sc_in< sc_lv<32> > X_29_read;
    sc_in< sc_lv<32> > X_30_read;
    sc_in< sc_lv<32> > X_31_read;
    sc_in< sc_lv<32> > X_32_read;
    sc_in< sc_lv<32> > X_33_read;
    sc_in< sc_lv<32> > X_34_read;
    sc_in< sc_lv<32> > X_35_read;
    sc_in< sc_lv<32> > X_36_read;
    sc_in< sc_lv<32> > X_37_read;
    sc_in< sc_lv<32> > X_38_read;
    sc_in< sc_lv<32> > X_39_read;
    sc_in< sc_lv<32> > X_40_read;
    sc_in< sc_lv<32> > X_41_read;
    sc_in< sc_lv<32> > X_42_read;
    sc_in< sc_lv<32> > X_43_read;
    sc_in< sc_lv<32> > X_44_read;
    sc_in< sc_lv<32> > X_45_read;
    sc_in< sc_lv<32> > X_46_read;
    sc_in< sc_lv<32> > X_47_read;
    sc_in< sc_lv<32> > X_48_read;
    sc_in< sc_lv<32> > X_49_read;
    sc_in< sc_lv<32> > X_50_read;
    sc_in< sc_lv<32> > X_51_read;
    sc_in< sc_lv<32> > X_52_read;
    sc_in< sc_lv<32> > X_53_read;
    sc_in< sc_lv<32> > X_54_read;
    sc_in< sc_lv<32> > X_55_read;
    sc_in< sc_lv<32> > X_56_read;
    sc_in< sc_lv<32> > X_57_read;
    sc_in< sc_lv<32> > X_58_read;
    sc_in< sc_lv<32> > X_59_read;
    sc_in< sc_lv<32> > X_60_read;
    sc_in< sc_lv<32> > X_61_read;
    sc_in< sc_lv<32> > X_62_read;
    sc_in< sc_lv<32> > X_63_read;
    sc_in< sc_lv<32> > X_64_read;
    sc_in< sc_lv<32> > X_65_read;
    sc_in< sc_lv<32> > X_66_read;
    sc_in< sc_lv<32> > X_67_read;
    sc_in< sc_lv<32> > X_68_read;
    sc_in< sc_lv<32> > X_69_read;
    sc_in< sc_lv<32> > X_70_read;
    sc_in< sc_lv<32> > X_71_read;
    sc_in< sc_lv<32> > X_72_read;
    sc_in< sc_lv<32> > X_73_read;
    sc_in< sc_lv<32> > X_74_read;
    sc_in< sc_lv<32> > X_75_read;
    sc_in< sc_lv<32> > X_76_read;
    sc_in< sc_lv<32> > X_77_read;
    sc_in< sc_lv<32> > X_78_read;
    sc_in< sc_lv<32> > X_79_read;
    sc_in< sc_lv<32> > X_80_read;
    sc_in< sc_lv<32> > X_81_read;
    sc_in< sc_lv<32> > X_82_read;
    sc_in< sc_lv<32> > X_83_read;
    sc_in< sc_lv<32> > X_84_read;
    sc_in< sc_lv<32> > X_85_read;
    sc_in< sc_lv<32> > X_86_read;
    sc_in< sc_lv<32> > X_87_read;
    sc_in< sc_lv<32> > X_88_read;
    sc_in< sc_lv<32> > X_89_read;
    sc_in< sc_lv<32> > X_90_read;
    sc_in< sc_lv<32> > X_91_read;
    sc_in< sc_lv<32> > X_92_read;
    sc_in< sc_lv<32> > X_93_read;
    sc_in< sc_lv<32> > X_94_read;
    sc_in< sc_lv<32> > X_95_read;
    sc_in< sc_lv<32> > X_96_read;
    sc_in< sc_lv<32> > X_97_read;
    sc_in< sc_lv<32> > X_98_read;
    sc_in< sc_lv<32> > X_99_read;
    sc_in< sc_lv<32> > X_100_read;
    sc_in< sc_lv<32> > X_101_read;
    sc_in< sc_lv<32> > X_102_read;
    sc_in< sc_lv<32> > X_103_read;
    sc_in< sc_lv<32> > X_104_read;
    sc_in< sc_lv<32> > X_105_read;
    sc_in< sc_lv<32> > X_106_read;
    sc_in< sc_lv<32> > X_107_read;
    sc_in< sc_lv<32> > X_108_read;
    sc_in< sc_lv<32> > X_109_read;
    sc_in< sc_lv<32> > X_110_read;
    sc_in< sc_lv<32> > X_111_read;
    sc_in< sc_lv<32> > X_112_read;
    sc_in< sc_lv<32> > X_113_read;
    sc_in< sc_lv<32> > X_114_read;
    sc_in< sc_lv<32> > X_115_read;
    sc_in< sc_lv<32> > X_116_read;
    sc_in< sc_lv<32> > X_117_read;
    sc_in< sc_lv<32> > X_118_read;
    sc_in< sc_lv<32> > X_119_read;
    sc_out< sc_lv<5> > Y_0_0_address0;
    sc_out< sc_logic > Y_0_0_ce0;
    sc_out< sc_logic > Y_0_0_we0;
    sc_out< sc_lv<32> > Y_0_0_d0;
    sc_out< sc_lv<5> > Y_1_0_address0;
    sc_out< sc_logic > Y_1_0_ce0;
    sc_out< sc_logic > Y_1_0_we0;
    sc_out< sc_lv<32> > Y_1_0_d0;
    sc_out< sc_lv<5> > Y_2_0_address0;
    sc_out< sc_logic > Y_2_0_ce0;
    sc_out< sc_logic > Y_2_0_we0;
    sc_out< sc_lv<32> > Y_2_0_d0;
    sc_out< sc_lv<5> > Y_3_0_address0;
    sc_out< sc_logic > Y_3_0_ce0;
    sc_out< sc_logic > Y_3_0_we0;
    sc_out< sc_lv<32> > Y_3_0_d0;


    // Module declarations
    inference_fc(sc_module_name name);
    SC_HAS_PROCESS(inference_fc);

    ~inference_fc();

    sc_trace_file* mVcdFile;

    inference_fc_T_0* T_0_U;
    inference_fc_T_0* T_1_U;
    inference_fc_T_0* T_2_U;
    inference_fc_T_0* T_3_U;
    inference_fc_T_0* S_0_0_U;
    inference_fc_T_0* S_1_0_U;
    inference_fc_T_0* S_2_0_U;
    inference_fc_T_0* S_3_0_U;
    inference_mult_1_120_120_84_s* grp_inference_mult_1_120_120_84_s_fu_1393;
    inference_add_1_84_s* grp_inference_add_1_84_s_fu_1885;
    inference_fadd_32ns_32ns_32_4_full_dsp<1,4,32,32,32>* inference_fadd_32ns_32ns_32_4_full_dsp_U1676;
    inference_fadd_32ns_32ns_32_4_full_dsp<1,4,32,32,32>* inference_fadd_32ns_32ns_32_4_full_dsp_U1677;
    inference_fadd_32ns_32ns_32_4_full_dsp<1,4,32,32,32>* inference_fadd_32ns_32ns_32_4_full_dsp_U1678;
    inference_fadd_32ns_32ns_32_4_full_dsp<1,4,32,32,32>* inference_fadd_32ns_32ns_32_4_full_dsp_U1679;
    inference_fdiv_32ns_32ns_32_8<1,8,32,32,32>* inference_fdiv_32ns_32ns_32_8_U1680;
    inference_fdiv_32ns_32ns_32_8<1,8,32,32,32>* inference_fdiv_32ns_32ns_32_8_U1681;
    inference_fdiv_32ns_32ns_32_8<1,8,32,32,32>* inference_fdiv_32ns_32ns_32_8_U1682;
    inference_fdiv_32ns_32ns_32_8<1,8,32,32,32>* inference_fdiv_32ns_32ns_32_8_U1683;
    inference_fexp_32ns_32ns_32_6_full_dsp<1,6,32,32,32>* inference_fexp_32ns_32ns_32_6_full_dsp_U1684;
    inference_fexp_32ns_32ns_32_6_full_dsp<1,6,32,32,32>* inference_fexp_32ns_32ns_32_6_full_dsp_U1685;
    inference_fexp_32ns_32ns_32_6_full_dsp<1,6,32,32,32>* inference_fexp_32ns_32ns_32_6_full_dsp_U1686;
    inference_fexp_32ns_32ns_32_6_full_dsp<1,6,32,32,32>* inference_fexp_32ns_32ns_32_6_full_dsp_U1687;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_25;
    sc_signal< sc_lv<7> > j_i_reg_1382;
    sc_signal< bool > ap_sig_bdd_187;
    sc_signal< sc_lv<1> > exitcond_i_fu_1959_p2;
    sc_signal< sc_lv<1> > exitcond_i_reg_2645;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_4;
    sc_signal< bool > ap_sig_bdd_435;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_i_reg_2645_pp0_it19;
    sc_signal< sc_lv<64> > newIndex1_i_fu_1975_p1;
    sc_signal< sc_lv<64> > newIndex1_i_reg_2649;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it5;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it6;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it7;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it8;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it9;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it10;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it11;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it12;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it13;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it14;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it15;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it16;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it17;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it18;
    sc_signal< sc_lv<64> > ap_reg_ppstg_newIndex1_i_reg_2649_pp0_it19;
    sc_signal< sc_lv<7> > j_2_3_i_fu_1983_p2;
    sc_signal< sc_lv<32> > S_0_0_q0;
    sc_signal< sc_lv<32> > S_0_0_load_reg_2682;
    sc_signal< sc_lv<32> > S_1_0_q0;
    sc_signal< sc_lv<32> > S_1_0_load_reg_2687;
    sc_signal< sc_lv<32> > S_2_0_q0;
    sc_signal< sc_lv<32> > S_2_0_load_reg_2692;
    sc_signal< sc_lv<32> > S_3_0_q0;
    sc_signal< sc_lv<32> > S_3_0_load_reg_2697;
    sc_signal< sc_lv<32> > grp_fu_1939_p2;
    sc_signal< sc_lv<32> > tmp_9_i_reg_2722;
    sc_signal< sc_lv<32> > grp_fu_1944_p2;
    sc_signal< sc_lv<32> > tmp_9_1_i_reg_2727;
    sc_signal< sc_lv<32> > grp_fu_1949_p2;
    sc_signal< sc_lv<32> > tmp_9_2_i_reg_2732;
    sc_signal< sc_lv<32> > grp_fu_1954_p2;
    sc_signal< sc_lv<32> > tmp_9_3_i_reg_2737;
    sc_signal< sc_lv<32> > grp_fu_1899_p2;
    sc_signal< sc_lv<32> > tmp_i_30_reg_2742;
    sc_signal< sc_lv<32> > grp_fu_1904_p2;
    sc_signal< sc_lv<32> > tmp_1_i_32_reg_2747;
    sc_signal< sc_lv<32> > grp_fu_1909_p2;
    sc_signal< sc_lv<32> > tmp_2_i_reg_2752;
    sc_signal< sc_lv<32> > grp_fu_1914_p2;
    sc_signal< sc_lv<32> > tmp_3_i_reg_2757;
    sc_signal< sc_lv<32> > grp_fu_1919_p2;
    sc_signal< sc_lv<32> > tmp_1_i_reg_2762;
    sc_signal< sc_lv<32> > grp_fu_1924_p2;
    sc_signal< sc_lv<32> > tmp_1_1_i_reg_2767;
    sc_signal< sc_lv<32> > grp_fu_1929_p2;
    sc_signal< sc_lv<32> > tmp_1_2_i_reg_2772;
    sc_signal< sc_lv<32> > grp_fu_1934_p2;
    sc_signal< sc_lv<32> > tmp_1_3_i_reg_2777;
    sc_signal< sc_logic > ap_sig_cseq_ST_st4_fsm_3;
    sc_signal< bool > ap_sig_bdd_655;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_ap_done;
    sc_signal< sc_lv<5> > T_0_address0;
    sc_signal< sc_logic > T_0_ce0;
    sc_signal< sc_logic > T_0_we0;
    sc_signal< sc_lv<32> > T_0_d0;
    sc_signal< sc_lv<32> > T_0_q0;
    sc_signal< sc_lv<5> > T_1_address0;
    sc_signal< sc_logic > T_1_ce0;
    sc_signal< sc_logic > T_1_we0;
    sc_signal< sc_lv<32> > T_1_d0;
    sc_signal< sc_lv<32> > T_1_q0;
    sc_signal< sc_lv<5> > T_2_address0;
    sc_signal< sc_logic > T_2_ce0;
    sc_signal< sc_logic > T_2_we0;
    sc_signal< sc_lv<32> > T_2_d0;
    sc_signal< sc_lv<32> > T_2_q0;
    sc_signal< sc_lv<5> > T_3_address0;
    sc_signal< sc_logic > T_3_ce0;
    sc_signal< sc_logic > T_3_we0;
    sc_signal< sc_lv<32> > T_3_d0;
    sc_signal< sc_lv<32> > T_3_q0;
    sc_signal< sc_lv<5> > S_0_0_address0;
    sc_signal< sc_logic > S_0_0_ce0;
    sc_signal< sc_logic > S_0_0_we0;
    sc_signal< sc_lv<32> > S_0_0_d0;
    sc_signal< sc_lv<5> > S_1_0_address0;
    sc_signal< sc_logic > S_1_0_ce0;
    sc_signal< sc_logic > S_1_0_we0;
    sc_signal< sc_lv<32> > S_1_0_d0;
    sc_signal< sc_lv<5> > S_2_0_address0;
    sc_signal< sc_logic > S_2_0_ce0;
    sc_signal< sc_logic > S_2_0_we0;
    sc_signal< sc_lv<32> > S_2_0_d0;
    sc_signal< sc_lv<5> > S_3_0_address0;
    sc_signal< sc_logic > S_3_0_ce0;
    sc_signal< sc_logic > S_3_0_we0;
    sc_signal< sc_lv<32> > S_3_0_d0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_ap_start;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_ap_done;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_ap_idle;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_ap_ready;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_0_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_1_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_2_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_3_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_4_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_5_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_6_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_7_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_8_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_9_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_10_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_11_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_12_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_13_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_14_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_15_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_16_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_17_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_18_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_19_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_20_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_21_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_22_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_23_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_24_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_25_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_26_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_27_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_28_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_29_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_30_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_31_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_32_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_33_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_34_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_35_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_36_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_37_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_38_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_39_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_40_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_41_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_42_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_43_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_44_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_45_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_46_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_47_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_48_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_49_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_50_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_51_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_52_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_53_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_54_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_55_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_56_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_57_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_58_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_59_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_60_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_61_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_62_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_63_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_64_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_65_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_66_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_67_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_68_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_69_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_70_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_71_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_72_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_73_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_74_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_75_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_76_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_77_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_78_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_79_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_80_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_81_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_82_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_83_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_84_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_85_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_86_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_87_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_88_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_89_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_90_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_91_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_92_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_93_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_94_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_95_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_96_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_97_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_98_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_99_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_100_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_101_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_102_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_103_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_104_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_105_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_106_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_107_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_108_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_109_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_110_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_111_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_112_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_113_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_114_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_115_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_116_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_117_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_118_read;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_A_119_read;
    sc_signal< sc_lv<5> > grp_inference_mult_1_120_120_84_s_fu_1393_C_0_address0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_0_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_0_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_C_0_d0;
    sc_signal< sc_lv<5> > grp_inference_mult_1_120_120_84_s_fu_1393_C_1_address0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_1_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_1_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_C_1_d0;
    sc_signal< sc_lv<5> > grp_inference_mult_1_120_120_84_s_fu_1393_C_2_address0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_2_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_2_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_C_2_d0;
    sc_signal< sc_lv<5> > grp_inference_mult_1_120_120_84_s_fu_1393_C_3_address0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_3_ce0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_C_3_we0;
    sc_signal< sc_lv<32> > grp_inference_mult_1_120_120_84_s_fu_1393_C_3_d0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_ap_start;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_ap_idle;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_ap_ready;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_A_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_A_0_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_A_0_q0;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_A_1_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_A_1_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_A_1_q0;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_A_2_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_A_2_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_A_2_q0;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_A_3_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_A_3_ce0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_A_3_q0;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_C_0_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_0_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_0_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_C_0_0_d0;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_C_1_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_1_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_1_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_C_1_0_d0;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_C_2_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_2_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_2_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_C_2_0_d0;
    sc_signal< sc_lv<5> > grp_inference_add_1_84_s_fu_1885_C_3_0_address0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_3_0_ce0;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_C_3_0_we0;
    sc_signal< sc_lv<32> > grp_inference_add_1_84_s_fu_1885_C_3_0_d0;
    sc_signal< sc_logic > grp_inference_mult_1_120_120_84_s_fu_1393_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st2_fsm_1;
    sc_signal< bool > ap_sig_bdd_917;
    sc_signal< sc_logic > grp_inference_add_1_84_s_fu_1885_ap_start_ap_start_reg;
    sc_signal< sc_logic > ap_sig_cseq_ST_st3_fsm_2;
    sc_signal< bool > ap_sig_bdd_1886;
    sc_signal< sc_lv<32> > grp_fu_1939_p1;
    sc_signal< sc_lv<32> > grp_fu_1944_p1;
    sc_signal< sc_lv<32> > grp_fu_1949_p1;
    sc_signal< sc_lv<32> > grp_fu_1954_p1;
    sc_signal< sc_lv<5> > newIndex_i_fu_1965_p4;
    sc_signal< sc_lv<32> > tmp_8_to_int_i_fu_1989_p1;
    sc_signal< sc_lv<32> > tmp_8_neg_i_fu_1992_p2;
    sc_signal< sc_lv<32> > tmp_8_to_int_1_i_fu_2003_p1;
    sc_signal< sc_lv<32> > tmp_8_neg_1_i_fu_2006_p2;
    sc_signal< sc_lv<32> > tmp_8_to_int_2_i_fu_2017_p1;
    sc_signal< sc_lv<32> > tmp_8_neg_2_i_fu_2020_p2;
    sc_signal< sc_lv<32> > tmp_8_to_int_3_i_fu_2031_p1;
    sc_signal< sc_lv<32> > tmp_8_neg_3_i_fu_2034_p2;
    sc_signal< sc_logic > grp_fu_1899_ce;
    sc_signal< sc_logic > grp_fu_1904_ce;
    sc_signal< sc_logic > grp_fu_1909_ce;
    sc_signal< sc_logic > grp_fu_1914_ce;
    sc_signal< sc_logic > grp_fu_1919_ce;
    sc_signal< sc_logic > grp_fu_1924_ce;
    sc_signal< sc_logic > grp_fu_1929_ce;
    sc_signal< sc_logic > grp_fu_1934_ce;
    sc_signal< sc_logic > grp_fu_1939_ce;
    sc_signal< sc_logic > grp_fu_1944_ce;
    sc_signal< sc_logic > grp_fu_1949_ce;
    sc_signal< sc_logic > grp_fu_1954_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st26_fsm_5;
    sc_signal< bool > ap_sig_bdd_2013;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_st1_fsm_0;
    static const sc_lv<6> ap_ST_st2_fsm_1;
    static const sc_lv<6> ap_ST_st3_fsm_2;
    static const sc_lv<6> ap_ST_st4_fsm_3;
    static const sc_lv<6> ap_ST_pp0_stg0_fsm_4;
    static const sc_lv<6> ap_ST_st26_fsm_5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_true;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3F800000;
    static const sc_lv<7> ap_const_lv7_54;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<32> ap_const_lv32_5;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_S_0_0_address0();
    void thread_S_0_0_ce0();
    void thread_S_0_0_d0();
    void thread_S_0_0_we0();
    void thread_S_1_0_address0();
    void thread_S_1_0_ce0();
    void thread_S_1_0_d0();
    void thread_S_1_0_we0();
    void thread_S_2_0_address0();
    void thread_S_2_0_ce0();
    void thread_S_2_0_d0();
    void thread_S_2_0_we0();
    void thread_S_3_0_address0();
    void thread_S_3_0_ce0();
    void thread_S_3_0_d0();
    void thread_S_3_0_we0();
    void thread_T_0_address0();
    void thread_T_0_ce0();
    void thread_T_0_d0();
    void thread_T_0_we0();
    void thread_T_1_address0();
    void thread_T_1_ce0();
    void thread_T_1_d0();
    void thread_T_1_we0();
    void thread_T_2_address0();
    void thread_T_2_ce0();
    void thread_T_2_d0();
    void thread_T_2_we0();
    void thread_T_3_address0();
    void thread_T_3_ce0();
    void thread_T_3_d0();
    void thread_T_3_we0();
    void thread_Y_0_0_address0();
    void thread_Y_0_0_ce0();
    void thread_Y_0_0_d0();
    void thread_Y_0_0_we0();
    void thread_Y_1_0_address0();
    void thread_Y_1_0_ce0();
    void thread_Y_1_0_d0();
    void thread_Y_1_0_we0();
    void thread_Y_2_0_address0();
    void thread_Y_2_0_ce0();
    void thread_Y_2_0_d0();
    void thread_Y_2_0_we0();
    void thread_Y_3_0_address0();
    void thread_Y_3_0_ce0();
    void thread_Y_3_0_d0();
    void thread_Y_3_0_we0();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_187();
    void thread_ap_sig_bdd_1886();
    void thread_ap_sig_bdd_2013();
    void thread_ap_sig_bdd_25();
    void thread_ap_sig_bdd_435();
    void thread_ap_sig_bdd_655();
    void thread_ap_sig_bdd_917();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_4();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st26_fsm_5();
    void thread_ap_sig_cseq_ST_st2_fsm_1();
    void thread_ap_sig_cseq_ST_st3_fsm_2();
    void thread_ap_sig_cseq_ST_st4_fsm_3();
    void thread_exitcond_i_fu_1959_p2();
    void thread_grp_fu_1899_ce();
    void thread_grp_fu_1904_ce();
    void thread_grp_fu_1909_ce();
    void thread_grp_fu_1914_ce();
    void thread_grp_fu_1919_ce();
    void thread_grp_fu_1924_ce();
    void thread_grp_fu_1929_ce();
    void thread_grp_fu_1934_ce();
    void thread_grp_fu_1939_ce();
    void thread_grp_fu_1939_p1();
    void thread_grp_fu_1944_ce();
    void thread_grp_fu_1944_p1();
    void thread_grp_fu_1949_ce();
    void thread_grp_fu_1949_p1();
    void thread_grp_fu_1954_ce();
    void thread_grp_fu_1954_p1();
    void thread_grp_inference_add_1_84_s_fu_1885_A_0_q0();
    void thread_grp_inference_add_1_84_s_fu_1885_A_1_q0();
    void thread_grp_inference_add_1_84_s_fu_1885_A_2_q0();
    void thread_grp_inference_add_1_84_s_fu_1885_A_3_q0();
    void thread_grp_inference_add_1_84_s_fu_1885_ap_start();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_0_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_100_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_101_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_102_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_103_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_104_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_105_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_106_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_107_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_108_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_109_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_10_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_110_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_111_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_112_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_113_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_114_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_115_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_116_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_117_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_118_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_119_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_11_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_12_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_13_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_14_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_15_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_16_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_17_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_18_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_19_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_1_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_20_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_21_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_22_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_23_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_24_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_25_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_26_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_27_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_28_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_29_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_2_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_30_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_31_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_32_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_33_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_34_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_35_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_36_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_37_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_38_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_39_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_3_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_40_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_41_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_42_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_43_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_44_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_45_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_46_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_47_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_48_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_49_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_4_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_50_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_51_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_52_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_53_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_54_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_55_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_56_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_57_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_58_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_59_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_5_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_60_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_61_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_62_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_63_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_64_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_65_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_66_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_67_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_68_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_69_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_6_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_70_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_71_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_72_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_73_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_74_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_75_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_76_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_77_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_78_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_79_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_7_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_80_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_81_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_82_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_83_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_84_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_85_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_86_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_87_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_88_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_89_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_8_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_90_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_91_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_92_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_93_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_94_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_95_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_96_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_97_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_98_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_99_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_A_9_read();
    void thread_grp_inference_mult_1_120_120_84_s_fu_1393_ap_start();
    void thread_j_2_3_i_fu_1983_p2();
    void thread_newIndex1_i_fu_1975_p1();
    void thread_newIndex_i_fu_1965_p4();
    void thread_tmp_8_neg_1_i_fu_2006_p2();
    void thread_tmp_8_neg_2_i_fu_2020_p2();
    void thread_tmp_8_neg_3_i_fu_2034_p2();
    void thread_tmp_8_neg_i_fu_1992_p2();
    void thread_tmp_8_to_int_1_i_fu_2003_p1();
    void thread_tmp_8_to_int_2_i_fu_2017_p1();
    void thread_tmp_8_to_int_3_i_fu_2031_p1();
    void thread_tmp_8_to_int_i_fu_1989_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
