---

# ğŸ”Œ **Transmission & Interface Design (ELEN2002) â€” Lab Portfolio**  
A curated collection of laboratory work completed for **ELEN2002: Transmission & Interface Design** at Curtin University.  
This portfolio demonstrates handsâ€‘on experience with **serial communication protocols, digital IC behaviour, amplifiers, comparators, and embedded system interfaces**.

---

## ğŸ“ **Unit Overview**
This unit focuses on how digital and embedded systems communicate, process signals, and interface with external devices.  
Key skills developed:

- Serial communication (RS232, IÂ²C, SPI)  
- Digital IC timing, propagation delay & VTC analysis  
- Opâ€‘amp comparators & inverting amplifiers  
- BJT amplifier biasing & AC gain behaviour  
- Arduinoâ€‘based protocol implementation  
- Oscilloscopeâ€‘based measurement & signal interpretation  

---

# ğŸ“˜ **Labs & Reports**

---

## âš¡ **Lab 2 â€” Amplifiers & Comparators**  
**Topics:** Inverting amplifier, comparator behaviour, BJT biasing, emitter bypass capacitor  
**Skills demonstrated:**  
- Calculated & measured closedâ€‘loop gain  
- Observed comparator switching behaviour  
- Analysed BJT DC bias point & AC gain  
- Compared gain with/without emitter bypass capacitor  

ğŸ“„ **[Open Lab 2 Report](#)**

---

## ğŸ”§ **Lab 3 â€” Digital IC Performance (7404 Inverter)**  
**Topics:** Voltage transfer characteristics, propagation delay, rise/fall times, power consumption  
**Skills demonstrated:**  
- Measured VTC for 1â€‘load & 5â€‘load configurations  
- Analysed timing behaviour using oscilloscope  
- Evaluated dynamic vs static power consumption  
- Observed inverter response to analog inputs  

ğŸ“„ **[Open Lab 3 Report](#)**

---

## ğŸ”— **Lab 5 â€” RS232, IÂ²C & SPI Interfaces**  
**Topics:** Multiâ€‘protocol communication using Arduino (Master/Slave)  
**Skills demonstrated:**  
- Implemented IÂ²C singleâ€‘slave & multiâ€‘slave communication  
- Relayed RS232 â†’ IÂ²C data between devices  
- Tested SPI at multiple clock speeds (DIV2, DIV8, DIV32)  
- Analysed data corruption, timing limits & bus behaviour  
- Used pullâ€‘up resistors, bus wiring & protocol debugging  

ğŸ“„ **[Open Lab 5 Report](#)**

---

## ğŸš— **CAN Bus Presentation â€” Priority & Contention**  
**Topics:** CAN arbitration, message priority, dominant/recessive bits  
**Skills demonstrated:**  
- Explained CAN IDâ€‘based priority  
- Demonstrated bitwise arbitration & collision avoidance  
- Presented realâ€‘world automotive use cases  

ğŸ“„ **[Open CAN Presentation](#)**

---

# ğŸ“ **What This Portfolio Shows**
- Strong understanding of **digital communication protocols**  
- Ability to analyse **timing, signal integrity, and IC behaviour**  
- Practical experience with **Arduino, oscilloscopes, and serial buses**  
- Clear documentation and engineering communication  
- Skills relevant to **embedded systems, electronics, IoT, and hardware support roles**  

---
