# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/Adder.vhd $dsn/src/Mux.vhd $dsn/src/signal_extend.vhd $dsn/src/testbench_mips.vhd $dsn/src/PC.vhd $dsn/src/register_file.vhd $dsn/src/IF_ID_REG.vhd $dsn/src/instruction_memory.vhd $dsn/src/control_unit.vhd $dsn/src/ID_EX_REG.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\signal_extend.vhd
# Compile Entity "signal_extend"
# Compile Architecture "signal_extend" of Entity "signal_extend"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\mips.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# Top-level unit(s) detected:
# Entity => sistema_mips
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/Adder.vhd $dsn/src/Mux.vhd $dsn/src/signal_extend.vhd $dsn/src/testbench_mips.vhd $dsn/src/PC.vhd $dsn/src/register_file.vhd $dsn/src/IF_ID_REG.vhd $dsn/src/instruction_memory.vhd $dsn/src/control_unit.vhd $dsn/src/ID_EX_REG.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\signal_extend.vhd
# Compile Entity "signal_extend"
# Compile Architecture "signal_extend" of Entity "signal_extend"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\mips.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# Top-level unit(s) detected:
# Entity => sistema_mips
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sistema_mips sistema_mips sistema_mips
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7238 kB (elbread=1280 elab2=5819 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\wave.asdb
#  03:39, sábado, 25 de maio de 2019
#  Simulation has been initialized
# 20 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/sistema_mips/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sistema_mips/mips_01/instruction_decode_01/register_file_01,  Process: line__65.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sistema_mips/mips_01/instruction_decode_01/register_file_01,  Process: line__68.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sistema_mips/mips_01/instruction_fetch_01/ADDER_IF,  Process: line__20.
# KERNEL: stopped at time: 100 ns
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/Adder.vhd $dsn/src/Mux.vhd $dsn/src/signal_extend.vhd $dsn/src/testbench_mips.vhd $dsn/src/PC.vhd $dsn/src/register_file.vhd $dsn/src/IF_ID_REG.vhd $dsn/src/instruction_memory.vhd $dsn/src/control_unit.vhd $dsn/src/ID_EX_REG.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\signal_extend.vhd
# Compile Entity "signal_extend"
# Compile Architecture "signal_extend" of Entity "signal_extend"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\mips.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# Top-level unit(s) detected:
# Entity => sistema_mips
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work sistema_mips -2002  $dsn/src/control_unit.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# Compile success 0 Errors 0 Warnings  Analysis time :  32.0 [ms]
endsim
# VSIM: Simulation has finished.
acom -reorder -O3 -e 100 -work sistema_mips -2002  $dsn/src/Adder.vhd $dsn/src/Mux.vhd $dsn/src/signal_extend.vhd $dsn/src/testbench_mips.vhd $dsn/src/PC.vhd $dsn/src/register_file.vhd $dsn/src/IF_ID_REG.vhd $dsn/src/instruction_memory.vhd $dsn/src/control_unit.vhd $dsn/src/ID_EX_REG.vhd $dsn/src/instruction_decode.bde $dsn/src/instruction_fetch.bde $dsn/src/mips.bde $dsn/src/sistema_mips.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Adder.vhd
# Compile Entity "Adder"
# Compile Architecture "Adder" of Entity "Adder"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\Mux.vhd
# Compile Entity "Mux"
# Compile Architecture "Mux" of Entity "Mux"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\signal_extend.vhd
# Compile Entity "signal_extend"
# Compile Architecture "signal_extend" of Entity "signal_extend"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\testbench_mips.vhd
# Compile Entity "testbench_mips"
# Compile Architecture "testbench_mips" of Entity "testbench_mips"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\PC.vhd
# Compile Entity "PC"
# Compile Architecture "PC" of Entity "PC"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\register_file.vhd
# Compile Entity "register_file"
# Compile Architecture "register_file" of Entity "register_file"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\IF_ID_REG.vhd
# Compile Entity "IF_ID_REG"
# Compile Architecture "IF_ID_REG" of Entity "IF_ID_REG"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\instruction_memory.vhd
# Compile Entity "instruction_memory"
# Compile Architecture "instruction_memory" of Entity "instruction_memory"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\control_unit.vhd
# Compile Entity "control_unit"
# Compile Architecture "control_unit" of Entity "control_unit"
# File: E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\ID_EX_REG.vhd
# Compile Entity "ID_EX_REG"
# Compile Architecture "ID_EX_REG" of Entity "ID_EX_REG"
# File: .\..\compile\instruction_decode.vhd
# Compile Entity "instruction_decode"
# Compile Architecture "instruction_decode" of Entity "instruction_decode"
# File: .\..\compile\instruction_fetch.vhd
# Compile Entity "instruction_fetch"
# Compile Architecture "instruction_fetch" of Entity "instruction_fetch"
# File: .\..\compile\mips.vhd
# Compile Entity "mips"
# Compile Architecture "mips" of Entity "mips"
# File: .\..\compile\sistema_mips.vhd
# Compile Entity "sistema_mips"
# Compile Architecture "sistema_mips" of Entity "sistema_mips"
# Top-level unit(s) detected:
# Entity => sistema_mips
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sistema_mips sistema_mips sistema_mips
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7238 kB (elbread=1280 elab2=5819 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\wave.asdb
#  03:43, sábado, 25 de maio de 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/sistema_mips/src/wave.asdb'.
run 100 ns
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sistema_mips/mips_01/instruction_decode_01/register_file_01,  Process: line__65.
# KERNEL: WARNING: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sistema_mips/mips_01/instruction_decode_01/register_file_01,  Process: line__68.
# KERNEL: WARNING: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /sistema_mips/mips_01/instruction_fetch_01/ADDER_IF,  Process: line__20.
# KERNEL: stopped at time: 100 ns
# Waveform file 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/sistema_mips/src/untitled.awc' connected to 'E:/rpm-dev/Poli/OrgArq/Projetos/projeto_mips/sistema_mips/src/untitled.asdb'.
# Adding file E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\untitled.asdb ... Done
# Adding file E:\rpm-dev\Poli\OrgArq\Projetos\projeto_mips\sistema_mips\src\untitled.awc ... Done
