// Seed: 3087600487
module module_0 (
    input tri1 id_0,
    input tri1 id_1
);
  always id_3 = 1;
  final id_3 = {id_3 - id_3{id_0 - 1 - 1}};
  assign module_1.id_14 = 0;
  wire id_4;
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    inout wor id_5,
    input tri id_6,
    input supply1 id_7
    , id_26,
    input wire id_8,
    output tri1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri0 id_14,
    input uwire id_15,
    input wor id_16,
    output uwire id_17,
    input uwire id_18,
    input wor id_19,
    input tri1 id_20,
    output wand id_21,
    input uwire id_22,
    output tri1 id_23,
    input supply1 id_24
);
  module_0 modCall_1 (
      id_5,
      id_6
  );
endmodule
