Flow report for ARSG_GlueLogic
Fri Mar 15 20:44:32 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+-----------------------+---------------------------------------------+
; Flow Status           ; Successful - Fri Mar 15 20:44:32 2019       ;
; Quartus Prime Version ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name         ; ARSG_GlueLogic                              ;
; Top-level Entity Name ; ARSG_GlueLogic                              ;
; Family                ; MAX V                                       ;
; Device                ; 5M1270ZT144C5                               ;
; Timing Models         ; Final                                       ;
; Total logic elements  ; 13 / 1,270 ( 1 % )                          ;
; Total pins            ; 46 / 114 ( 40 % )                           ;
; Total virtual pins    ; 0                                           ;
; UFM blocks            ; 0 / 1 ( 0 % )                               ;
+-----------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/15/2019 20:44:14 ;
; Main task         ; Compilation         ;
; Revision Name     ; ARSG_GlueLogic      ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                          ;
+---------------------------------------------------+---------------------------------+--------------------------------+-------------+----------------------+
; Assignment Name                                   ; Value                           ; Default Value                  ; Entity Name ; Section Id           ;
+---------------------------------------------------+---------------------------------+--------------------------------+-------------+----------------------+
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP               ; On                              ; Off                            ; --          ; --                   ;
; AUTO_PACKED_REGISTERS_MAX                         ; Normal                          ; Auto                           ; --          ; --                   ;
; COMPILER_SIGNATURE_ID                             ; 123719791602173.155267905410488 ; --                             ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL                   ; Precision Synthesis             ; <None>                         ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT                             ; Vqm                             ; --                             ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                                      ; mentor.lmf                      ; --                             ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT                            ; Vhdl                            ; --                             ; --          ; eda_simulation       ;
; EDA_SIMULATION_TOOL                               ; ModelSim-Altera (VHDL)          ; <None>                         ; --          ; --                   ;
; EDA_TIME_SCALE                                    ; 1 ps                            ; --                             ; --          ; eda_simulation       ;
; FITTER_EFFORT                                     ; Standard Fit                    ; Auto Fit                       ; --          ; --                   ;
; FLOW_ENABLE_POWER_ANALYZER                        ; On                              ; Off                            ; --          ; --                   ;
; MAXII_OPTIMIZATION_TECHNIQUE                      ; Speed                           ; Balanced                       ; --          ; --                   ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                              ; --                             ; --          ; --                   ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                               ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; INT_OSC.bsf                     ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; INT_OSC_inst.vhd                ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; INT_OSC.inc                     ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; INT_OSC.cmp                     ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; INT_OSC_syn.v                   ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; ADF_FIFO.bsf                    ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; ADF_FIFO.cmp                    ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; ShiftRegisterIN.bsf             ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; ShiftRegisterIN.cmp             ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; ShiftRegisterOUT.bsf            ; --                             ; --          ; --                   ;
; MISC_FILE                                         ; ShiftRegisterOUT.cmp            ; --                             ; --          ; --                   ;
; MUX_RESTRUCTURE                                   ; Off                             ; Auto                           ; --          ; --                   ;
; OPTIMIZE_HOLD_TIMING                              ; All Paths                       ; IO Paths and Minimum TPD Paths ; --          ; --                   ;
; OPTIMIZE_MULTI_CORNER_TIMING                      ; On                              ; Off                            ; --          ; --                   ;
; OPTIMIZE_POWER_DURING_FITTING                     ; Extra effort                    ; Normal compilation             ; --          ; --                   ;
; OPTIMIZE_POWER_DURING_SYNTHESIS                   ; Extra effort                    ; Normal compilation             ; --          ; --                   ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                              ; Off                            ; --          ; --                   ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                              ; Off                            ; --          ; --                   ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                              ; Off                            ; --          ; --                   ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                              ; Off                            ; --          ; --                   ;
; POWER_DEFAULT_INPUT_IO_TOGGLE_RATE                ; 50 %                            ; 12.5%                          ; --          ; --                   ;
; POWER_DEFAULT_TOGGLE_RATE                         ; 50 %                            ; 12.5%                          ; --          ; --                   ;
; POWER_PRESET_COOLING_SOLUTION                     ; No Heat Sink With Still Air     ; --                             ; --          ; --                   ;
; POWER_REPORT_POWER_DISSIPATION                    ; On                              ; Off                            ; --          ; --                   ;
; POWER_REPORT_SIGNAL_ACTIVITY                      ; On                              ; Off                            ; --          ; --                   ;
; POWER_USE_DEVICE_CHARACTERISTICS                  ; MAXIMUM                         ; TYPICAL                        ; --          ; --                   ;
; POWER_USE_PVA                                     ; Off                             ; On                             ; --          ; --                   ;
; PROJECT_OUTPUT_DIRECTORY                          ; output_files                    ; --                             ; --          ; --                   ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION      ; On                              ; Auto                           ; --          ; --                   ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                  ; MAXIMUM                         ; Normal                         ; --          ; --                   ;
; SMART_RECOMPILE                                   ; On                              ; Off                            ; --          ; --                   ;
; TIMING_ANALYZER_MULTICORNER_ANALYSIS              ; On                              ; Off                            ; --          ; --                   ;
+---------------------------------------------------+---------------------------------+--------------------------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:10     ; 1.0                     ; 4787 MB             ; 00:00:22                           ;
; Fitter               ; 00:00:02     ; 1.0                     ; 5904 MB             ; 00:00:03                           ;
; Assembler            ; 00:00:00     ; 1.0                     ; 4678 MB             ; 00:00:01                           ;
; Power Analyzer       ; 00:00:01     ; 1.0                     ; 4695 MB             ; 00:00:01                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4694 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:00     ; 1.0                     ; 4636 MB             ; 00:00:01                           ;
; Total                ; 00:00:14     ; --                      ; --                  ; 00:00:29                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; DESKTOP-1D4MDUO  ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; DESKTOP-1D4MDUO  ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; DESKTOP-1D4MDUO  ; Windows 10 ; 10.0       ; x86_64         ;
; Power Analyzer       ; DESKTOP-1D4MDUO  ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; DESKTOP-1D4MDUO  ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; DESKTOP-1D4MDUO  ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic
quartus_fit --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic
quartus_asm --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic
quartus_pow --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic
quartus_sta ARSG_GlueLogic -c ARSG_GlueLogic
quartus_eda --read_settings_files=off --write_settings_files=off ARSG_GlueLogic -c ARSG_GlueLogic



