# Full-Adder
Full Adder and Testbench in Verilog.
