initSidebarItems({"mod":[["BFHFNMIGN","Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions."],["BP","Always reads-as-one. It indicates branch prediction is enabled."],["DC","Enables L1 data cache."],["DIV_0_TRP","Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0"],["IC","Enables L1 instruction cache."],["NONBASETHRDENA","Indicates how the processor enters Thread mode"],["STKALIGN","Indicates stack alignment on exception entry"],["UNALIGN_TRP","Enables unaligned access traps"],["USERSETMPEND","Enables unprivileged software access to the STIR"]]});