/**
 * @file w5500_registers.h
 * @brief Header with registers definitions used by web adapter
 * @version 0.1
 * @date 2022-10-12
 *
 *  (c) 2022
 */
#ifndef CORE_REG_W5500_H_
#define CORE_REG_W5500_H_

// Common Register Block
typedef enum W5500CommonRegister {
    W5500_REG_MR = 0x0000,
    W5500_REG_GAR0 = 0x0001,
    W5500_REG_GAR1 = 0x0002,
    W5500_REG_GAR2 = 0x0003,
    W5500_REG_GAR3 = 0x0004,
    W5500_REG_SUBR0 = 0x0005,
    W5500_REG_SUBR1 = 0x0006,
    W5500_REG_SUBR2 = 0x0007,
    W5500_REG_SUBR3 = 0x0008,
    W5500_REG_SHAR0 = 0x0009,
    W5500_REG_SHAR1 = 0x000A,
    W5500_REG_SHAR2 = 0x000B,
    W5500_REG_SHAR3 = 0x000C,
    W5500_REG_SHAR4 = 0x000D,
    W5500_REG_SHAR5 = 0x000E,
    W5500_REG_SIPR0 = 0x000F,
    W5500_REG_SIPR1 = 0x0010,
    W5500_REG_SIPR2 = 0x0011,
    W5500_REG_SIPR3 = 0x0012,
    W5500_REG_INTLEVEL0 = 0x0013,
    W5500_REG_INTLEVEL1 = 0x0014,
    W5500_REG_IR = 0x0015,
    W5500_REG_IMR = 0x0016,
    W5500_REG_SIR = 0x0017,
    W5500_REG_SIMR = 0x0018,
    W5500_REG_RTR0 = 0x0019,
    W5500_REG_RTR1 = 0x001A,
    W5500_REG_RCR = 0x001B,
    W5500_REG_PTIMER = 0x001C,
    W5500_REG_PMAGIC = 0x001D,
    W5500_REG_PHAR0 = 0x001E,
    W5500_REG_PHAR1 = 0x001F,
    W5500_REG_PHAR2 = 0x0020,
    W5500_REG_PHAR3 = 0x0021,
    W5500_REG_PHAR4 = 0x0022,
    W5500_REG_PHAR5 = 0x0023,
    W5500_REG_PSID0 = 0x0024,
    W5500_REG_PSID1 = 0x0025,
    W5500_REG_PMRU0 = 0x0026,
    W5500_REG_PMRU1 = 0x0027,
    W5500_REG_UIPR0 = 0x0028,
    W5500_REG_UIPR1 = 0x0029,
    W5500_REG_UIPR2 = 0x002A,
    W5500_REG_UIPR3 = 0x002B,
    W5500_REG_UPORTR0 = 0x002C,
    W5500_REG_UPORTR1 = 0x002D,
    W5500_REG_PHYCFGR = 0x002E,
    W5500_REG_VERSIONR = 0x0039,

} W5500CommonRegister;

// Socket Register Block
typedef enum W5500SocketRegister {
    W5500_REG_SOCK_Sn_MR = 0x0000,
    W5500_REG_SOCK_Sn_CR = 0x0001,
    W5500_REG_SOCK_Sn_IR = 0x0002,
    W5500_REG_SOCK_Sn_SR = 0x0003,
    W5500_REG_SOCK_Sn_PORT0 = 0x0004,
    W5500_REG_SOCK_Sn_PORT1 = 0x0005,
    W5500_REG_SOCK_Sn_DHAR0 = 0x0006,
    W5500_REG_SOCK_Sn_DHAR1 = 0x0007,
    W5500_REG_SOCK_Sn_DHAR2 = 0x0008,
    W5500_REG_SOCK_Sn_DHAR3 = 0x0009,
    W5500_REG_SOCK_Sn_DHAR4 = 0x000A,
    W5500_REG_SOCK_Sn_DHAR5 = 0x000B,
    W5500_REG_SOCK_Sn_DIPR0 = 0x000C,
    W5500_REG_SOCK_Sn_DIPR1 = 0x000D,
    W5500_REG_SOCK_Sn_DIPR2 = 0x000E,
    W5500_REG_SOCK_Sn_DIPR3 = 0x000F,
    W5500_REG_SOCK_Sn_DPORT0 = 0x0010,
    W5500_REG_SOCK_Sn_DPORT1 = 0x0011,
    W5500_REG_SOCK_Sn_MSSR0 = 0x0012,
    W5500_REG_SOCK_Sn_MSSR1 = 0x0013,
    W5500_REG_SOCK_Sn_TOS = 0x0015,
    W5500_REG_SOCK_Sn_TTL = 0x0016,
    W5500_REG_SOCK_Sn_RXBUF_SIZE = 0x001E,
    W5500_REG_SOCK_Sn_TXBUF_SIZE = 0x001F,
    W5500_REG_SOCK_Sn_TX_FSR0 = 0x0020,
    W5500_REG_SOCK_Sn_TX_FSR1 = 0x0021,
    W5500_REG_SOCK_Sn_TX_RD0 = 0x0022,
    W5500_REG_SOCK_Sn_TX_RD1 = 0x0023,
    W5500_REG_SOCK_Sn_TX_WR0 = 0x0024,
    W5500_REG_SOCK_Sn_TX_WR1 = 0x0025,
    W5500_REG_SOCK_Sn_RX_RSR0 = 0x0026,
    W5500_REG_SOCK_Sn_RX_RSR1 = 0x0027,
    W5500_REG_SOCK_Sn_RX_RD0 = 0x0028,
    W5500_REG_SOCK_Sn_RX_RD1 = 0x0029,
    W5500_REG_SOCK_Sn_RX_WR0 = 0x002A,
    W5500_REG_SOCK_Sn_RX_WR1 = 0x002B,
    W5500_REG_SOCK_Sn_IMR = 0x002C,
    W5500_REG_SOCK_Sn_FRAG0 = 0x002D,
    W5500_REG_SOCK_Sn_FRAG1 = 0x002E,
    W5500_REG_SOCK_Sn_KPALVTR = 0x002F,
} W5500SocketRegister;

#endif /* CORE_REG_W5500_H_ */