# structured-asic-dd2
Complete physical design flow for a Structured ASIC platform by Ahmed, Habiba, and Laila. Implements parsing, validation, Greedy + SA placement, CTS, ECO, routing, and STA with automation, visualization, and a professional GitHub workflow for reproducible chip design.
