{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458173220030 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458173220042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 16 20:06:59 2016 " "Processing started: Wed Mar 16 20:06:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458173220042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458173220042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ram32x4 -c ram32x4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ram32x4 -c ram32x4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458173220042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1458173220777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 ram32x4.v(18) " "Verilog HDL Declaration information at ram32x4.v(18): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "ram32x4.v" "" { Text "/h/u3/c6/05/c6alvare/Labs/lab6/Labs/lab6/part1/ram32x4.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458173233981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 ram32x4.v(18) " "Verilog HDL Declaration information at ram32x4.v(18): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "ram32x4.v" "" { Text "/h/u3/c6/05/c6alvare/Labs/lab6/Labs/lab6/part1/ram32x4.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1458173233982 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ram32x4.v 2 2 " "Using design file ram32x4.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ram32x4 " "Found entity 1: ram32x4" {  } { { "ram32x4.v" "" { Text "/h/u3/c6/05/c6alvare/Labs/lab6/Labs/lab6/part1/ram32x4.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458173233984 ""} { "Info" "ISGN_ENTITY_NAME" "2 hex_decoder " "Found entity 2: hex_decoder" {  } { { "ram32x4.v" "" { Text "/h/u3/c6/05/c6alvare/Labs/lab6/Labs/lab6/part1/ram32x4.v" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458173233984 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1458173233984 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "subwire0 ram32x4.v(35) " "Verilog HDL Implicit Net warning at ram32x4.v(35): created implicit net for \"subwire0\"" {  } { { "ram32x4.v" "" { Text "/h/u3/c6/05/c6alvare/Labs/lab6/Labs/lab6/part1/ram32x4.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458173233985 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "data ram32x4.v(77) " "Verilog HDL Implicit Net warning at ram32x4.v(77): created implicit net for \"data\"" {  } { { "ram32x4.v" "" { Text "/h/u3/c6/05/c6alvare/Labs/lab6/Labs/lab6/part1/ram32x4.v" 77 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458173233985 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ram32x4 " "Elaborating entity \"ram32x4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458173233987 ""}
{ "Error" "EVRFX_VERI_INDEX_OUT_OF_BOUNDS" "7 4 0 address ram32x4.v(41) " "Verilog HDL error at ram32x4.v(41): index 7 cannot fall outside the declared range \[4:0\] for vector \"address\"" {  } { { "ram32x4.v" "" { Text "/h/u3/c6/05/c6alvare/Labs/lab6/Labs/lab6/part1/ram32x4.v" 41 0 0 } }  } 0 10232 "Verilog HDL error at %5!s!: index %1!d! cannot fall outside the declared range \[%2!d!:%3!d!\] for vector \"%4!s!\"" 0 0 "Quartus II" 0 -1 1458173233990 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1458173233990 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458173234204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 16 20:07:14 2016 " "Processing ended: Wed Mar 16 20:07:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458173234204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458173234204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458173234204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458173234204 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458173234634 ""}
