
*** Running vivado
    with args -log CACHE_CONTROLLER.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CACHE_CONTROLLER.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source CACHE_CONTROLLER.tcl -notrace
Command: synth_design -top CACHE_CONTROLLER -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8092 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 792.535 ; gain = 175.949
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CACHE_CONTROLLER' [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:23]
	Parameter no_of_address_bits bound to: 11 - type: integer 
	Parameter no_of_blkoffset_bits bound to: 2 - type: integer 
	Parameter byte_size bound to: 4 - type: integer 
	Parameter no_of_l2_ways bound to: 4 - type: integer 
	Parameter no_of_l2_ways_bits bound to: 2 - type: integer 
	Parameter no_of_l2_blocks bound to: 16 - type: integer 
	Parameter no_of_bytes_l2_block bound to: 16 - type: integer 
	Parameter l2_block_bit_size bound to: 64 - type: integer 
	Parameter no_of_l2_index_bits bound to: 4 - type: integer 
	Parameter no_of_l2_tag_bits bound to: 5 - type: integer 
	Parameter no_of_l1_blocks bound to: 8 - type: integer 
	Parameter no_of_bytes_l1_block bound to: 4 - type: integer 
	Parameter l1_block_bit_size bound to: 16 - type: integer 
	Parameter no_of_l1_index_bits bound to: 3 - type: integer 
	Parameter no_of_l1_tag_bits bound to: 6 - type: integer 
	Parameter no_of_main_memory_blocks bound to: 32 - type: integer 
	Parameter main_memory_block_size bound to: 16 - type: integer 
	Parameter no_of_bytes_main_memory_block bound to: 4 - type: integer 
	Parameter main_memory_byte_size bound to: 128 - type: integer 
	Parameter l1_latency bound to: 1 - type: integer 
	Parameter l2_latency bound to: 2 - type: integer 
	Parameter main_memory_latency bound to: 5 - type: integer 
INFO: [Synth 8-251] Check Started [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:207]
INFO: [Synth 8-251] Not Found in L1 Cache [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:221]
INFO: [Synth 8-251] Found in L2 Cache [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:245]
INFO: [Synth 8-251] Not Found in L2 Cache [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:246]
INFO: [Synth 8-251] Not found in L2 cache, Extracting from main memory [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:315]
INFO: [Synth 8-251] x [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:341]
INFO: [Synth 8-251] x [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:358]
INFO: [Synth 8-251] Initially not present in l2 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:362]
INFO: [Synth 8-251] 4'bxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:364]
INFO: [Synth 8-251] 1'bx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:366]
INFO: [Synth 8-251] 5'bxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:368]
INFO: [Synth 8-251] Initially not present in l1 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:372]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:374]
INFO: [Synth 8-251] 1'bx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:376]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:378]
INFO: [Synth 8-251] Initially present in l1 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:384]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:386]
INFO: [Synth 8-251] 5'bxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:388]
INFO: [Synth 8-251] 4'bxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:390]
INFO: [Synth 8-251] found l1 eviction in l2 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:402]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:404]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:406]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:409]
INFO: [Synth 8-251] 16'bxxxxxxxxxxxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:417]
INFO: [Synth 8-251] 6'bxxxxxx [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:420]
INFO: [Synth 8-251] Initially valid data present in l2 [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:430]
WARNING: [Synth 8-6014] Unused sequential element main_memory_blk_id_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:199]
WARNING: [Synth 8-6014] Unused sequential element l2_index_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:200]
WARNING: [Synth 8-6014] Unused sequential element l2_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:201]
WARNING: [Synth 8-6014] Unused sequential element l1_index_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:202]
WARNING: [Synth 8-6014] Unused sequential element l1_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:203]
WARNING: [Synth 8-6014] Unused sequential element offset_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:204]
WARNING: [Synth 8-6014] Unused sequential element dummy_hit_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:236]
WARNING: [Synth 8-6014] Unused sequential element lru_value2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:249]
WARNING: [Synth 8-6014] Unused sequential element lru_value_dummy2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:252]
WARNING: [Synth 8-6014] Unused sequential element l1_evict_tag2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:270]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_tag2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:271]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_index2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:272]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_search2_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:273]
WARNING: [Synth 8-6014] Unused sequential element lru_value_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:342]
WARNING: [Synth 8-6014] Unused sequential element lru_value_dummy_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:347]
WARNING: [Synth 8-6014] Unused sequential element l1_evict_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:385]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:387]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_index_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:389]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_search_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:391]
WARNING: [Synth 8-6014] Unused sequential element l2_evict_tag_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:431]
WARNING: [Synth 8-6014] Unused sequential element l1_evict_tag3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:449]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_tag3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:450]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_index3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:451]
WARNING: [Synth 8-6014] Unused sequential element l1_to_l2_search3_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:452]
WARNING: [Synth 8-6014] Unused sequential element dummy_hit_w_reg was removed.  [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:515]
WARNING: [Synth 8-4767] Trying to implement RAM 'lru_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "lru_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'l2_cache_memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "l2_cache_memory_reg" dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'l1_valid_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "l1_valid_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'l1_tag_array_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "l1_tag_array_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'main_memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "main_memory_reg" dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'CACHE_CONTROLLER' (1#1) [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/sources_1/new/CACHE_CONTROLLER.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 860.121 ; gain = 243.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 860.121 ; gain = 243.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 860.121 ; gain = 243.535
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/constrs_1/new/Cache_Controller_Constraints.xdc]
Finished Parsing XDC File [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/constrs_1/new/Cache_Controller_Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.srcs/constrs_1/new/Cache_Controller_Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CACHE_CONTROLLER_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CACHE_CONTROLLER_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1017.117 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1017.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.117 ; gain = 400.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.117 ; gain = 400.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.117 ; gain = 400.531
---------------------------------------------------------------------------------
WARNING: [Synth 8-7032] RAM "l2_valid_reg" have possible Byte Write pattern, however the data width (4) is not multiple of supported byte widths of 8 or 9 .
WARNING: [Synth 8-7032] RAM "l2_tag_array_reg" have possible Byte Write pattern, however the data width (20) is not multiple of supported byte widths of 8 or 9 .
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1017.117 ; gain = 400.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |CACHE_CONTROLLER__GB0 |           1|     44441|
|2     |CACHE_CONTROLLER__GB1 |           1|     10226|
|3     |CACHE_CONTROLLER__GB2 |           1|     11055|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 9     
+---Registers : 
	               64 Bit    Registers := 16    
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 32    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---RAMs : 
	              320 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   5 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 6     
	   8 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 120   
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 116   
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 56    
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CACHE_CONTROLLER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 9     
+---Registers : 
	               64 Bit    Registers := 16    
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 32    
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---RAMs : 
	              320 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
	               64 Bit         RAMs := 1     
+---Muxes : 
	   5 Input   1024 Bit        Muxes := 1     
	   2 Input   1024 Bit        Muxes := 6     
	   8 Input    512 Bit        Muxes := 1     
	   2 Input    512 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 3     
	   2 Input     64 Bit        Muxes := 120   
	   5 Input     64 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 5     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 116   
	   2 Input     11 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 56    
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 17    
	   2 Input      1 Bit        Muxes := 30    
	   8 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-6851] RAM (l2_valid_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
INFO: [Synth 8-6851] RAM (l2_tag_array_reg) has partial Byte Wide Write Enable pattern, however no output register found in fanout of RAM. Recommended to use supported Byte Wide Write Enable template. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------+---------------------+-----------+----------------------+-----------------+
|Module Name      | RTL Object          | Inference | Size (Depth x Width) | Primitives      | 
+-----------------+---------------------+-----------+----------------------+-----------------+
|CACHE_CONTROLLER | l2_valid_reg        | Implied   | 16 x 4               | RAM16X1D x 4    | 
|CACHE_CONTROLLER | l2_tag_array_reg    | Implied   | 16 x 20              | RAM16X1D x 20   | 
|CACHE_CONTROLLER | l1_cache_memory_reg | Implied   | 8 x 16               | RAM16X1S x 16   | 
+-----------------+---------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |CACHE_CONTROLLER__GB0 |           1|     20091|
|2     |CACHE_CONTROLLER__GB1 |           1|      2014|
|3     |CACHE_CONTROLLER__GB2 |           1|      2993|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:14 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-----------------+---------------------+-----------+----------------------+-----------------+
|Module Name      | RTL Object          | Inference | Size (Depth x Width) | Primitives      | 
+-----------------+---------------------+-----------+----------------------+-----------------+
|CACHE_CONTROLLER | l2_valid_reg        | Implied   | 16 x 4               | RAM16X1D x 4    | 
|CACHE_CONTROLLER | l2_tag_array_reg    | Implied   | 16 x 20              | RAM16X1D x 20   | 
|CACHE_CONTROLLER | l1_cache_memory_reg | Implied   | 8 x 16               | RAM16X1S x 16   | 
+-----------------+---------------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |CACHE_CONTROLLER__GB0 |           1|     20091|
|2     |CACHE_CONTROLLER__GB1 |           1|      2014|
|3     |CACHE_CONTROLLER__GB2 |           1|      2993|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    11|
|3     |LUT1     |     1|
|4     |LUT2     |    91|
|5     |LUT3     |   515|
|6     |LUT4     |   504|
|7     |LUT5     |  3004|
|8     |LUT6     |  3201|
|9     |MUXF7    |   220|
|10    |MUXF8    |    32|
|11    |RAM16X1D |    24|
|12    |RAM16X1S |    16|
|13    |FDRE     |  1763|
|14    |IBUF     |    13|
|15    |OBUF     |     8|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  9405|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 1342.906 ; gain = 726.320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:01:19 . Memory (MB): peak = 1342.906 ; gain = 569.324
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 1342.906 ; gain = 726.320
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 303 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'CACHE_CONTROLLER' is not ideal for floorplanning, since the cellview 'CACHE_CONTROLLER' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1342.906 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 24 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:30 . Memory (MB): peak = 1342.906 ; gain = 986.871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1342.906 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/JAY/Downloads/THE_ENDGAME_FPGA/FPGA_IMPLEMENTATION_ENDGAME/FPGA_IMPLEMENTATION_ENDGAME.runs/synth_1/CACHE_CONTROLLER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CACHE_CONTROLLER_utilization_synth.rpt -pb CACHE_CONTROLLER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 20:22:46 2019...
