#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* KA1 */
#define KA1__0__INTTYPE CYREG_PICU4_INTTYPE2
#define KA1__0__MASK 0x04u
#define KA1__0__PC CYREG_PRT4_PC2
#define KA1__0__PORT 4u
#define KA1__0__SHIFT 2
#define KA1__AG CYREG_PRT4_AG
#define KA1__AMUX CYREG_PRT4_AMUX
#define KA1__BIE CYREG_PRT4_BIE
#define KA1__BIT_MASK CYREG_PRT4_BIT_MASK
#define KA1__BYP CYREG_PRT4_BYP
#define KA1__CTL CYREG_PRT4_CTL
#define KA1__DM0 CYREG_PRT4_DM0
#define KA1__DM1 CYREG_PRT4_DM1
#define KA1__DM2 CYREG_PRT4_DM2
#define KA1__DR CYREG_PRT4_DR
#define KA1__INP_DIS CYREG_PRT4_INP_DIS
#define KA1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define KA1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define KA1__LCD_EN CYREG_PRT4_LCD_EN
#define KA1__MASK 0x04u
#define KA1__PORT 4u
#define KA1__PRT CYREG_PRT4_PRT
#define KA1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define KA1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define KA1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define KA1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define KA1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define KA1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define KA1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define KA1__PS CYREG_PRT4_PS
#define KA1__SHIFT 2
#define KA1__SLW CYREG_PRT4_SLW

/* KA2 */
#define KA2__0__INTTYPE CYREG_PICU4_INTTYPE3
#define KA2__0__MASK 0x08u
#define KA2__0__PC CYREG_PRT4_PC3
#define KA2__0__PORT 4u
#define KA2__0__SHIFT 3
#define KA2__AG CYREG_PRT4_AG
#define KA2__AMUX CYREG_PRT4_AMUX
#define KA2__BIE CYREG_PRT4_BIE
#define KA2__BIT_MASK CYREG_PRT4_BIT_MASK
#define KA2__BYP CYREG_PRT4_BYP
#define KA2__CTL CYREG_PRT4_CTL
#define KA2__DM0 CYREG_PRT4_DM0
#define KA2__DM1 CYREG_PRT4_DM1
#define KA2__DM2 CYREG_PRT4_DM2
#define KA2__DR CYREG_PRT4_DR
#define KA2__INP_DIS CYREG_PRT4_INP_DIS
#define KA2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define KA2__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define KA2__LCD_EN CYREG_PRT4_LCD_EN
#define KA2__MASK 0x08u
#define KA2__PORT 4u
#define KA2__PRT CYREG_PRT4_PRT
#define KA2__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define KA2__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define KA2__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define KA2__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define KA2__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define KA2__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define KA2__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define KA2__PS CYREG_PRT4_PS
#define KA2__SHIFT 3
#define KA2__SLW CYREG_PRT4_SLW

/* KA3 */
#define KA3__0__INTTYPE CYREG_PICU4_INTTYPE4
#define KA3__0__MASK 0x10u
#define KA3__0__PC CYREG_PRT4_PC4
#define KA3__0__PORT 4u
#define KA3__0__SHIFT 4
#define KA3__AG CYREG_PRT4_AG
#define KA3__AMUX CYREG_PRT4_AMUX
#define KA3__BIE CYREG_PRT4_BIE
#define KA3__BIT_MASK CYREG_PRT4_BIT_MASK
#define KA3__BYP CYREG_PRT4_BYP
#define KA3__CTL CYREG_PRT4_CTL
#define KA3__DM0 CYREG_PRT4_DM0
#define KA3__DM1 CYREG_PRT4_DM1
#define KA3__DM2 CYREG_PRT4_DM2
#define KA3__DR CYREG_PRT4_DR
#define KA3__INP_DIS CYREG_PRT4_INP_DIS
#define KA3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define KA3__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define KA3__LCD_EN CYREG_PRT4_LCD_EN
#define KA3__MASK 0x10u
#define KA3__PORT 4u
#define KA3__PRT CYREG_PRT4_PRT
#define KA3__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define KA3__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define KA3__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define KA3__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define KA3__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define KA3__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define KA3__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define KA3__PS CYREG_PRT4_PS
#define KA3__SHIFT 4
#define KA3__SLW CYREG_PRT4_SLW

/* KA4 */
#define KA4__0__INTTYPE CYREG_PICU4_INTTYPE5
#define KA4__0__MASK 0x20u
#define KA4__0__PC CYREG_PRT4_PC5
#define KA4__0__PORT 4u
#define KA4__0__SHIFT 5
#define KA4__AG CYREG_PRT4_AG
#define KA4__AMUX CYREG_PRT4_AMUX
#define KA4__BIE CYREG_PRT4_BIE
#define KA4__BIT_MASK CYREG_PRT4_BIT_MASK
#define KA4__BYP CYREG_PRT4_BYP
#define KA4__CTL CYREG_PRT4_CTL
#define KA4__DM0 CYREG_PRT4_DM0
#define KA4__DM1 CYREG_PRT4_DM1
#define KA4__DM2 CYREG_PRT4_DM2
#define KA4__DR CYREG_PRT4_DR
#define KA4__INP_DIS CYREG_PRT4_INP_DIS
#define KA4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define KA4__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define KA4__LCD_EN CYREG_PRT4_LCD_EN
#define KA4__MASK 0x20u
#define KA4__PORT 4u
#define KA4__PRT CYREG_PRT4_PRT
#define KA4__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define KA4__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define KA4__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define KA4__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define KA4__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define KA4__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define KA4__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define KA4__PS CYREG_PRT4_PS
#define KA4__SHIFT 5
#define KA4__SLW CYREG_PRT4_SLW

/* KA5 */
#define KA5__0__INTTYPE CYREG_PICU6_INTTYPE2
#define KA5__0__MASK 0x04u
#define KA5__0__PC CYREG_PRT6_PC2
#define KA5__0__PORT 6u
#define KA5__0__SHIFT 2
#define KA5__AG CYREG_PRT6_AG
#define KA5__AMUX CYREG_PRT6_AMUX
#define KA5__BIE CYREG_PRT6_BIE
#define KA5__BIT_MASK CYREG_PRT6_BIT_MASK
#define KA5__BYP CYREG_PRT6_BYP
#define KA5__CTL CYREG_PRT6_CTL
#define KA5__DM0 CYREG_PRT6_DM0
#define KA5__DM1 CYREG_PRT6_DM1
#define KA5__DM2 CYREG_PRT6_DM2
#define KA5__DR CYREG_PRT6_DR
#define KA5__INP_DIS CYREG_PRT6_INP_DIS
#define KA5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define KA5__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define KA5__LCD_EN CYREG_PRT6_LCD_EN
#define KA5__MASK 0x04u
#define KA5__PORT 6u
#define KA5__PRT CYREG_PRT6_PRT
#define KA5__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define KA5__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define KA5__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define KA5__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define KA5__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define KA5__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define KA5__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define KA5__PS CYREG_PRT6_PS
#define KA5__SHIFT 2
#define KA5__SLW CYREG_PRT6_SLW

/* KA6 */
#define KA6__0__INTTYPE CYREG_PICU6_INTTYPE3
#define KA6__0__MASK 0x08u
#define KA6__0__PC CYREG_PRT6_PC3
#define KA6__0__PORT 6u
#define KA6__0__SHIFT 3
#define KA6__AG CYREG_PRT6_AG
#define KA6__AMUX CYREG_PRT6_AMUX
#define KA6__BIE CYREG_PRT6_BIE
#define KA6__BIT_MASK CYREG_PRT6_BIT_MASK
#define KA6__BYP CYREG_PRT6_BYP
#define KA6__CTL CYREG_PRT6_CTL
#define KA6__DM0 CYREG_PRT6_DM0
#define KA6__DM1 CYREG_PRT6_DM1
#define KA6__DM2 CYREG_PRT6_DM2
#define KA6__DR CYREG_PRT6_DR
#define KA6__INP_DIS CYREG_PRT6_INP_DIS
#define KA6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define KA6__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define KA6__LCD_EN CYREG_PRT6_LCD_EN
#define KA6__MASK 0x08u
#define KA6__PORT 6u
#define KA6__PRT CYREG_PRT6_PRT
#define KA6__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define KA6__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define KA6__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define KA6__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define KA6__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define KA6__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define KA6__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define KA6__PS CYREG_PRT6_PS
#define KA6__SHIFT 3
#define KA6__SLW CYREG_PRT6_SLW

/* KA7 */
#define KA7__0__INTTYPE CYREG_PICU15_INTTYPE4
#define KA7__0__MASK 0x10u
#define KA7__0__PC CYREG_IO_PC_PRT15_PC4
#define KA7__0__PORT 15u
#define KA7__0__SHIFT 4
#define KA7__AG CYREG_PRT15_AG
#define KA7__AMUX CYREG_PRT15_AMUX
#define KA7__BIE CYREG_PRT15_BIE
#define KA7__BIT_MASK CYREG_PRT15_BIT_MASK
#define KA7__BYP CYREG_PRT15_BYP
#define KA7__CTL CYREG_PRT15_CTL
#define KA7__DM0 CYREG_PRT15_DM0
#define KA7__DM1 CYREG_PRT15_DM1
#define KA7__DM2 CYREG_PRT15_DM2
#define KA7__DR CYREG_PRT15_DR
#define KA7__INP_DIS CYREG_PRT15_INP_DIS
#define KA7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define KA7__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define KA7__LCD_EN CYREG_PRT15_LCD_EN
#define KA7__MASK 0x10u
#define KA7__PORT 15u
#define KA7__PRT CYREG_PRT15_PRT
#define KA7__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define KA7__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define KA7__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define KA7__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define KA7__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define KA7__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define KA7__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define KA7__PS CYREG_PRT15_PS
#define KA7__SHIFT 4
#define KA7__SLW CYREG_PRT15_SLW

/* IN_1 */
#define IN_1__0__INTTYPE CYREG_PICU0_INTTYPE4
#define IN_1__0__MASK 0x10u
#define IN_1__0__PC CYREG_PRT0_PC4
#define IN_1__0__PORT 0u
#define IN_1__0__SHIFT 4
#define IN_1__AG CYREG_PRT0_AG
#define IN_1__AMUX CYREG_PRT0_AMUX
#define IN_1__BIE CYREG_PRT0_BIE
#define IN_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define IN_1__BYP CYREG_PRT0_BYP
#define IN_1__CTL CYREG_PRT0_CTL
#define IN_1__DM0 CYREG_PRT0_DM0
#define IN_1__DM1 CYREG_PRT0_DM1
#define IN_1__DM2 CYREG_PRT0_DM2
#define IN_1__DR CYREG_PRT0_DR
#define IN_1__INP_DIS CYREG_PRT0_INP_DIS
#define IN_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IN_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IN_1__LCD_EN CYREG_PRT0_LCD_EN
#define IN_1__MASK 0x10u
#define IN_1__PORT 0u
#define IN_1__PRT CYREG_PRT0_PRT
#define IN_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IN_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IN_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IN_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IN_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IN_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IN_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IN_1__PS CYREG_PRT0_PS
#define IN_1__SHIFT 4
#define IN_1__SLW CYREG_PRT0_SLW

/* IN_2 */
#define IN_2__0__INTTYPE CYREG_PICU0_INTTYPE5
#define IN_2__0__MASK 0x20u
#define IN_2__0__PC CYREG_PRT0_PC5
#define IN_2__0__PORT 0u
#define IN_2__0__SHIFT 5
#define IN_2__AG CYREG_PRT0_AG
#define IN_2__AMUX CYREG_PRT0_AMUX
#define IN_2__BIE CYREG_PRT0_BIE
#define IN_2__BIT_MASK CYREG_PRT0_BIT_MASK
#define IN_2__BYP CYREG_PRT0_BYP
#define IN_2__CTL CYREG_PRT0_CTL
#define IN_2__DM0 CYREG_PRT0_DM0
#define IN_2__DM1 CYREG_PRT0_DM1
#define IN_2__DM2 CYREG_PRT0_DM2
#define IN_2__DR CYREG_PRT0_DR
#define IN_2__INP_DIS CYREG_PRT0_INP_DIS
#define IN_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IN_2__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IN_2__LCD_EN CYREG_PRT0_LCD_EN
#define IN_2__MASK 0x20u
#define IN_2__PORT 0u
#define IN_2__PRT CYREG_PRT0_PRT
#define IN_2__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IN_2__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IN_2__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IN_2__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IN_2__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IN_2__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IN_2__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IN_2__PS CYREG_PRT0_PS
#define IN_2__SHIFT 5
#define IN_2__SLW CYREG_PRT0_SLW

/* IN_3 */
#define IN_3__0__INTTYPE CYREG_PICU0_INTTYPE6
#define IN_3__0__MASK 0x40u
#define IN_3__0__PC CYREG_PRT0_PC6
#define IN_3__0__PORT 0u
#define IN_3__0__SHIFT 6
#define IN_3__AG CYREG_PRT0_AG
#define IN_3__AMUX CYREG_PRT0_AMUX
#define IN_3__BIE CYREG_PRT0_BIE
#define IN_3__BIT_MASK CYREG_PRT0_BIT_MASK
#define IN_3__BYP CYREG_PRT0_BYP
#define IN_3__CTL CYREG_PRT0_CTL
#define IN_3__DM0 CYREG_PRT0_DM0
#define IN_3__DM1 CYREG_PRT0_DM1
#define IN_3__DM2 CYREG_PRT0_DM2
#define IN_3__DR CYREG_PRT0_DR
#define IN_3__INP_DIS CYREG_PRT0_INP_DIS
#define IN_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IN_3__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IN_3__LCD_EN CYREG_PRT0_LCD_EN
#define IN_3__MASK 0x40u
#define IN_3__PORT 0u
#define IN_3__PRT CYREG_PRT0_PRT
#define IN_3__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IN_3__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IN_3__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IN_3__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IN_3__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IN_3__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IN_3__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IN_3__PS CYREG_PRT0_PS
#define IN_3__SHIFT 6
#define IN_3__SLW CYREG_PRT0_SLW

/* IN_4 */
#define IN_4__0__INTTYPE CYREG_PICU0_INTTYPE7
#define IN_4__0__MASK 0x80u
#define IN_4__0__PC CYREG_PRT0_PC7
#define IN_4__0__PORT 0u
#define IN_4__0__SHIFT 7
#define IN_4__AG CYREG_PRT0_AG
#define IN_4__AMUX CYREG_PRT0_AMUX
#define IN_4__BIE CYREG_PRT0_BIE
#define IN_4__BIT_MASK CYREG_PRT0_BIT_MASK
#define IN_4__BYP CYREG_PRT0_BYP
#define IN_4__CTL CYREG_PRT0_CTL
#define IN_4__DM0 CYREG_PRT0_DM0
#define IN_4__DM1 CYREG_PRT0_DM1
#define IN_4__DM2 CYREG_PRT0_DM2
#define IN_4__DR CYREG_PRT0_DR
#define IN_4__INP_DIS CYREG_PRT0_INP_DIS
#define IN_4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define IN_4__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define IN_4__LCD_EN CYREG_PRT0_LCD_EN
#define IN_4__MASK 0x80u
#define IN_4__PORT 0u
#define IN_4__PRT CYREG_PRT0_PRT
#define IN_4__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define IN_4__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define IN_4__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define IN_4__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define IN_4__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define IN_4__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define IN_4__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define IN_4__PS CYREG_PRT0_PS
#define IN_4__SHIFT 7
#define IN_4__SLW CYREG_PRT0_SLW

/* IN_5 */
#define IN_5__0__INTTYPE CYREG_PICU4_INTTYPE6
#define IN_5__0__MASK 0x40u
#define IN_5__0__PC CYREG_PRT4_PC6
#define IN_5__0__PORT 4u
#define IN_5__0__SHIFT 6
#define IN_5__AG CYREG_PRT4_AG
#define IN_5__AMUX CYREG_PRT4_AMUX
#define IN_5__BIE CYREG_PRT4_BIE
#define IN_5__BIT_MASK CYREG_PRT4_BIT_MASK
#define IN_5__BYP CYREG_PRT4_BYP
#define IN_5__CTL CYREG_PRT4_CTL
#define IN_5__DM0 CYREG_PRT4_DM0
#define IN_5__DM1 CYREG_PRT4_DM1
#define IN_5__DM2 CYREG_PRT4_DM2
#define IN_5__DR CYREG_PRT4_DR
#define IN_5__INP_DIS CYREG_PRT4_INP_DIS
#define IN_5__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define IN_5__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define IN_5__LCD_EN CYREG_PRT4_LCD_EN
#define IN_5__MASK 0x40u
#define IN_5__PORT 4u
#define IN_5__PRT CYREG_PRT4_PRT
#define IN_5__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define IN_5__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define IN_5__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define IN_5__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define IN_5__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define IN_5__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define IN_5__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define IN_5__PS CYREG_PRT4_PS
#define IN_5__SHIFT 6
#define IN_5__SLW CYREG_PRT4_SLW

/* IN_6 */
#define IN_6__0__INTTYPE CYREG_PICU4_INTTYPE7
#define IN_6__0__MASK 0x80u
#define IN_6__0__PC CYREG_PRT4_PC7
#define IN_6__0__PORT 4u
#define IN_6__0__SHIFT 7
#define IN_6__AG CYREG_PRT4_AG
#define IN_6__AMUX CYREG_PRT4_AMUX
#define IN_6__BIE CYREG_PRT4_BIE
#define IN_6__BIT_MASK CYREG_PRT4_BIT_MASK
#define IN_6__BYP CYREG_PRT4_BYP
#define IN_6__CTL CYREG_PRT4_CTL
#define IN_6__DM0 CYREG_PRT4_DM0
#define IN_6__DM1 CYREG_PRT4_DM1
#define IN_6__DM2 CYREG_PRT4_DM2
#define IN_6__DR CYREG_PRT4_DR
#define IN_6__INP_DIS CYREG_PRT4_INP_DIS
#define IN_6__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define IN_6__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define IN_6__LCD_EN CYREG_PRT4_LCD_EN
#define IN_6__MASK 0x80u
#define IN_6__PORT 4u
#define IN_6__PRT CYREG_PRT4_PRT
#define IN_6__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define IN_6__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define IN_6__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define IN_6__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define IN_6__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define IN_6__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define IN_6__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define IN_6__PS CYREG_PRT4_PS
#define IN_6__SHIFT 7
#define IN_6__SLW CYREG_PRT4_SLW

/* IN_7 */
#define IN_7__0__INTTYPE CYREG_PICU6_INTTYPE0
#define IN_7__0__MASK 0x01u
#define IN_7__0__PC CYREG_PRT6_PC0
#define IN_7__0__PORT 6u
#define IN_7__0__SHIFT 0
#define IN_7__AG CYREG_PRT6_AG
#define IN_7__AMUX CYREG_PRT6_AMUX
#define IN_7__BIE CYREG_PRT6_BIE
#define IN_7__BIT_MASK CYREG_PRT6_BIT_MASK
#define IN_7__BYP CYREG_PRT6_BYP
#define IN_7__CTL CYREG_PRT6_CTL
#define IN_7__DM0 CYREG_PRT6_DM0
#define IN_7__DM1 CYREG_PRT6_DM1
#define IN_7__DM2 CYREG_PRT6_DM2
#define IN_7__DR CYREG_PRT6_DR
#define IN_7__INP_DIS CYREG_PRT6_INP_DIS
#define IN_7__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define IN_7__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define IN_7__LCD_EN CYREG_PRT6_LCD_EN
#define IN_7__MASK 0x01u
#define IN_7__PORT 6u
#define IN_7__PRT CYREG_PRT6_PRT
#define IN_7__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define IN_7__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define IN_7__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define IN_7__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define IN_7__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define IN_7__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define IN_7__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define IN_7__PS CYREG_PRT6_PS
#define IN_7__SHIFT 0
#define IN_7__SLW CYREG_PRT6_SLW

/* LED1 */
#define LED1__0__INTTYPE CYREG_PICU0_INTTYPE3
#define LED1__0__MASK 0x08u
#define LED1__0__PC CYREG_PRT0_PC3
#define LED1__0__PORT 0u
#define LED1__0__SHIFT 3
#define LED1__AG CYREG_PRT0_AG
#define LED1__AMUX CYREG_PRT0_AMUX
#define LED1__BIE CYREG_PRT0_BIE
#define LED1__BIT_MASK CYREG_PRT0_BIT_MASK
#define LED1__BYP CYREG_PRT0_BYP
#define LED1__CTL CYREG_PRT0_CTL
#define LED1__DM0 CYREG_PRT0_DM0
#define LED1__DM1 CYREG_PRT0_DM1
#define LED1__DM2 CYREG_PRT0_DM2
#define LED1__DR CYREG_PRT0_DR
#define LED1__INP_DIS CYREG_PRT0_INP_DIS
#define LED1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define LED1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define LED1__LCD_EN CYREG_PRT0_LCD_EN
#define LED1__MASK 0x08u
#define LED1__PORT 0u
#define LED1__PRT CYREG_PRT0_PRT
#define LED1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define LED1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define LED1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define LED1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define LED1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define LED1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define LED1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define LED1__PS CYREG_PRT0_PS
#define LED1__SHIFT 3
#define LED1__SLW CYREG_PRT0_SLW

/* LED2 */
#define LED2__0__INTTYPE CYREG_PICU12_INTTYPE2
#define LED2__0__MASK 0x04u
#define LED2__0__PC CYREG_PRT12_PC2
#define LED2__0__PORT 12u
#define LED2__0__SHIFT 2
#define LED2__AG CYREG_PRT12_AG
#define LED2__BIE CYREG_PRT12_BIE
#define LED2__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED2__BYP CYREG_PRT12_BYP
#define LED2__DM0 CYREG_PRT12_DM0
#define LED2__DM1 CYREG_PRT12_DM1
#define LED2__DM2 CYREG_PRT12_DM2
#define LED2__DR CYREG_PRT12_DR
#define LED2__INP_DIS CYREG_PRT12_INP_DIS
#define LED2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED2__MASK 0x04u
#define LED2__PORT 12u
#define LED2__PRT CYREG_PRT12_PRT
#define LED2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED2__PS CYREG_PRT12_PS
#define LED2__SHIFT 2
#define LED2__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED2__SLW CYREG_PRT12_SLW

/* LED3 */
#define LED3__0__INTTYPE CYREG_PICU12_INTTYPE4
#define LED3__0__MASK 0x10u
#define LED3__0__PC CYREG_PRT12_PC4
#define LED3__0__PORT 12u
#define LED3__0__SHIFT 4
#define LED3__AG CYREG_PRT12_AG
#define LED3__BIE CYREG_PRT12_BIE
#define LED3__BIT_MASK CYREG_PRT12_BIT_MASK
#define LED3__BYP CYREG_PRT12_BYP
#define LED3__DM0 CYREG_PRT12_DM0
#define LED3__DM1 CYREG_PRT12_DM1
#define LED3__DM2 CYREG_PRT12_DM2
#define LED3__DR CYREG_PRT12_DR
#define LED3__INP_DIS CYREG_PRT12_INP_DIS
#define LED3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define LED3__MASK 0x10u
#define LED3__PORT 12u
#define LED3__PRT CYREG_PRT12_PRT
#define LED3__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define LED3__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define LED3__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define LED3__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define LED3__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define LED3__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define LED3__PS CYREG_PRT12_PS
#define LED3__SHIFT 4
#define LED3__SIO_CFG CYREG_PRT12_SIO_CFG
#define LED3__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define LED3__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define LED3__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define LED3__SLW CYREG_PRT12_SLW

/* LED4 */
#define LED4__0__INTTYPE CYREG_PICU15_INTTYPE3
#define LED4__0__MASK 0x08u
#define LED4__0__PC CYREG_IO_PC_PRT15_PC3
#define LED4__0__PORT 15u
#define LED4__0__SHIFT 3
#define LED4__AG CYREG_PRT15_AG
#define LED4__AMUX CYREG_PRT15_AMUX
#define LED4__BIE CYREG_PRT15_BIE
#define LED4__BIT_MASK CYREG_PRT15_BIT_MASK
#define LED4__BYP CYREG_PRT15_BYP
#define LED4__CTL CYREG_PRT15_CTL
#define LED4__DM0 CYREG_PRT15_DM0
#define LED4__DM1 CYREG_PRT15_DM1
#define LED4__DM2 CYREG_PRT15_DM2
#define LED4__DR CYREG_PRT15_DR
#define LED4__INP_DIS CYREG_PRT15_INP_DIS
#define LED4__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define LED4__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define LED4__LCD_EN CYREG_PRT15_LCD_EN
#define LED4__MASK 0x08u
#define LED4__PORT 15u
#define LED4__PRT CYREG_PRT15_PRT
#define LED4__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define LED4__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define LED4__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define LED4__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define LED4__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define LED4__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define LED4__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define LED4__PS CYREG_PRT15_PS
#define LED4__SHIFT 3
#define LED4__SLW CYREG_PRT15_SLW

/* RX_1 */
#define RX_1__0__INTTYPE CYREG_PICU4_INTTYPE1
#define RX_1__0__MASK 0x02u
#define RX_1__0__PC CYREG_PRT4_PC1
#define RX_1__0__PORT 4u
#define RX_1__0__SHIFT 1
#define RX_1__AG CYREG_PRT4_AG
#define RX_1__AMUX CYREG_PRT4_AMUX
#define RX_1__BIE CYREG_PRT4_BIE
#define RX_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define RX_1__BYP CYREG_PRT4_BYP
#define RX_1__CTL CYREG_PRT4_CTL
#define RX_1__DM0 CYREG_PRT4_DM0
#define RX_1__DM1 CYREG_PRT4_DM1
#define RX_1__DM2 CYREG_PRT4_DM2
#define RX_1__DR CYREG_PRT4_DR
#define RX_1__INP_DIS CYREG_PRT4_INP_DIS
#define RX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define RX_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define RX_1__LCD_EN CYREG_PRT4_LCD_EN
#define RX_1__MASK 0x02u
#define RX_1__PORT 4u
#define RX_1__PRT CYREG_PRT4_PRT
#define RX_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define RX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define RX_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define RX_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define RX_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define RX_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define RX_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define RX_1__PS CYREG_PRT4_PS
#define RX_1__SHIFT 1
#define RX_1__SLW CYREG_PRT4_SLW

/* TX_1 */
#define TX_1__0__INTTYPE CYREG_PICU4_INTTYPE0
#define TX_1__0__MASK 0x01u
#define TX_1__0__PC CYREG_PRT4_PC0
#define TX_1__0__PORT 4u
#define TX_1__0__SHIFT 0
#define TX_1__AG CYREG_PRT4_AG
#define TX_1__AMUX CYREG_PRT4_AMUX
#define TX_1__BIE CYREG_PRT4_BIE
#define TX_1__BIT_MASK CYREG_PRT4_BIT_MASK
#define TX_1__BYP CYREG_PRT4_BYP
#define TX_1__CTL CYREG_PRT4_CTL
#define TX_1__DM0 CYREG_PRT4_DM0
#define TX_1__DM1 CYREG_PRT4_DM1
#define TX_1__DM2 CYREG_PRT4_DM2
#define TX_1__DR CYREG_PRT4_DR
#define TX_1__INP_DIS CYREG_PRT4_INP_DIS
#define TX_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define TX_1__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define TX_1__LCD_EN CYREG_PRT4_LCD_EN
#define TX_1__MASK 0x01u
#define TX_1__PORT 4u
#define TX_1__PRT CYREG_PRT4_PRT
#define TX_1__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define TX_1__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define TX_1__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define TX_1__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define TX_1__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define TX_1__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define TX_1__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define TX_1__PS CYREG_PRT4_PS
#define TX_1__SHIFT 0
#define TX_1__SLW CYREG_PRT4_SLW

/* CAN_1_CanIP */
#define CAN_1_CanIP__CSR_BUF_SR CYREG_CAN0_CSR_BUF_SR
#define CAN_1_CanIP__CSR_CFG CYREG_CAN0_CSR_CFG
#define CAN_1_CanIP__CSR_CMD CYREG_CAN0_CSR_CMD
#define CAN_1_CanIP__CSR_ERR_SR CYREG_CAN0_CSR_ERR_SR
#define CAN_1_CanIP__CSR_INT_EN CYREG_CAN0_CSR_INT_EN
#define CAN_1_CanIP__CSR_INT_SR CYREG_CAN0_CSR_INT_SR
#define CAN_1_CanIP__PM_ACT_CFG CYREG_PM_ACT_CFG6
#define CAN_1_CanIP__PM_ACT_MSK 0x01u
#define CAN_1_CanIP__PM_STBY_CFG CYREG_PM_STBY_CFG6
#define CAN_1_CanIP__PM_STBY_MSK 0x01u
#define CAN_1_CanIP__RX0_ACR CYREG_CAN0_RX0_ACR
#define CAN_1_CanIP__RX0_ACRD CYREG_CAN0_RX0_ACRD
#define CAN_1_CanIP__RX0_AMR CYREG_CAN0_RX0_AMR
#define CAN_1_CanIP__RX0_AMRD CYREG_CAN0_RX0_AMRD
#define CAN_1_CanIP__RX0_CMD CYREG_CAN0_RX0_CMD
#define CAN_1_CanIP__RX0_DH CYREG_CAN0_RX0_DH
#define CAN_1_CanIP__RX0_DL CYREG_CAN0_RX0_DL
#define CAN_1_CanIP__RX0_ID CYREG_CAN0_RX0_ID
#define CAN_1_CanIP__RX1_ACR CYREG_CAN0_RX1_ACR
#define CAN_1_CanIP__RX1_ACRD CYREG_CAN0_RX1_ACRD
#define CAN_1_CanIP__RX1_AMR CYREG_CAN0_RX1_AMR
#define CAN_1_CanIP__RX1_AMRD CYREG_CAN0_RX1_AMRD
#define CAN_1_CanIP__RX1_CMD CYREG_CAN0_RX1_CMD
#define CAN_1_CanIP__RX1_DH CYREG_CAN0_RX1_DH
#define CAN_1_CanIP__RX1_DL CYREG_CAN0_RX1_DL
#define CAN_1_CanIP__RX1_ID CYREG_CAN0_RX1_ID
#define CAN_1_CanIP__RX10_ACR CYREG_CAN0_RX10_ACR
#define CAN_1_CanIP__RX10_ACRD CYREG_CAN0_RX10_ACRD
#define CAN_1_CanIP__RX10_AMR CYREG_CAN0_RX10_AMR
#define CAN_1_CanIP__RX10_AMRD CYREG_CAN0_RX10_AMRD
#define CAN_1_CanIP__RX10_CMD CYREG_CAN0_RX10_CMD
#define CAN_1_CanIP__RX10_DH CYREG_CAN0_RX10_DH
#define CAN_1_CanIP__RX10_DL CYREG_CAN0_RX10_DL
#define CAN_1_CanIP__RX10_ID CYREG_CAN0_RX10_ID
#define CAN_1_CanIP__RX11_ACR CYREG_CAN0_RX11_ACR
#define CAN_1_CanIP__RX11_ACRD CYREG_CAN0_RX11_ACRD
#define CAN_1_CanIP__RX11_AMR CYREG_CAN0_RX11_AMR
#define CAN_1_CanIP__RX11_AMRD CYREG_CAN0_RX11_AMRD
#define CAN_1_CanIP__RX11_CMD CYREG_CAN0_RX11_CMD
#define CAN_1_CanIP__RX11_DH CYREG_CAN0_RX11_DH
#define CAN_1_CanIP__RX11_DL CYREG_CAN0_RX11_DL
#define CAN_1_CanIP__RX11_ID CYREG_CAN0_RX11_ID
#define CAN_1_CanIP__RX12_ACR CYREG_CAN0_RX12_ACR
#define CAN_1_CanIP__RX12_ACRD CYREG_CAN0_RX12_ACRD
#define CAN_1_CanIP__RX12_AMR CYREG_CAN0_RX12_AMR
#define CAN_1_CanIP__RX12_AMRD CYREG_CAN0_RX12_AMRD
#define CAN_1_CanIP__RX12_CMD CYREG_CAN0_RX12_CMD
#define CAN_1_CanIP__RX12_DH CYREG_CAN0_RX12_DH
#define CAN_1_CanIP__RX12_DL CYREG_CAN0_RX12_DL
#define CAN_1_CanIP__RX12_ID CYREG_CAN0_RX12_ID
#define CAN_1_CanIP__RX13_ACR CYREG_CAN0_RX13_ACR
#define CAN_1_CanIP__RX13_ACRD CYREG_CAN0_RX13_ACRD
#define CAN_1_CanIP__RX13_AMR CYREG_CAN0_RX13_AMR
#define CAN_1_CanIP__RX13_AMRD CYREG_CAN0_RX13_AMRD
#define CAN_1_CanIP__RX13_CMD CYREG_CAN0_RX13_CMD
#define CAN_1_CanIP__RX13_DH CYREG_CAN0_RX13_DH
#define CAN_1_CanIP__RX13_DL CYREG_CAN0_RX13_DL
#define CAN_1_CanIP__RX13_ID CYREG_CAN0_RX13_ID
#define CAN_1_CanIP__RX14_ACR CYREG_CAN0_RX14_ACR
#define CAN_1_CanIP__RX14_ACRD CYREG_CAN0_RX14_ACRD
#define CAN_1_CanIP__RX14_AMR CYREG_CAN0_RX14_AMR
#define CAN_1_CanIP__RX14_AMRD CYREG_CAN0_RX14_AMRD
#define CAN_1_CanIP__RX14_CMD CYREG_CAN0_RX14_CMD
#define CAN_1_CanIP__RX14_DH CYREG_CAN0_RX14_DH
#define CAN_1_CanIP__RX14_DL CYREG_CAN0_RX14_DL
#define CAN_1_CanIP__RX14_ID CYREG_CAN0_RX14_ID
#define CAN_1_CanIP__RX15_ACR CYREG_CAN0_RX15_ACR
#define CAN_1_CanIP__RX15_ACRD CYREG_CAN0_RX15_ACRD
#define CAN_1_CanIP__RX15_AMR CYREG_CAN0_RX15_AMR
#define CAN_1_CanIP__RX15_AMRD CYREG_CAN0_RX15_AMRD
#define CAN_1_CanIP__RX15_CMD CYREG_CAN0_RX15_CMD
#define CAN_1_CanIP__RX15_DH CYREG_CAN0_RX15_DH
#define CAN_1_CanIP__RX15_DL CYREG_CAN0_RX15_DL
#define CAN_1_CanIP__RX15_ID CYREG_CAN0_RX15_ID
#define CAN_1_CanIP__RX2_ACR CYREG_CAN0_RX2_ACR
#define CAN_1_CanIP__RX2_ACRD CYREG_CAN0_RX2_ACRD
#define CAN_1_CanIP__RX2_AMR CYREG_CAN0_RX2_AMR
#define CAN_1_CanIP__RX2_AMRD CYREG_CAN0_RX2_AMRD
#define CAN_1_CanIP__RX2_CMD CYREG_CAN0_RX2_CMD
#define CAN_1_CanIP__RX2_DH CYREG_CAN0_RX2_DH
#define CAN_1_CanIP__RX2_DL CYREG_CAN0_RX2_DL
#define CAN_1_CanIP__RX2_ID CYREG_CAN0_RX2_ID
#define CAN_1_CanIP__RX3_ACR CYREG_CAN0_RX3_ACR
#define CAN_1_CanIP__RX3_ACRD CYREG_CAN0_RX3_ACRD
#define CAN_1_CanIP__RX3_AMR CYREG_CAN0_RX3_AMR
#define CAN_1_CanIP__RX3_AMRD CYREG_CAN0_RX3_AMRD
#define CAN_1_CanIP__RX3_CMD CYREG_CAN0_RX3_CMD
#define CAN_1_CanIP__RX3_DH CYREG_CAN0_RX3_DH
#define CAN_1_CanIP__RX3_DL CYREG_CAN0_RX3_DL
#define CAN_1_CanIP__RX3_ID CYREG_CAN0_RX3_ID
#define CAN_1_CanIP__RX4_ACR CYREG_CAN0_RX4_ACR
#define CAN_1_CanIP__RX4_ACRD CYREG_CAN0_RX4_ACRD
#define CAN_1_CanIP__RX4_AMR CYREG_CAN0_RX4_AMR
#define CAN_1_CanIP__RX4_AMRD CYREG_CAN0_RX4_AMRD
#define CAN_1_CanIP__RX4_CMD CYREG_CAN0_RX4_CMD
#define CAN_1_CanIP__RX4_DH CYREG_CAN0_RX4_DH
#define CAN_1_CanIP__RX4_DL CYREG_CAN0_RX4_DL
#define CAN_1_CanIP__RX4_ID CYREG_CAN0_RX4_ID
#define CAN_1_CanIP__RX5_ACR CYREG_CAN0_RX5_ACR
#define CAN_1_CanIP__RX5_ACRD CYREG_CAN0_RX5_ACRD
#define CAN_1_CanIP__RX5_AMR CYREG_CAN0_RX5_AMR
#define CAN_1_CanIP__RX5_AMRD CYREG_CAN0_RX5_AMRD
#define CAN_1_CanIP__RX5_CMD CYREG_CAN0_RX5_CMD
#define CAN_1_CanIP__RX5_DH CYREG_CAN0_RX5_DH
#define CAN_1_CanIP__RX5_DL CYREG_CAN0_RX5_DL
#define CAN_1_CanIP__RX5_ID CYREG_CAN0_RX5_ID
#define CAN_1_CanIP__RX6_ACR CYREG_CAN0_RX6_ACR
#define CAN_1_CanIP__RX6_ACRD CYREG_CAN0_RX6_ACRD
#define CAN_1_CanIP__RX6_AMR CYREG_CAN0_RX6_AMR
#define CAN_1_CanIP__RX6_AMRD CYREG_CAN0_RX6_AMRD
#define CAN_1_CanIP__RX6_CMD CYREG_CAN0_RX6_CMD
#define CAN_1_CanIP__RX6_DH CYREG_CAN0_RX6_DH
#define CAN_1_CanIP__RX6_DL CYREG_CAN0_RX6_DL
#define CAN_1_CanIP__RX6_ID CYREG_CAN0_RX6_ID
#define CAN_1_CanIP__RX7_ACR CYREG_CAN0_RX7_ACR
#define CAN_1_CanIP__RX7_ACRD CYREG_CAN0_RX7_ACRD
#define CAN_1_CanIP__RX7_AMR CYREG_CAN0_RX7_AMR
#define CAN_1_CanIP__RX7_AMRD CYREG_CAN0_RX7_AMRD
#define CAN_1_CanIP__RX7_CMD CYREG_CAN0_RX7_CMD
#define CAN_1_CanIP__RX7_DH CYREG_CAN0_RX7_DH
#define CAN_1_CanIP__RX7_DL CYREG_CAN0_RX7_DL
#define CAN_1_CanIP__RX7_ID CYREG_CAN0_RX7_ID
#define CAN_1_CanIP__RX8_ACR CYREG_CAN0_RX8_ACR
#define CAN_1_CanIP__RX8_ACRD CYREG_CAN0_RX8_ACRD
#define CAN_1_CanIP__RX8_AMR CYREG_CAN0_RX8_AMR
#define CAN_1_CanIP__RX8_AMRD CYREG_CAN0_RX8_AMRD
#define CAN_1_CanIP__RX8_CMD CYREG_CAN0_RX8_CMD
#define CAN_1_CanIP__RX8_DH CYREG_CAN0_RX8_DH
#define CAN_1_CanIP__RX8_DL CYREG_CAN0_RX8_DL
#define CAN_1_CanIP__RX8_ID CYREG_CAN0_RX8_ID
#define CAN_1_CanIP__RX9_ACR CYREG_CAN0_RX9_ACR
#define CAN_1_CanIP__RX9_ACRD CYREG_CAN0_RX9_ACRD
#define CAN_1_CanIP__RX9_AMR CYREG_CAN0_RX9_AMR
#define CAN_1_CanIP__RX9_AMRD CYREG_CAN0_RX9_AMRD
#define CAN_1_CanIP__RX9_CMD CYREG_CAN0_RX9_CMD
#define CAN_1_CanIP__RX9_DH CYREG_CAN0_RX9_DH
#define CAN_1_CanIP__RX9_DL CYREG_CAN0_RX9_DL
#define CAN_1_CanIP__RX9_ID CYREG_CAN0_RX9_ID
#define CAN_1_CanIP__TX0_CMD CYREG_CAN0_TX0_CMD
#define CAN_1_CanIP__TX0_DH CYREG_CAN0_TX0_DH
#define CAN_1_CanIP__TX0_DL CYREG_CAN0_TX0_DL
#define CAN_1_CanIP__TX0_ID CYREG_CAN0_TX0_ID
#define CAN_1_CanIP__TX1_CMD CYREG_CAN0_TX1_CMD
#define CAN_1_CanIP__TX1_DH CYREG_CAN0_TX1_DH
#define CAN_1_CanIP__TX1_DL CYREG_CAN0_TX1_DL
#define CAN_1_CanIP__TX1_ID CYREG_CAN0_TX1_ID
#define CAN_1_CanIP__TX2_CMD CYREG_CAN0_TX2_CMD
#define CAN_1_CanIP__TX2_DH CYREG_CAN0_TX2_DH
#define CAN_1_CanIP__TX2_DL CYREG_CAN0_TX2_DL
#define CAN_1_CanIP__TX2_ID CYREG_CAN0_TX2_ID
#define CAN_1_CanIP__TX3_CMD CYREG_CAN0_TX3_CMD
#define CAN_1_CanIP__TX3_DH CYREG_CAN0_TX3_DH
#define CAN_1_CanIP__TX3_DL CYREG_CAN0_TX3_DL
#define CAN_1_CanIP__TX3_ID CYREG_CAN0_TX3_ID
#define CAN_1_CanIP__TX4_CMD CYREG_CAN0_TX4_CMD
#define CAN_1_CanIP__TX4_DH CYREG_CAN0_TX4_DH
#define CAN_1_CanIP__TX4_DL CYREG_CAN0_TX4_DL
#define CAN_1_CanIP__TX4_ID CYREG_CAN0_TX4_ID
#define CAN_1_CanIP__TX5_CMD CYREG_CAN0_TX5_CMD
#define CAN_1_CanIP__TX5_DH CYREG_CAN0_TX5_DH
#define CAN_1_CanIP__TX5_DL CYREG_CAN0_TX5_DL
#define CAN_1_CanIP__TX5_ID CYREG_CAN0_TX5_ID
#define CAN_1_CanIP__TX6_CMD CYREG_CAN0_TX6_CMD
#define CAN_1_CanIP__TX6_DH CYREG_CAN0_TX6_DH
#define CAN_1_CanIP__TX6_DL CYREG_CAN0_TX6_DL
#define CAN_1_CanIP__TX6_ID CYREG_CAN0_TX6_ID
#define CAN_1_CanIP__TX7_CMD CYREG_CAN0_TX7_CMD
#define CAN_1_CanIP__TX7_DH CYREG_CAN0_TX7_DH
#define CAN_1_CanIP__TX7_DL CYREG_CAN0_TX7_DL
#define CAN_1_CanIP__TX7_ID CYREG_CAN0_TX7_ID

/* CAN_1_isr */
#define CAN_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CAN_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CAN_1_isr__INTC_MASK 0x10000u
#define CAN_1_isr__INTC_NUMBER 16u
#define CAN_1_isr__INTC_PRIOR_NUM 7u
#define CAN_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_16
#define CAN_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CAN_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* RX_ISR */
#define RX_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RX_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RX_ISR__INTC_MASK 0x02u
#define RX_ISR__INTC_NUMBER 1u
#define RX_ISR__INTC_PRIOR_NUM 7u
#define RX_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define RX_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RX_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB06_07_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB06_07_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB06_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB06_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB06_07_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB06_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB06_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB06_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB06_07_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB06_07_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB06_07_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB06_07_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB06_07_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB06_07_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB06_07_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB06_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB06_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB06_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB06_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB06_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB06_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB06_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB06_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB06_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB06_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB05_06_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB05_MSK
#define UART_1_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B0_UDB05_ST_CTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB05_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB07_08_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB07_08_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB07_08_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB07_08_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB07_08_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB07_08_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB07_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB07_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB07_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB07_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB07_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB07_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB07_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB07_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB07_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B1_UDB04_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B1_UDB04_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B1_UDB04_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B1_UDB04_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B1_UDB04_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B1_UDB04_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B1_UDB05_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B1_UDB05_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x01u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x02u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x02u

/* Timer_1_TimerUDB */
#define Timer_1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB07_08_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B0_UDB07_08_ST
#define Timer_1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB07_MSK
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB07_ACTL
#define Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB07_ST
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Timer_1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Timer_1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Timer_1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Timer_1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Timer_1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB06_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Timer_1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Timer_1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Timer_1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Timer_1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Timer_1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Timer_1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* UART_RX */
#define UART_RX__0__INTTYPE CYREG_PICU12_INTTYPE3
#define UART_RX__0__MASK 0x08u
#define UART_RX__0__PC CYREG_PRT12_PC3
#define UART_RX__0__PORT 12u
#define UART_RX__0__SHIFT 3
#define UART_RX__AG CYREG_PRT12_AG
#define UART_RX__BIE CYREG_PRT12_BIE
#define UART_RX__BIT_MASK CYREG_PRT12_BIT_MASK
#define UART_RX__BYP CYREG_PRT12_BYP
#define UART_RX__DM0 CYREG_PRT12_DM0
#define UART_RX__DM1 CYREG_PRT12_DM1
#define UART_RX__DM2 CYREG_PRT12_DM2
#define UART_RX__DR CYREG_PRT12_DR
#define UART_RX__INP_DIS CYREG_PRT12_INP_DIS
#define UART_RX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define UART_RX__MASK 0x08u
#define UART_RX__PORT 12u
#define UART_RX__PRT CYREG_PRT12_PRT
#define UART_RX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define UART_RX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define UART_RX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define UART_RX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define UART_RX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define UART_RX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define UART_RX__PS CYREG_PRT12_PS
#define UART_RX__SHIFT 3
#define UART_RX__SIO_CFG CYREG_PRT12_SIO_CFG
#define UART_RX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define UART_RX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define UART_RX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define UART_RX__SLW CYREG_PRT12_SLW

/* UART_TX */
#define UART_TX__0__INTTYPE CYREG_PICU12_INTTYPE0
#define UART_TX__0__MASK 0x01u
#define UART_TX__0__PC CYREG_PRT12_PC0
#define UART_TX__0__PORT 12u
#define UART_TX__0__SHIFT 0
#define UART_TX__AG CYREG_PRT12_AG
#define UART_TX__BIE CYREG_PRT12_BIE
#define UART_TX__BIT_MASK CYREG_PRT12_BIT_MASK
#define UART_TX__BYP CYREG_PRT12_BYP
#define UART_TX__DM0 CYREG_PRT12_DM0
#define UART_TX__DM1 CYREG_PRT12_DM1
#define UART_TX__DM2 CYREG_PRT12_DM2
#define UART_TX__DR CYREG_PRT12_DR
#define UART_TX__INP_DIS CYREG_PRT12_INP_DIS
#define UART_TX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define UART_TX__MASK 0x01u
#define UART_TX__PORT 12u
#define UART_TX__PRT CYREG_PRT12_PRT
#define UART_TX__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define UART_TX__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define UART_TX__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define UART_TX__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define UART_TX__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define UART_TX__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define UART_TX__PS CYREG_PRT12_PS
#define UART_TX__SHIFT 0
#define UART_TX__SIO_CFG CYREG_PRT12_SIO_CFG
#define UART_TX__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define UART_TX__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define UART_TX__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define UART_TX__SLW CYREG_PRT12_SLW

/* LCD_Char_1_LCDPort */
#define LCD_Char_1_LCDPort__0__INTTYPE CYREG_PICU3_INTTYPE0
#define LCD_Char_1_LCDPort__0__MASK 0x01u
#define LCD_Char_1_LCDPort__0__PC CYREG_PRT3_PC0
#define LCD_Char_1_LCDPort__0__PORT 3u
#define LCD_Char_1_LCDPort__0__SHIFT 0
#define LCD_Char_1_LCDPort__1__INTTYPE CYREG_PICU3_INTTYPE1
#define LCD_Char_1_LCDPort__1__MASK 0x02u
#define LCD_Char_1_LCDPort__1__PC CYREG_PRT3_PC1
#define LCD_Char_1_LCDPort__1__PORT 3u
#define LCD_Char_1_LCDPort__1__SHIFT 1
#define LCD_Char_1_LCDPort__2__INTTYPE CYREG_PICU3_INTTYPE2
#define LCD_Char_1_LCDPort__2__MASK 0x04u
#define LCD_Char_1_LCDPort__2__PC CYREG_PRT3_PC2
#define LCD_Char_1_LCDPort__2__PORT 3u
#define LCD_Char_1_LCDPort__2__SHIFT 2
#define LCD_Char_1_LCDPort__3__INTTYPE CYREG_PICU3_INTTYPE3
#define LCD_Char_1_LCDPort__3__MASK 0x08u
#define LCD_Char_1_LCDPort__3__PC CYREG_PRT3_PC3
#define LCD_Char_1_LCDPort__3__PORT 3u
#define LCD_Char_1_LCDPort__3__SHIFT 3
#define LCD_Char_1_LCDPort__4__INTTYPE CYREG_PICU3_INTTYPE4
#define LCD_Char_1_LCDPort__4__MASK 0x10u
#define LCD_Char_1_LCDPort__4__PC CYREG_PRT3_PC4
#define LCD_Char_1_LCDPort__4__PORT 3u
#define LCD_Char_1_LCDPort__4__SHIFT 4
#define LCD_Char_1_LCDPort__5__INTTYPE CYREG_PICU3_INTTYPE5
#define LCD_Char_1_LCDPort__5__MASK 0x20u
#define LCD_Char_1_LCDPort__5__PC CYREG_PRT3_PC5
#define LCD_Char_1_LCDPort__5__PORT 3u
#define LCD_Char_1_LCDPort__5__SHIFT 5
#define LCD_Char_1_LCDPort__6__INTTYPE CYREG_PICU3_INTTYPE6
#define LCD_Char_1_LCDPort__6__MASK 0x40u
#define LCD_Char_1_LCDPort__6__PC CYREG_PRT3_PC6
#define LCD_Char_1_LCDPort__6__PORT 3u
#define LCD_Char_1_LCDPort__6__SHIFT 6
#define LCD_Char_1_LCDPort__AG CYREG_PRT3_AG
#define LCD_Char_1_LCDPort__AMUX CYREG_PRT3_AMUX
#define LCD_Char_1_LCDPort__BIE CYREG_PRT3_BIE
#define LCD_Char_1_LCDPort__BIT_MASK CYREG_PRT3_BIT_MASK
#define LCD_Char_1_LCDPort__BYP CYREG_PRT3_BYP
#define LCD_Char_1_LCDPort__CTL CYREG_PRT3_CTL
#define LCD_Char_1_LCDPort__DM0 CYREG_PRT3_DM0
#define LCD_Char_1_LCDPort__DM1 CYREG_PRT3_DM1
#define LCD_Char_1_LCDPort__DM2 CYREG_PRT3_DM2
#define LCD_Char_1_LCDPort__DR CYREG_PRT3_DR
#define LCD_Char_1_LCDPort__INP_DIS CYREG_PRT3_INP_DIS
#define LCD_Char_1_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define LCD_Char_1_LCDPort__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define LCD_Char_1_LCDPort__LCD_EN CYREG_PRT3_LCD_EN
#define LCD_Char_1_LCDPort__MASK 0x7Fu
#define LCD_Char_1_LCDPort__PORT 3u
#define LCD_Char_1_LCDPort__PRT CYREG_PRT3_PRT
#define LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define LCD_Char_1_LCDPort__PS CYREG_PRT3_PS
#define LCD_Char_1_LCDPort__SHIFT 0
#define LCD_Char_1_LCDPort__SLW CYREG_PRT3_SLW

/* TLC5616_CLK */
#define TLC5616_CLK__0__INTTYPE CYREG_PICU5_INTTYPE6
#define TLC5616_CLK__0__MASK 0x40u
#define TLC5616_CLK__0__PC CYREG_PRT5_PC6
#define TLC5616_CLK__0__PORT 5u
#define TLC5616_CLK__0__SHIFT 6
#define TLC5616_CLK__AG CYREG_PRT5_AG
#define TLC5616_CLK__AMUX CYREG_PRT5_AMUX
#define TLC5616_CLK__BIE CYREG_PRT5_BIE
#define TLC5616_CLK__BIT_MASK CYREG_PRT5_BIT_MASK
#define TLC5616_CLK__BYP CYREG_PRT5_BYP
#define TLC5616_CLK__CTL CYREG_PRT5_CTL
#define TLC5616_CLK__DM0 CYREG_PRT5_DM0
#define TLC5616_CLK__DM1 CYREG_PRT5_DM1
#define TLC5616_CLK__DM2 CYREG_PRT5_DM2
#define TLC5616_CLK__DR CYREG_PRT5_DR
#define TLC5616_CLK__INP_DIS CYREG_PRT5_INP_DIS
#define TLC5616_CLK__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TLC5616_CLK__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TLC5616_CLK__LCD_EN CYREG_PRT5_LCD_EN
#define TLC5616_CLK__MASK 0x40u
#define TLC5616_CLK__PORT 5u
#define TLC5616_CLK__PRT CYREG_PRT5_PRT
#define TLC5616_CLK__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TLC5616_CLK__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TLC5616_CLK__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TLC5616_CLK__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TLC5616_CLK__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TLC5616_CLK__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TLC5616_CLK__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TLC5616_CLK__PS CYREG_PRT5_PS
#define TLC5616_CLK__SHIFT 6
#define TLC5616_CLK__SLW CYREG_PRT5_SLW

/* TLC5616_CS1 */
#define TLC5616_CS1__0__INTTYPE CYREG_PICU5_INTTYPE5
#define TLC5616_CS1__0__MASK 0x20u
#define TLC5616_CS1__0__PC CYREG_PRT5_PC5
#define TLC5616_CS1__0__PORT 5u
#define TLC5616_CS1__0__SHIFT 5
#define TLC5616_CS1__AG CYREG_PRT5_AG
#define TLC5616_CS1__AMUX CYREG_PRT5_AMUX
#define TLC5616_CS1__BIE CYREG_PRT5_BIE
#define TLC5616_CS1__BIT_MASK CYREG_PRT5_BIT_MASK
#define TLC5616_CS1__BYP CYREG_PRT5_BYP
#define TLC5616_CS1__CTL CYREG_PRT5_CTL
#define TLC5616_CS1__DM0 CYREG_PRT5_DM0
#define TLC5616_CS1__DM1 CYREG_PRT5_DM1
#define TLC5616_CS1__DM2 CYREG_PRT5_DM2
#define TLC5616_CS1__DR CYREG_PRT5_DR
#define TLC5616_CS1__INP_DIS CYREG_PRT5_INP_DIS
#define TLC5616_CS1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TLC5616_CS1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TLC5616_CS1__LCD_EN CYREG_PRT5_LCD_EN
#define TLC5616_CS1__MASK 0x20u
#define TLC5616_CS1__PORT 5u
#define TLC5616_CS1__PRT CYREG_PRT5_PRT
#define TLC5616_CS1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TLC5616_CS1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TLC5616_CS1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TLC5616_CS1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TLC5616_CS1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TLC5616_CS1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TLC5616_CS1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TLC5616_CS1__PS CYREG_PRT5_PS
#define TLC5616_CS1__SHIFT 5
#define TLC5616_CS1__SLW CYREG_PRT5_SLW

/* TLC5616_CS2 */
#define TLC5616_CS2__0__INTTYPE CYREG_PICU12_INTTYPE5
#define TLC5616_CS2__0__MASK 0x20u
#define TLC5616_CS2__0__PC CYREG_PRT12_PC5
#define TLC5616_CS2__0__PORT 12u
#define TLC5616_CS2__0__SHIFT 5
#define TLC5616_CS2__AG CYREG_PRT12_AG
#define TLC5616_CS2__BIE CYREG_PRT12_BIE
#define TLC5616_CS2__BIT_MASK CYREG_PRT12_BIT_MASK
#define TLC5616_CS2__BYP CYREG_PRT12_BYP
#define TLC5616_CS2__DM0 CYREG_PRT12_DM0
#define TLC5616_CS2__DM1 CYREG_PRT12_DM1
#define TLC5616_CS2__DM2 CYREG_PRT12_DM2
#define TLC5616_CS2__DR CYREG_PRT12_DR
#define TLC5616_CS2__INP_DIS CYREG_PRT12_INP_DIS
#define TLC5616_CS2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define TLC5616_CS2__MASK 0x20u
#define TLC5616_CS2__PORT 12u
#define TLC5616_CS2__PRT CYREG_PRT12_PRT
#define TLC5616_CS2__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define TLC5616_CS2__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define TLC5616_CS2__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define TLC5616_CS2__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define TLC5616_CS2__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define TLC5616_CS2__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define TLC5616_CS2__PS CYREG_PRT12_PS
#define TLC5616_CS2__SHIFT 5
#define TLC5616_CS2__SIO_CFG CYREG_PRT12_SIO_CFG
#define TLC5616_CS2__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define TLC5616_CS2__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define TLC5616_CS2__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define TLC5616_CS2__SLW CYREG_PRT12_SLW

/* TLC5616_DAT */
#define TLC5616_DAT__0__INTTYPE CYREG_PICU5_INTTYPE7
#define TLC5616_DAT__0__MASK 0x80u
#define TLC5616_DAT__0__PC CYREG_PRT5_PC7
#define TLC5616_DAT__0__PORT 5u
#define TLC5616_DAT__0__SHIFT 7
#define TLC5616_DAT__AG CYREG_PRT5_AG
#define TLC5616_DAT__AMUX CYREG_PRT5_AMUX
#define TLC5616_DAT__BIE CYREG_PRT5_BIE
#define TLC5616_DAT__BIT_MASK CYREG_PRT5_BIT_MASK
#define TLC5616_DAT__BYP CYREG_PRT5_BYP
#define TLC5616_DAT__CTL CYREG_PRT5_CTL
#define TLC5616_DAT__DM0 CYREG_PRT5_DM0
#define TLC5616_DAT__DM1 CYREG_PRT5_DM1
#define TLC5616_DAT__DM2 CYREG_PRT5_DM2
#define TLC5616_DAT__DR CYREG_PRT5_DR
#define TLC5616_DAT__INP_DIS CYREG_PRT5_INP_DIS
#define TLC5616_DAT__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define TLC5616_DAT__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define TLC5616_DAT__LCD_EN CYREG_PRT5_LCD_EN
#define TLC5616_DAT__MASK 0x80u
#define TLC5616_DAT__PORT 5u
#define TLC5616_DAT__PRT CYREG_PRT5_PRT
#define TLC5616_DAT__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define TLC5616_DAT__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define TLC5616_DAT__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define TLC5616_DAT__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define TLC5616_DAT__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define TLC5616_DAT__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define TLC5616_DAT__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define TLC5616_DAT__PS CYREG_PRT5_PS
#define TLC5616_DAT__SHIFT 7
#define TLC5616_DAT__SLW CYREG_PRT5_SLW

/* Status_Reg_1 */
#define Status_Reg_1_sts_sts_reg__0__MASK 0x01u
#define Status_Reg_1_sts_sts_reg__0__POS 0
#define Status_Reg_1_sts_sts_reg__1__MASK 0x02u
#define Status_Reg_1_sts_sts_reg__1__POS 1
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Status_Reg_1_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Status_Reg_1_sts_sts_reg__2__MASK 0x04u
#define Status_Reg_1_sts_sts_reg__2__POS 2
#define Status_Reg_1_sts_sts_reg__3__MASK 0x08u
#define Status_Reg_1_sts_sts_reg__3__POS 3
#define Status_Reg_1_sts_sts_reg__4__MASK 0x10u
#define Status_Reg_1_sts_sts_reg__4__POS 4
#define Status_Reg_1_sts_sts_reg__5__MASK 0x20u
#define Status_Reg_1_sts_sts_reg__5__POS 5
#define Status_Reg_1_sts_sts_reg__6__MASK 0x40u
#define Status_Reg_1_sts_sts_reg__6__POS 6
#define Status_Reg_1_sts_sts_reg__MASK 0x7Fu
#define Status_Reg_1_sts_sts_reg__MASK_REG CYREG_B1_UDB07_MSK
#define Status_Reg_1_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Status_Reg_1_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Status_Reg_1_sts_sts_reg__STATUS_REG CYREG_B1_UDB07_ST

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__1__MASK 0x02u
#define Control_Reg_1_Sync_ctrl_reg__1__POS 1
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB05_06_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB05_06_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB05_06_MSK
#define Control_Reg_1_Sync_ctrl_reg__2__MASK 0x04u
#define Control_Reg_1_Sync_ctrl_reg__2__POS 2
#define Control_Reg_1_Sync_ctrl_reg__3__MASK 0x08u
#define Control_Reg_1_Sync_ctrl_reg__3__POS 3
#define Control_Reg_1_Sync_ctrl_reg__4__MASK 0x10u
#define Control_Reg_1_Sync_ctrl_reg__4__POS 4
#define Control_Reg_1_Sync_ctrl_reg__5__MASK 0x20u
#define Control_Reg_1_Sync_ctrl_reg__5__POS 5
#define Control_Reg_1_Sync_ctrl_reg__6__MASK 0x40u
#define Control_Reg_1_Sync_ctrl_reg__6__POS 6
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB05_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB05_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB05_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x7Fu
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB05_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB05_MSK

/* ISR_Stroke_Timer */
#define ISR_Stroke_Timer__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ISR_Stroke_Timer__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ISR_Stroke_Timer__INTC_MASK 0x01u
#define ISR_Stroke_Timer__INTC_NUMBER 0u
#define ISR_Stroke_Timer__INTC_PRIOR_NUM 7u
#define ISR_Stroke_Timer__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ISR_Stroke_Timer__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ISR_Stroke_Timer__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 66000000U
#define BCLK__BUS_CLK__KHZ 66000U
#define BCLK__BUS_CLK__MHZ 66U
#define CY_PROJECT_NAME "A66_CanFestival"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E163069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
