

================================================================
== Vivado HLS Report for 'hls_hough'
================================================================
* Date:           Tue Jul 28 17:03:54 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        Hough
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvd1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+---------+-----+---------+---------+
        |                           |                |    Latency    |    Interval   | Pipeline|
        |          Instance         |     Module     | min |   max   | min |   max   |   Type  |
        +---------------------------+----------------+-----+---------+-----+---------+---------+
        |grp_hls_hough_line_fu_218  |hls_hough_line  |    ?|        ?|    ?|        ?|   none  |
        |grp_AXIvideo2Mat_fu_250    |AXIvideo2Mat    |    3|  2080083|    3|  2080083|   none  |
        +---------------------------+----------------+-----+---------+-----+---------+---------+

        * Loop: 
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |               |    Latency    | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name   | min |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+
        |- loop_height  |    0|  2076840| 3 ~ 1923 |          -|          -| 0 ~ 1080 |    no    |
        | + loop_width  |    0|     1920|         2|          1|          1| 0 ~ 1920 |    yes   |
        +---------------+-----+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1_i)
6 --> 
	8  / (exitcond_i)
	7  / (!exitcond_i)
7 --> 
	6  / true
8 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_user_V = alloca i1"   --->   Operation 9 'alloca' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)"   --->   Operation 10 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)"   --->   Operation 11 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%img_src_data_stream_s = alloca i8, align 1" [Hough/src/top.cpp:95]   --->   Operation 12 'alloca' 'img_src_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%img_dst_data_stream_s = alloca i8, align 1" [Hough/src/top.cpp:97]   --->   Operation 13 'alloca' 'img_dst_data_stream_s' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %src_axi_V_data_V, i4* %src_axi_V_keep_V, i4* %src_axi_V_strb_V, i1* %src_axi_V_user_V, i1* %src_axi_V_last_V, i1* %src_axi_V_id_V, i1* %src_axi_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %img_src_data_stream_s)" [Hough/src/top.cpp:99]   --->   Operation 14 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 15 [1/1] (0.83ns)   --->   "store i1 true, i1* %tmp_user_V"   --->   Operation 15 'store' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (0.00ns)   --->   "call fastcc void @AXIvideo2Mat(i32* %src_axi_V_data_V, i4* %src_axi_V_keep_V, i4* %src_axi_V_strb_V, i1* %src_axi_V_user_V, i1* %src_axi_V_last_V, i1* %src_axi_V_id_V, i1* %src_axi_V_dest_V, i32 %rows_read, i32 %cols_read, i8* %img_src_data_stream_s)" [Hough/src/top.cpp:99]   --->   Operation 16 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 17 [2/2] (0.00ns)   --->   "call fastcc void @hls_hough_line(i8* %img_src_data_stream_s, i8* %img_dst_data_stream_s, i32 %rows_read, i32 %cols_read)" [Hough/src/top.cpp:100]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i1* %dst_axi_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %dst_axi_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %dst_axi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %dst_axi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %dst_axi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %dst_axi_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %dst_axi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %src_axi_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %src_axi_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %src_axi_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %src_axi_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %src_axi_V_strb_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecInterface(i4* %src_axi_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specinterface' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %src_axi_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %src_axi_V_data_V), !map !125"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_axi_V_keep_V), !map !129"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_axi_V_strb_V), !map !133"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi_V_user_V), !map !137"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi_V_last_V), !map !141"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi_V_id_V), !map !145"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_axi_V_dest_V), !map !149"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dst_axi_V_data_V), !map !153"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_axi_V_keep_V), !map !157"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_axi_V_strb_V), !map !161"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_user_V), !map !165"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_last_V), !map !169"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_id_V), !map !173"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_axi_V_dest_V), !map !177"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %rows), !map !181"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %cols), !map !187"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @hls_hough_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_src_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i8* %img_src_data_stream_s, i8* %img_src_data_stream_s)"   --->   Operation 49 'specchannel' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %img_src_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_dst_OC_data_stre, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 64, i32 64, i8* %img_dst_data_stream_s, i8* %img_dst_data_stream_s)"   --->   Operation 51 'specchannel' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %img_dst_data_stream_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/2] (0.00ns)   --->   "call fastcc void @hls_hough_line(i8* %img_src_data_stream_s, i8* %img_dst_data_stream_s, i32 %rows_read, i32 %cols_read)" [Hough/src/top.cpp:100]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i32 %cols_read to i33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135->Hough/src/top.cpp:101]   --->   Operation 54 'zext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.48ns)   --->   "%ret_V = add i33 %lhs_V_cast, -1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135->Hough/src/top.cpp:101]   --->   Operation 55 'add' 'ret_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.83ns)   --->   "br label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125->Hough/src/top.cpp:101]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.83>

State 5 <SV = 4> <Delay = 1.48>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%t_V = phi i32 [ 0, %Mat.exit4 ], [ %i_V, %3 ]"   --->   Operation 57 'phi' 't_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.14ns)   --->   "%exitcond1_i = icmp eq i32 %t_V, %rows_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125->Hough/src/top.cpp:101]   --->   Operation 58 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1080, i64 0)"   --->   Operation 59 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.48ns)   --->   "%i_V = add i32 %t_V, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125->Hough/src/top.cpp:101]   --->   Operation 60 'add' 'i_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %"Mat2AXIvideo<32, 1080, 1920, 0>.exit", label %1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125->Hough/src/top.cpp:101]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str6) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125->Hough/src/top.cpp:101]   --->   Operation 62 'specloopname' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125->Hough/src/top.cpp:101]   --->   Operation 63 'specregionbegin' 'tmp_i' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.83ns)   --->   "br label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126->Hough/src/top.cpp:101]   --->   Operation 64 'br' <Predicate = (!exitcond1_i)> <Delay = 0.83>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "ret void" [Hough/src/top.cpp:102]   --->   Operation 65 'ret' <Predicate = (exitcond1_i)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.48>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%t_V_2 = phi i32 [ 0, %1 ], [ %j_V, %.critedge.i ]"   --->   Operation 66 'phi' 't_V_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.14ns)   --->   "%exitcond_i = icmp eq i32 %t_V_2, %cols_read" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126->Hough/src/top.cpp:101]   --->   Operation 67 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 68 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.48ns)   --->   "%j_V = add i32 %t_V_2, 1" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126->Hough/src/top.cpp:101]   --->   Operation 69 'add' 'j_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %3, label %.critedge.i" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126->Hough/src/top.cpp:101]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i32 %t_V_2 to i33" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135->Hough/src/top.cpp:101]   --->   Operation 71 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (1.15ns)   --->   "%axi_last_V = icmp eq i33 %tmp_i_cast, %ret_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:135->Hough/src/top.cpp:101]   --->   Operation 72 'icmp' 'axi_last_V' <Predicate = (!exitcond_i)> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.59>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_user_V_load = load i1* %tmp_user_V" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:146->Hough/src/top.cpp:101]   --->   Operation 73 'load' 'tmp_user_V_load' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126->Hough/src/top.cpp:101]   --->   Operation 74 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_133_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126->Hough/src/top.cpp:101]   --->   Operation 75 'specregionbegin' 'tmp_133_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:128->Hough/src/top.cpp:101]   --->   Operation 76 'specpipeline' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_134_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str17)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:672->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140->Hough/src/top.cpp:101]   --->   Operation 77 'specregionbegin' 'tmp_134_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:676->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140->Hough/src/top.cpp:101]   --->   Operation 78 'specprotocol' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.32ns)   --->   "%tmp = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_dst_data_stream_s)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:679->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140->Hough/src/top.cpp:101]   --->   Operation 79 'read' 'tmp' <Predicate = (!exitcond_i)> <Delay = 2.32> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 64> <FIFO>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str17, i32 %tmp_134_i)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:681->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_core.h:711->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:140->Hough/src/top.cpp:101]   --->   Operation 80 'specregionend' 'empty_81' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str8) nounwind" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:142->Hough/src/top.cpp:101]   --->   Operation 81 'specloopname' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 -1, i8 %tmp)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:78->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_axi_io.h:100->E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:143->Hough/src/top.cpp:101]   --->   Operation 82 'bitconcatenate' 'p_Result_s' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (2.26ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_axi_V_data_V, i4* %dst_axi_V_keep_V, i4* %dst_axi_V_strb_V, i1* %dst_axi_V_user_V, i1* %dst_axi_V_last_V, i1* %dst_axi_V_id_V, i1* %dst_axi_V_dest_V, i32 %p_Result_s, i4 -1, i4 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:146->Hough/src/top.cpp:101]   --->   Operation 83 'write' <Predicate = (!exitcond_i)> <Delay = 2.26> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_133_i)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:147->Hough/src/top.cpp:101]   --->   Operation 84 'specregionend' 'empty_82' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.83ns)   --->   "store i1 false, i1* %tmp_user_V"   --->   Operation 85 'store' <Predicate = (!exitcond_i)> <Delay = 0.83>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "br label %2" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:126->Hough/src/top.cpp:101]   --->   Operation 86 'br' <Predicate = (!exitcond_i)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_i)" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:148->Hough/src/top.cpp:101]   --->   Operation 87 'specregionend' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "br label %0" [E:/Xilinx/Vivado_2018.3/Vivado/2018.3/common/technology/autopilot/hls/hls_video_io.h:125->Hough/src/top.cpp:101]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src_axi_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_axi_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_axi_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_axi_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_axi_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_axi_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_axi_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_axi_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_axi_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_axi_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_axi_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_axi_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_axi_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dst_axi_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pow_reduce_anonymo_20]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_19]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_16]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_17]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_18]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_21]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V            (alloca           ) [ 011111111]
cols_read             (read             ) [ 001111111]
rows_read             (read             ) [ 001111111]
img_src_data_stream_s (alloca           ) [ 011110000]
img_dst_data_stream_s (alloca           ) [ 001111111]
StgValue_15           (store            ) [ 000000000]
StgValue_16           (call             ) [ 000000000]
empty                 (specinterface    ) [ 000000000]
empty_64              (specinterface    ) [ 000000000]
empty_65              (specinterface    ) [ 000000000]
empty_66              (specinterface    ) [ 000000000]
empty_67              (specinterface    ) [ 000000000]
empty_68              (specinterface    ) [ 000000000]
empty_69              (specinterface    ) [ 000000000]
empty_70              (specinterface    ) [ 000000000]
empty_71              (specinterface    ) [ 000000000]
empty_72              (specinterface    ) [ 000000000]
empty_73              (specinterface    ) [ 000000000]
empty_74              (specinterface    ) [ 000000000]
empty_75              (specinterface    ) [ 000000000]
empty_76              (specinterface    ) [ 000000000]
StgValue_32           (specbitsmap      ) [ 000000000]
StgValue_33           (specbitsmap      ) [ 000000000]
StgValue_34           (specbitsmap      ) [ 000000000]
StgValue_35           (specbitsmap      ) [ 000000000]
StgValue_36           (specbitsmap      ) [ 000000000]
StgValue_37           (specbitsmap      ) [ 000000000]
StgValue_38           (specbitsmap      ) [ 000000000]
StgValue_39           (specbitsmap      ) [ 000000000]
StgValue_40           (specbitsmap      ) [ 000000000]
StgValue_41           (specbitsmap      ) [ 000000000]
StgValue_42           (specbitsmap      ) [ 000000000]
StgValue_43           (specbitsmap      ) [ 000000000]
StgValue_44           (specbitsmap      ) [ 000000000]
StgValue_45           (specbitsmap      ) [ 000000000]
StgValue_46           (specbitsmap      ) [ 000000000]
StgValue_47           (specbitsmap      ) [ 000000000]
StgValue_48           (spectopmodule    ) [ 000000000]
empty_77              (specchannel      ) [ 000000000]
empty_78              (specinterface    ) [ 000000000]
empty_79              (specchannel      ) [ 000000000]
empty_80              (specinterface    ) [ 000000000]
StgValue_53           (call             ) [ 000000000]
lhs_V_cast            (zext             ) [ 000000000]
ret_V                 (add              ) [ 000001111]
StgValue_56           (br               ) [ 000011111]
t_V                   (phi              ) [ 000001000]
exitcond1_i           (icmp             ) [ 000001111]
StgValue_59           (speclooptripcount) [ 000000000]
i_V                   (add              ) [ 000011111]
StgValue_61           (br               ) [ 000000000]
StgValue_62           (specloopname     ) [ 000000000]
tmp_i                 (specregionbegin  ) [ 000000111]
StgValue_64           (br               ) [ 000001111]
StgValue_65           (ret              ) [ 000000000]
t_V_2                 (phi              ) [ 000000100]
exitcond_i            (icmp             ) [ 000001111]
StgValue_68           (speclooptripcount) [ 000000000]
j_V                   (add              ) [ 000001111]
StgValue_70           (br               ) [ 000000000]
tmp_i_cast            (zext             ) [ 000000000]
axi_last_V            (icmp             ) [ 000000110]
tmp_user_V_load       (load             ) [ 000000000]
StgValue_74           (specloopname     ) [ 000000000]
tmp_133_i             (specregionbegin  ) [ 000000000]
StgValue_76           (specpipeline     ) [ 000000000]
tmp_134_i             (specregionbegin  ) [ 000000000]
StgValue_78           (specprotocol     ) [ 000000000]
tmp                   (read             ) [ 000000000]
empty_81              (specregionend    ) [ 000000000]
StgValue_81           (specloopname     ) [ 000000000]
p_Result_s            (bitconcatenate   ) [ 000000000]
StgValue_83           (write            ) [ 000000000]
empty_82              (specregionend    ) [ 000000000]
StgValue_85           (store            ) [ 000000000]
StgValue_86           (br               ) [ 000001111]
empty_83              (specregionend    ) [ 000000000]
StgValue_88           (br               ) [ 000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_axi_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_axi_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_axi_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_axi_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_axi_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_axi_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_axi_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_axi_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_axi_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_axi_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_axi_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_axi_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_axi_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_axi_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_axi_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_axi_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="rows">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="cols">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="pow_reduce_anonymo_20">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_20"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="pow_reduce_anonymo_19">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_19"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="pow_reduce_anonymo_16">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_16"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="pow_reduce_anonymo_17">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_17"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="pow_reduce_anonymo_12">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_12"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="pow_reduce_anonymo_13">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_13"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="pow_reduce_anonymo_14">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_14"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="pow_reduce_anonymo_15">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="pow_reduce_anonymo_18">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_18"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="pow_reduce_anonymo_21">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_21"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXIvideo2Mat"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_hough_line"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hls_hough_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_src_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_dst_OC_data_stre"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_user_V_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="img_src_data_stream_s_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_src_data_stream_s/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="img_dst_data_stream_s_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="img_dst_data_stream_s/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cols_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="rows_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="6"/>
<pin id="165" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="StgValue_83_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="0" index="3" bw="4" slack="0"/>
<pin id="172" dir="0" index="4" bw="1" slack="0"/>
<pin id="173" dir="0" index="5" bw="1" slack="0"/>
<pin id="174" dir="0" index="6" bw="1" slack="0"/>
<pin id="175" dir="0" index="7" bw="1" slack="0"/>
<pin id="176" dir="0" index="8" bw="32" slack="0"/>
<pin id="177" dir="0" index="9" bw="1" slack="0"/>
<pin id="178" dir="0" index="10" bw="1" slack="0"/>
<pin id="179" dir="0" index="11" bw="1" slack="0"/>
<pin id="180" dir="0" index="12" bw="1" slack="1"/>
<pin id="181" dir="0" index="13" bw="1" slack="0"/>
<pin id="182" dir="0" index="14" bw="1" slack="0"/>
<pin id="183" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_83/7 "/>
</bind>
</comp>

<comp id="196" class="1005" name="t_V_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="t_V_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="0"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="207" class="1005" name="t_V_2_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_V_2 (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="t_V_2_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_2/6 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_hls_hough_line_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2"/>
<pin id="221" dir="0" index="2" bw="8" slack="2"/>
<pin id="222" dir="0" index="3" bw="32" slack="2"/>
<pin id="223" dir="0" index="4" bw="32" slack="2"/>
<pin id="224" dir="0" index="5" bw="6" slack="0"/>
<pin id="225" dir="0" index="6" bw="109" slack="0"/>
<pin id="226" dir="0" index="7" bw="105" slack="0"/>
<pin id="227" dir="0" index="8" bw="102" slack="0"/>
<pin id="228" dir="0" index="9" bw="97" slack="0"/>
<pin id="229" dir="0" index="10" bw="92" slack="0"/>
<pin id="230" dir="0" index="11" bw="87" slack="0"/>
<pin id="231" dir="0" index="12" bw="82" slack="0"/>
<pin id="232" dir="0" index="13" bw="77" slack="0"/>
<pin id="233" dir="0" index="14" bw="58" slack="0"/>
<pin id="234" dir="0" index="15" bw="26" slack="0"/>
<pin id="235" dir="0" index="16" bw="42" slack="0"/>
<pin id="236" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_17/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_AXIvideo2Mat_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="0" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="0" index="3" bw="4" slack="0"/>
<pin id="255" dir="0" index="4" bw="1" slack="0"/>
<pin id="256" dir="0" index="5" bw="1" slack="0"/>
<pin id="257" dir="0" index="6" bw="1" slack="0"/>
<pin id="258" dir="0" index="7" bw="1" slack="0"/>
<pin id="259" dir="0" index="8" bw="32" slack="0"/>
<pin id="260" dir="0" index="9" bw="32" slack="0"/>
<pin id="261" dir="0" index="10" bw="8" slack="0"/>
<pin id="262" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_14/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="StgValue_15_store_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="1" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="lhs_V_cast_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="3"/>
<pin id="280" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V_cast/4 "/>
</bind>
</comp>

<comp id="281" class="1004" name="ret_V_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="exitcond1_i_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="4"/>
<pin id="290" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_V_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="5"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="j_V_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_i_cast_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="axi_last_V_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="0"/>
<pin id="315" dir="0" index="1" bw="33" slack="2"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_user_V_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="6"/>
<pin id="320" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/7 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_Result_s_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="8" slack="0"/>
<pin id="326" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="331" class="1004" name="StgValue_85_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="6"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/7 "/>
</bind>
</comp>

<comp id="336" class="1005" name="tmp_user_V_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="343" class="1005" name="cols_read_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cols_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="rows_read_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="358" class="1005" name="img_src_data_stream_s_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="img_src_data_stream_s "/>
</bind>
</comp>

<comp id="364" class="1005" name="img_dst_data_stream_s_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="2"/>
<pin id="366" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="img_dst_data_stream_s "/>
</bind>
</comp>

<comp id="370" class="1005" name="ret_V_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="33" slack="2"/>
<pin id="372" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="375" class="1005" name="exitcond1_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="1"/>
<pin id="377" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1_i "/>
</bind>
</comp>

<comp id="379" class="1005" name="i_V_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="384" class="1005" name="exitcond_i_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_i "/>
</bind>
</comp>

<comp id="388" class="1005" name="j_V_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="393" class="1005" name="axi_last_V_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="56" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="60" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="58" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="30" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="58" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="28" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="118" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="184"><net_src comp="128" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="187"><net_src comp="18" pin="0"/><net_sink comp="167" pin=3"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="167" pin=4"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="167" pin=5"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="167" pin=6"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="167" pin=7"/></net>

<net id="192"><net_src comp="130" pin="0"/><net_sink comp="167" pin=9"/></net>

<net id="193"><net_src comp="132" pin="0"/><net_sink comp="167" pin=10"/></net>

<net id="194"><net_src comp="134" pin="0"/><net_sink comp="167" pin=13"/></net>

<net id="195"><net_src comp="134" pin="0"/><net_sink comp="167" pin=14"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="218" pin=5"/></net>

<net id="239"><net_src comp="34" pin="0"/><net_sink comp="218" pin=6"/></net>

<net id="240"><net_src comp="36" pin="0"/><net_sink comp="218" pin=7"/></net>

<net id="241"><net_src comp="38" pin="0"/><net_sink comp="218" pin=8"/></net>

<net id="242"><net_src comp="40" pin="0"/><net_sink comp="218" pin=9"/></net>

<net id="243"><net_src comp="42" pin="0"/><net_sink comp="218" pin=10"/></net>

<net id="244"><net_src comp="44" pin="0"/><net_sink comp="218" pin=11"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="218" pin=12"/></net>

<net id="246"><net_src comp="48" pin="0"/><net_sink comp="218" pin=13"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="218" pin=14"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="218" pin=15"/></net>

<net id="249"><net_src comp="54" pin="0"/><net_sink comp="218" pin=16"/></net>

<net id="263"><net_src comp="62" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="0" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="265"><net_src comp="2" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="267"><net_src comp="6" pin="0"/><net_sink comp="250" pin=4"/></net>

<net id="268"><net_src comp="8" pin="0"/><net_sink comp="250" pin=5"/></net>

<net id="269"><net_src comp="10" pin="0"/><net_sink comp="250" pin=6"/></net>

<net id="270"><net_src comp="12" pin="0"/><net_sink comp="250" pin=7"/></net>

<net id="271"><net_src comp="156" pin="2"/><net_sink comp="250" pin=8"/></net>

<net id="272"><net_src comp="150" pin="2"/><net_sink comp="250" pin=9"/></net>

<net id="277"><net_src comp="64" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="285"><net_src comp="278" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="94" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="291"><net_src comp="200" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="200" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="56" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="211" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="211" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="56" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="211" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="318" pin="1"/><net_sink comp="167" pin=11"/></net>

<net id="327"><net_src comp="124" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="126" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="162" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="330"><net_src comp="322" pin="3"/><net_sink comp="167" pin=8"/></net>

<net id="335"><net_src comp="136" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="138" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="342"><net_src comp="336" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="346"><net_src comp="150" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="250" pin=9"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="218" pin=4"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="354"><net_src comp="156" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="250" pin=8"/></net>

<net id="356"><net_src comp="351" pin="1"/><net_sink comp="218" pin=3"/></net>

<net id="357"><net_src comp="351" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="361"><net_src comp="142" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="250" pin=10"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="367"><net_src comp="146" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="369"><net_src comp="364" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="373"><net_src comp="281" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="378"><net_src comp="287" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="382"><net_src comp="292" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="387"><net_src comp="298" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="303" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="396"><net_src comp="313" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="167" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_axi_V_data_V | {7 }
	Port: dst_axi_V_keep_V | {7 }
	Port: dst_axi_V_strb_V | {7 }
	Port: dst_axi_V_user_V | {7 }
	Port: dst_axi_V_last_V | {7 }
	Port: dst_axi_V_id_V | {7 }
	Port: dst_axi_V_dest_V | {7 }
 - Input state : 
	Port: hls_hough : src_axi_V_data_V | {1 2 }
	Port: hls_hough : src_axi_V_keep_V | {1 2 }
	Port: hls_hough : src_axi_V_strb_V | {1 2 }
	Port: hls_hough : src_axi_V_user_V | {1 2 }
	Port: hls_hough : src_axi_V_last_V | {1 2 }
	Port: hls_hough : src_axi_V_id_V | {1 2 }
	Port: hls_hough : src_axi_V_dest_V | {1 2 }
	Port: hls_hough : rows | {1 }
	Port: hls_hough : cols | {1 }
	Port: hls_hough : pow_reduce_anonymo_20 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_19 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_16 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_17 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_9 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_12 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_13 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_14 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_15 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_18 | {3 4 }
	Port: hls_hough : pow_reduce_anonymo | {3 4 }
	Port: hls_hough : pow_reduce_anonymo_21 | {3 4 }
  - Chain level:
	State 1
		StgValue_14 : 1
		StgValue_15 : 1
	State 2
	State 3
	State 4
		ret_V : 1
	State 5
		exitcond1_i : 1
		i_V : 1
		StgValue_61 : 2
	State 6
		exitcond_i : 1
		j_V : 1
		StgValue_70 : 2
		tmp_i_cast : 1
		axi_last_V : 2
	State 7
		empty_81 : 1
		StgValue_83 : 1
		empty_82 : 1
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   call   | grp_hls_hough_line_fu_218 |   1932  |    76   | 30.1664 |  10247  |  15937  |
|          |  grp_AXIvideo2Mat_fu_250  |    0    |    0    |  0.835  |   395   |   129   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |        ret_V_fu_281       |    0    |    0    |    0    |    0    |    39   |
|    add   |         i_V_fu_292        |    0    |    0    |    0    |    0    |    39   |
|          |         j_V_fu_303        |    0    |    0    |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |     exitcond1_i_fu_287    |    0    |    0    |    0    |    0    |    20   |
|   icmp   |     exitcond_i_fu_298     |    0    |    0    |    0    |    0    |    20   |
|          |     axi_last_V_fu_313     |    0    |    0    |    0    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |   cols_read_read_fu_150   |    0    |    0    |    0    |    0    |    0    |
|   read   |   rows_read_read_fu_156   |    0    |    0    |    0    |    0    |    0    |
|          |      tmp_read_fu_162      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   write  |  StgValue_83_write_fu_167 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   zext   |     lhs_V_cast_fu_278     |    0    |    0    |    0    |    0    |    0    |
|          |     tmp_i_cast_fu_309     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|     p_Result_s_fu_322     |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |   1932  |    76   | 31.0014 |  10642  |  16244  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|  pow_reduce_anonymo |    1   |    0   |    0   |
|pow_reduce_anonymo_12|    3   |    0   |    0   |
|pow_reduce_anonymo_13|    3   |    0   |    0   |
|pow_reduce_anonymo_14|    3   |    0   |    0   |
|pow_reduce_anonymo_15|    3   |    0   |    0   |
|pow_reduce_anonymo_16|    3   |    0   |    0   |
|pow_reduce_anonymo_17|    3   |    0   |    0   |
|pow_reduce_anonymo_18|    2   |    0   |    0   |
|pow_reduce_anonymo_19|    4   |    0   |    0   |
|pow_reduce_anonymo_20|    0   |    6   |    6   |
|pow_reduce_anonymo_21|    2   |    0   |    0   |
| pow_reduce_anonymo_9|    3   |    0   |    0   |
+---------------------+--------+--------+--------+
|        Total        |   30   |    6   |    6   |
+---------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      axi_last_V_reg_393     |    1   |
|      cols_read_reg_343      |   32   |
|     exitcond1_i_reg_375     |    1   |
|      exitcond_i_reg_384     |    1   |
|         i_V_reg_379         |   32   |
|img_dst_data_stream_s_reg_364|    8   |
|img_src_data_stream_s_reg_358|    8   |
|         j_V_reg_388         |   32   |
|        ret_V_reg_370        |   33   |
|      rows_read_reg_351      |   32   |
|        t_V_2_reg_207        |   32   |
|         t_V_reg_196         |   32   |
|      tmp_user_V_reg_336     |    1   |
+-----------------------------+--------+
|            Total            |   245  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
| grp_AXIvideo2Mat_fu_250 |  p8  |   2  |  32  |   64   ||    9    |
| grp_AXIvideo2Mat_fu_250 |  p9  |   2  |  32  |   64   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   128  ||   1.67  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |  1932  |   76   |   31   |  10642 |  16244 |
|   Memory  |   30   |    -   |    -   |    6   |    6   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |    -   |   245  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1962  |   76   |   32   |  10893 |  16268 |
+-----------+--------+--------+--------+--------+--------+
