INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex1/nandgate/nandgate.srcs/sources_1/new/andgate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex1/nandgate/nandgate.srcs/sim_1/new/andgate_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module andgate_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/study/Digital logic experiment/Ex1/nandgate/nandgate.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
