\doxysection{Configuration\+\_\+section\+\_\+for\+\_\+\+C\+M\+S\+IS}
\label{group___configuration__section__for___c_m_s_i_s}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT}~0
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M3 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \textbf{ \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS}~4
\item 
\#define \textbf{ \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}~0
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga4a0206df9604302e0741c1aa4ca1ded3}} 
typedef enum \textbf{ I\+R\+Qn} \textbf{ I\+R\+Qn\+\_\+\+Type}
\begin{DoxyCompactList}\small\item\em S\+T\+M32\+F10x Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \textbf{ I\+R\+Qn} \{ \newline
\textbf{ Non\+Maskable\+Int\+\_\+\+I\+R\+Qn} = -\/14, 
\textbf{ Memory\+Management\+\_\+\+I\+R\+Qn} = -\/12, 
\textbf{ Bus\+Fault\+\_\+\+I\+R\+Qn} = -\/11, 
\textbf{ Usage\+Fault\+\_\+\+I\+R\+Qn} = -\/10, 
\newline
\textbf{ S\+V\+Call\+\_\+\+I\+R\+Qn} = -\/5, 
\textbf{ Debug\+Monitor\+\_\+\+I\+R\+Qn} = -\/4, 
\textbf{ Pend\+S\+V\+\_\+\+I\+R\+Qn} = -\/2, 
\textbf{ Sys\+Tick\+\_\+\+I\+R\+Qn} = -\/1, 
\newline
\textbf{ W\+W\+D\+G\+\_\+\+I\+R\+Qn} = 0, 
\textbf{ P\+V\+D\+\_\+\+I\+R\+Qn} = 1, 
\textbf{ T\+A\+M\+P\+E\+R\+\_\+\+I\+R\+Qn} = 2, 
\textbf{ R\+T\+C\+\_\+\+I\+R\+Qn} = 3, 
\newline
\textbf{ F\+L\+A\+S\+H\+\_\+\+I\+R\+Qn} = 4, 
\textbf{ R\+C\+C\+\_\+\+I\+R\+Qn} = 5, 
\textbf{ E\+X\+T\+I0\+\_\+\+I\+R\+Qn} = 6, 
\textbf{ E\+X\+T\+I1\+\_\+\+I\+R\+Qn} = 7, 
\newline
\textbf{ E\+X\+T\+I2\+\_\+\+I\+R\+Qn} = 8, 
\textbf{ E\+X\+T\+I3\+\_\+\+I\+R\+Qn} = 9, 
\textbf{ E\+X\+T\+I4\+\_\+\+I\+R\+Qn} = 10, 
\textbf{ D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Qn} = 11, 
\newline
\textbf{ D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Qn} = 12, 
\textbf{ D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Qn} = 13, 
\textbf{ D\+M\+A1\+\_\+\+Channel4\+\_\+\+I\+R\+Qn} = 14, 
\textbf{ D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Qn} = 15, 
\newline
\textbf{ D\+M\+A1\+\_\+\+Channel6\+\_\+\+I\+R\+Qn} = 16, 
\textbf{ D\+M\+A1\+\_\+\+Channel7\+\_\+\+I\+R\+Qn} = 17, 
\textbf{ Non\+Maskable\+Int\+\_\+\+I\+R\+Qn} = -\/14, 
\textbf{ Memory\+Management\+\_\+\+I\+R\+Qn} = -\/12, 
\newline
\textbf{ Bus\+Fault\+\_\+\+I\+R\+Qn} = -\/11, 
\textbf{ Usage\+Fault\+\_\+\+I\+R\+Qn} = -\/10, 
\textbf{ S\+V\+Call\+\_\+\+I\+R\+Qn} = -\/5, 
\textbf{ Debug\+Monitor\+\_\+\+I\+R\+Qn} = -\/4, 
\newline
\textbf{ Pend\+S\+V\+\_\+\+I\+R\+Qn} = -\/2, 
\textbf{ Sys\+Tick\+\_\+\+I\+R\+Qn} = -\/1, 
\textbf{ W\+W\+D\+G\+\_\+\+I\+R\+Qn} = 0, 
\textbf{ P\+V\+D\+\_\+\+I\+R\+Qn} = 1, 
\newline
\textbf{ T\+A\+M\+P\+E\+R\+\_\+\+I\+R\+Qn} = 2, 
\textbf{ R\+T\+C\+\_\+\+I\+R\+Qn} = 3, 
\textbf{ F\+L\+A\+S\+H\+\_\+\+I\+R\+Qn} = 4, 
\textbf{ R\+C\+C\+\_\+\+I\+R\+Qn} = 5, 
\newline
\textbf{ E\+X\+T\+I0\+\_\+\+I\+R\+Qn} = 6, 
\textbf{ E\+X\+T\+I1\+\_\+\+I\+R\+Qn} = 7, 
\textbf{ E\+X\+T\+I2\+\_\+\+I\+R\+Qn} = 8, 
\textbf{ E\+X\+T\+I3\+\_\+\+I\+R\+Qn} = 9, 
\newline
\textbf{ E\+X\+T\+I4\+\_\+\+I\+R\+Qn} = 10, 
\textbf{ D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Qn} = 11, 
\textbf{ D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Qn} = 12, 
\textbf{ D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Qn} = 13, 
\newline
\textbf{ D\+M\+A1\+\_\+\+Channel4\+\_\+\+I\+R\+Qn} = 14, 
\textbf{ D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Qn} = 15, 
\textbf{ D\+M\+A1\+\_\+\+Channel6\+\_\+\+I\+R\+Qn} = 16, 
\textbf{ D\+M\+A1\+\_\+\+Channel7\+\_\+\+I\+R\+Qn} = 17, 
\newline
\textbf{ A\+D\+C\+\_\+\+I\+R\+Qn} = 18, 
\textbf{ C\+A\+N1\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} = 19, 
\textbf{ C\+A\+N1\+\_\+\+R\+X0\+\_\+\+I\+R\+Qn} = 20, 
\textbf{ C\+A\+N1\+\_\+\+R\+X1\+\_\+\+I\+R\+Qn} = 21, 
\newline
\textbf{ C\+A\+N1\+\_\+\+S\+C\+E\+\_\+\+I\+R\+Qn} = 22, 
\textbf{ E\+X\+T\+I9\+\_\+5\+\_\+\+I\+R\+Qn} = 23, 
\textbf{ T\+I\+M1\+\_\+\+B\+R\+K\+\_\+\+I\+R\+Qn} = 24, 
\textbf{ T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Qn} = 25, 
\newline
\textbf{ T\+I\+M1\+\_\+\+T\+R\+G\+\_\+\+C\+O\+M\+\_\+\+I\+R\+Qn} = 26, 
\textbf{ T\+I\+M1\+\_\+\+C\+C\+\_\+\+I\+R\+Qn} = 27, 
\textbf{ T\+I\+M2\+\_\+\+I\+R\+Qn} = 28, 
\textbf{ T\+I\+M3\+\_\+\+I\+R\+Qn} = 29, 
\newline
\textbf{ T\+I\+M4\+\_\+\+I\+R\+Qn} = 30, 
\textbf{ I2\+C1\+\_\+\+E\+V\+\_\+\+I\+R\+Qn} = 31, 
\textbf{ I2\+C1\+\_\+\+E\+R\+\_\+\+I\+R\+Qn} = 32, 
\textbf{ I2\+C2\+\_\+\+E\+V\+\_\+\+I\+R\+Qn} = 33, 
\newline
\textbf{ I2\+C2\+\_\+\+E\+R\+\_\+\+I\+R\+Qn} = 34, 
\textbf{ S\+P\+I1\+\_\+\+I\+R\+Qn} = 35, 
\textbf{ S\+P\+I2\+\_\+\+I\+R\+Qn} = 36, 
\textbf{ U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn} = 37, 
\newline
\textbf{ U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn} = 38, 
\textbf{ U\+S\+A\+R\+T3\+\_\+\+I\+R\+Qn} = 39, 
\textbf{ E\+X\+T\+I15\+\_\+10\+\_\+\+I\+R\+Qn} = 40, 
\textbf{ R\+T\+C\+Alarm\+\_\+\+I\+R\+Qn} = 41, 
\newline
\textbf{ O\+T\+G\+\_\+\+F\+S\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn} = 42, 
\textbf{ T\+I\+M5\+\_\+\+I\+R\+Qn} = 50, 
\textbf{ S\+P\+I3\+\_\+\+I\+R\+Qn} = 51, 
\textbf{ U\+A\+R\+T4\+\_\+\+I\+R\+Qn} = 52, 
\newline
\textbf{ U\+A\+R\+T5\+\_\+\+I\+R\+Qn} = 53, 
\textbf{ T\+I\+M6\+\_\+\+I\+R\+Qn} = 54, 
\textbf{ T\+I\+M7\+\_\+\+I\+R\+Qn} = 55, 
\textbf{ D\+M\+A2\+\_\+\+Channel1\+\_\+\+I\+R\+Qn} = 56, 
\newline
\textbf{ D\+M\+A2\+\_\+\+Channel2\+\_\+\+I\+R\+Qn} = 57, 
\textbf{ D\+M\+A2\+\_\+\+Channel3\+\_\+\+I\+R\+Qn} = 58, 
\textbf{ D\+M\+A2\+\_\+\+Channel4\+\_\+\+I\+R\+Qn} = 59, 
\textbf{ D\+M\+A2\+\_\+\+Channel5\+\_\+\+I\+R\+Qn} = 60, 
\newline
\textbf{ E\+T\+H\+\_\+\+I\+R\+Qn} = 61, 
\textbf{ E\+T\+H\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn} = 62, 
\textbf{ C\+A\+N2\+\_\+\+T\+X\+\_\+\+I\+R\+Qn} = 63, 
\textbf{ C\+A\+N2\+\_\+\+R\+X0\+\_\+\+I\+R\+Qn} = 64, 
\newline
\textbf{ C\+A\+N2\+\_\+\+R\+X1\+\_\+\+I\+R\+Qn} = 65, 
\textbf{ C\+A\+N2\+\_\+\+S\+C\+E\+\_\+\+I\+R\+Qn} = 66, 
\textbf{ O\+T\+G\+\_\+\+F\+S\+\_\+\+I\+R\+Qn} = 67
 \}
\begin{DoxyCompactList}\small\item\em S\+T\+M32\+F10x Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}}
\index{\_\_MPU\_PRESENT@{\_\_MPU\_PRESENT}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsection{\_\_MPU\_PRESENT}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+M\+P\+U\+\_\+\+P\+R\+E\+S\+E\+NT~0}



Configuration of the Cortex-\/\+M3 Processor and Core Peripherals. 

Other S\+T\+M32 devices does not provide an M\+PU \mbox{\label{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}}
\index{\_\_NVIC\_PRIO\_BITS@{\_\_NVIC\_PRIO\_BITS}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsection{\_\_NVIC\_PRIO\_BITS}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+N\+V\+I\+C\+\_\+\+P\+R\+I\+O\+\_\+\+B\+I\+TS~4}

S\+T\+M32 uses 4 Bits for the Priority Levels ~\newline
 \mbox{\label{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}}
\index{\_\_Vendor\_SysTickConfig@{\_\_Vendor\_SysTickConfig}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsection{\_\_Vendor\_SysTickConfig}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config~0}

Set to 1 if different Sys\+Tick Config is used 

\doxysubsection{Enumeration Type Documentation}
\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083}} 
\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!IRQn@{IRQn}}
\index{IRQn@{IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}
\doxysubsubsection{IRQn}
{\footnotesize\ttfamily enum \textbf{ I\+R\+Qn}}



S\+T\+M32\+F10x Interrupt Number Definition, according to the selected device in \doxyref{Library\+\_\+configuration\+\_\+section}{p.}{group___library__configuration__section}. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M3 Memory Management Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M3 Bus Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M3 Usage Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M3 SV Call Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M3 Debug Monitor Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M3 Pend SV Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M3 System Tick Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WWDG\_IRQn@{WWDG\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!WWDG\_IRQn@{WWDG\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}} 
W\+W\+D\+G\+\_\+\+I\+R\+Qn&Window Watch\+Dog Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PVD\_IRQn@{PVD\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PVD\_IRQn@{PVD\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}} 
P\+V\+D\+\_\+\+I\+R\+Qn&P\+VD through E\+X\+TI Line detection Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TAMPER\_IRQn@{TAMPER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TAMPER\_IRQn@{TAMPER\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}} 
T\+A\+M\+P\+E\+R\+\_\+\+I\+R\+Qn&Tamper Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&R\+TC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FLASH\_IRQn@{FLASH\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!FLASH\_IRQn@{FLASH\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}} 
F\+L\+A\+S\+H\+\_\+\+I\+R\+Qn&F\+L\+A\+SH global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_IRQn@{RCC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RCC\_IRQn@{RCC\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}} 
R\+C\+C\+\_\+\+I\+R\+Qn&R\+CC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI0\_IRQn@{EXTI0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI0\_IRQn@{EXTI0\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}} 
E\+X\+T\+I0\+\_\+\+I\+R\+Qn&E\+X\+TI Line0 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI1\_IRQn@{EXTI1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI1\_IRQn@{EXTI1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}} 
E\+X\+T\+I1\+\_\+\+I\+R\+Qn&E\+X\+TI Line1 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI2\_IRQn@{EXTI2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI2\_IRQn@{EXTI2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}} 
E\+X\+T\+I2\+\_\+\+I\+R\+Qn&E\+X\+TI Line2 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI3\_IRQn@{EXTI3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI3\_IRQn@{EXTI3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}} 
E\+X\+T\+I3\+\_\+\+I\+R\+Qn&E\+X\+TI Line3 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI4\_IRQn@{EXTI4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI4\_IRQn@{EXTI4\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}} 
E\+X\+T\+I4\+\_\+\+I\+R\+Qn&E\+X\+TI Line4 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}} 
D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}} 
D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}} 
D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}} 
D\+M\+A1\+\_\+\+Channel4\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}} 
D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}} 
D\+M\+A1\+\_\+\+Channel6\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 6 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}} 
D\+M\+A1\+\_\+\+Channel7\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 7 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!NonMaskableInt\_IRQn@{NonMaskableInt\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30}} 
Non\+Maskable\+Int\+\_\+\+I\+R\+Qn&2 Non Maskable Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{MemoryManagement\_IRQn@{MemoryManagement\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!MemoryManagement\_IRQn@{MemoryManagement\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa}} 
Memory\+Management\+\_\+\+I\+R\+Qn&4 Cortex-\/\+M3 Memory Management Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{BusFault\_IRQn@{BusFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!BusFault\_IRQn@{BusFault\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af}} 
Bus\+Fault\+\_\+\+I\+R\+Qn&5 Cortex-\/\+M3 Bus Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UsageFault\_IRQn@{UsageFault\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UsageFault\_IRQn@{UsageFault\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf}} 
Usage\+Fault\+\_\+\+I\+R\+Qn&6 Cortex-\/\+M3 Usage Fault Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SVCall\_IRQn@{SVCall\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SVCall\_IRQn@{SVCall\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237}} 
S\+V\+Call\+\_\+\+I\+R\+Qn&11 Cortex-\/\+M3 SV Call Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DebugMonitor\_IRQn@{DebugMonitor\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DebugMonitor\_IRQn@{DebugMonitor\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c}} 
Debug\+Monitor\+\_\+\+I\+R\+Qn&12 Cortex-\/\+M3 Debug Monitor Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PendSV\_IRQn@{PendSV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PendSV\_IRQn@{PendSV\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2}} 
Pend\+S\+V\+\_\+\+I\+R\+Qn&14 Cortex-\/\+M3 Pend SV Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SysTick\_IRQn@{SysTick\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SysTick\_IRQn@{SysTick\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7}} 
Sys\+Tick\+\_\+\+I\+R\+Qn&15 Cortex-\/\+M3 System Tick Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WWDG\_IRQn@{WWDG\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!WWDG\_IRQn@{WWDG\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52}} 
W\+W\+D\+G\+\_\+\+I\+R\+Qn&Window Watch\+Dog Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{PVD\_IRQn@{PVD\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!PVD\_IRQn@{PVD\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924}} 
P\+V\+D\+\_\+\+I\+R\+Qn&P\+VD through E\+X\+TI Line detection Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TAMPER\_IRQn@{TAMPER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TAMPER\_IRQn@{TAMPER\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862}} 
T\+A\+M\+P\+E\+R\+\_\+\+I\+R\+Qn&Tamper Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTC\_IRQn@{RTC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RTC\_IRQn@{RTC\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858}} 
R\+T\+C\+\_\+\+I\+R\+Qn&R\+TC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FLASH\_IRQn@{FLASH\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!FLASH\_IRQn@{FLASH\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab}} 
F\+L\+A\+S\+H\+\_\+\+I\+R\+Qn&F\+L\+A\+SH global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RCC\_IRQn@{RCC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RCC\_IRQn@{RCC\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77}} 
R\+C\+C\+\_\+\+I\+R\+Qn&R\+CC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI0\_IRQn@{EXTI0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI0\_IRQn@{EXTI0\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7}} 
E\+X\+T\+I0\+\_\+\+I\+R\+Qn&E\+X\+TI Line0 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI1\_IRQn@{EXTI1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI1\_IRQn@{EXTI1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19}} 
E\+X\+T\+I1\+\_\+\+I\+R\+Qn&E\+X\+TI Line1 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI2\_IRQn@{EXTI2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI2\_IRQn@{EXTI2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9}} 
E\+X\+T\+I2\+\_\+\+I\+R\+Qn&E\+X\+TI Line2 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI3\_IRQn@{EXTI3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI3\_IRQn@{EXTI3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602}} 
E\+X\+T\+I3\+\_\+\+I\+R\+Qn&E\+X\+TI Line3 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI4\_IRQn@{EXTI4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI4\_IRQn@{EXTI4\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e}} 
E\+X\+T\+I4\+\_\+\+I\+R\+Qn&E\+X\+TI Line4 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel1\_IRQn@{DMA1\_Channel1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f}} 
D\+M\+A1\+\_\+\+Channel1\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel2\_IRQn@{DMA1\_Channel2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc}} 
D\+M\+A1\+\_\+\+Channel2\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel3\_IRQn@{DMA1\_Channel3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23}} 
D\+M\+A1\+\_\+\+Channel3\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel4\_IRQn@{DMA1\_Channel4\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31}} 
D\+M\+A1\+\_\+\+Channel4\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel5\_IRQn@{DMA1\_Channel5\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177}} 
D\+M\+A1\+\_\+\+Channel5\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel6\_IRQn@{DMA1\_Channel6\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0}} 
D\+M\+A1\+\_\+\+Channel6\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 6 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA1\_Channel7\_IRQn@{DMA1\_Channel7\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1}} 
D\+M\+A1\+\_\+\+Channel7\+\_\+\+I\+R\+Qn&D\+M\+A1 Channel 7 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ADC\_IRQn@{ADC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!ADC\_IRQn@{ADC\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3}} 
A\+D\+C\+\_\+\+I\+R\+Qn&A\+DC global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_TX\_IRQn@{CAN1\_TX\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_TX\_IRQn@{CAN1\_TX\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a9ceb5175f7c10cf436955173c2246877}} 
C\+A\+N1\+\_\+\+T\+X\+\_\+\+I\+R\+Qn&C\+A\+N1 TX Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_RX0\_IRQn@{CAN1\_RX0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_RX0\_IRQn@{CAN1\_RX0\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab6bf73ac43a9856b3f2759a59f3d25b5}} 
C\+A\+N1\+\_\+\+R\+X0\+\_\+\+I\+R\+Qn&C\+A\+N1 R\+X0 Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_RX1\_IRQn@{CAN1\_RX1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_RX1\_IRQn@{CAN1\_RX1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083af71ef06c4f9ff0e1691c21ff3670acd4}} 
C\+A\+N1\+\_\+\+R\+X1\+\_\+\+I\+R\+Qn&C\+A\+N1 R\+X1 Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN1\_SCE\_IRQn@{CAN1\_SCE\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN1\_SCE\_IRQn@{CAN1\_SCE\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a0f5f129d88a5606a378811e43039e274}} 
C\+A\+N1\+\_\+\+S\+C\+E\+\_\+\+I\+R\+Qn&C\+A\+N1 S\+CE Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI9\_5\_IRQn@{EXTI9\_5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI9\_5\_IRQn@{EXTI9\_5\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aa3aa50e0353871985facf62d055faa52}} 
E\+X\+T\+I9\+\_\+5\+\_\+\+I\+R\+Qn&External Line[9\+:5] Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_BRK\_IRQn@{TIM1\_BRK\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_BRK\_IRQn@{TIM1\_BRK\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a53b88408ead2373e64f39fd0c79fa88f}} 
T\+I\+M1\+\_\+\+B\+R\+K\+\_\+\+I\+R\+Qn&T\+I\+M1 Break Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_UP\_IRQn@{TIM1\_UP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_UP\_IRQn@{TIM1\_UP\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a78ef1a20c5b8e93cb17bf90afc0c5bd9}} 
T\+I\+M1\+\_\+\+U\+P\+\_\+\+I\+R\+Qn&T\+I\+M1 Update Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_TRG\_COM\_IRQn@{TIM1\_TRG\_COM\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_TRG\_COM\_IRQn@{TIM1\_TRG\_COM\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ac50e91f8ec34b86d84dec304e2b61a6c}} 
T\+I\+M1\+\_\+\+T\+R\+G\+\_\+\+C\+O\+M\+\_\+\+I\+R\+Qn&T\+I\+M1 Trigger and Commutation Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM1\_CC\_IRQn@{TIM1\_CC\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM1\_CC\_IRQn@{TIM1\_CC\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083af312f0a21f600f9b286427e50c549ca9}} 
T\+I\+M1\+\_\+\+C\+C\+\_\+\+I\+R\+Qn&T\+I\+M1 Capture Compare Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM2\_IRQn@{TIM2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM2\_IRQn@{TIM2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa}} 
T\+I\+M2\+\_\+\+I\+R\+Qn&T\+I\+M2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM3\_IRQn@{TIM3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM3\_IRQn@{TIM3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8}} 
T\+I\+M3\+\_\+\+I\+R\+Qn&T\+I\+M3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM4\_IRQn@{TIM4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM4\_IRQn@{TIM4\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4}} 
T\+I\+M4\+\_\+\+I\+R\+Qn&T\+I\+M4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C1\_EV\_IRQn@{I2C1\_EV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C1\_EV\_IRQn@{I2C1\_EV\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a9852dbbe8c014e716ce7e03a7b809751}} 
I2\+C1\+\_\+\+E\+V\+\_\+\+I\+R\+Qn&I2\+C1 Event Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C1\_ER\_IRQn@{I2C1\_ER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C1\_ER\_IRQn@{I2C1\_ER\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a2ec363869f4488782dc10a60abce3b34}} 
I2\+C1\+\_\+\+E\+R\+\_\+\+I\+R\+Qn&I2\+C1 Error Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C2\_EV\_IRQn@{I2C2\_EV\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C2\_EV\_IRQn@{I2C2\_EV\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a3020193786527c47d2e4d8c92ceee804}} 
I2\+C2\+\_\+\+E\+V\+\_\+\+I\+R\+Qn&I2\+C2 Event Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{I2C2\_ER\_IRQn@{I2C2\_ER\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!I2C2\_ER\_IRQn@{I2C2\_ER\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a60c35f2d48d512bd6818bc9fef7053d7}} 
I2\+C2\+\_\+\+E\+R\+\_\+\+I\+R\+Qn&I2\+C2 Error Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI1\_IRQn@{SPI1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SPI1\_IRQn@{SPI1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174}} 
S\+P\+I1\+\_\+\+I\+R\+Qn&S\+P\+I1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI2\_IRQn@{SPI2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SPI2\_IRQn@{SPI2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede}} 
S\+P\+I2\+\_\+\+I\+R\+Qn&S\+P\+I2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART1\_IRQn@{USART1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!USART1\_IRQn@{USART1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ad97cb163e1f678367e37c50d54d161ab}} 
U\+S\+A\+R\+T1\+\_\+\+I\+R\+Qn&U\+S\+A\+R\+T1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART2\_IRQn@{USART2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!USART2\_IRQn@{USART2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a3f9c48714d0e5baaba6613343f0da68e}} 
U\+S\+A\+R\+T2\+\_\+\+I\+R\+Qn&U\+S\+A\+R\+T2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{USART3\_IRQn@{USART3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!USART3\_IRQn@{USART3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083afb13802afc1f5fdf5c90e73ee99e5ff3}} 
U\+S\+A\+R\+T3\+\_\+\+I\+R\+Qn&U\+S\+A\+R\+T3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{EXTI15\_10\_IRQn@{EXTI15\_10\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!EXTI15\_10\_IRQn@{EXTI15\_10\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a9fb0ad0c850234d1983fafdb17378e2f}} 
E\+X\+T\+I15\+\_\+10\+\_\+\+I\+R\+Qn&External Line[15\+:10] Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RTCAlarm\_IRQn@{RTCAlarm\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!RTCAlarm\_IRQn@{RTCAlarm\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a657f8d70d4aaa199064e6b1017d3ab54}} 
R\+T\+C\+Alarm\+\_\+\+I\+R\+Qn&R\+TC Alarm through E\+X\+TI Line Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_FS\_WKUP\_IRQn@{OTG\_FS\_WKUP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_FS\_WKUP\_IRQn@{OTG\_FS\_WKUP\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aa612f35c4440359c35acbaa3c1458c5f}} 
O\+T\+G\+\_\+\+F\+S\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn&U\+SB On-\/\+The-\/\+Go FS Wakeup through E\+X\+TI Line Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM5\_IRQn@{TIM5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM5\_IRQn@{TIM5\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645}} 
T\+I\+M5\+\_\+\+I\+R\+Qn&T\+I\+M5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SPI3\_IRQn@{SPI3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!SPI3\_IRQn@{SPI3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a4e9331739fb76a2ca7781fede070ae44}} 
S\+P\+I3\+\_\+\+I\+R\+Qn&S\+P\+I3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART4\_IRQn@{UART4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UART4\_IRQn@{UART4\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aded5314b20c6e4e80cb6ab0668ffb8d5}} 
U\+A\+R\+T4\+\_\+\+I\+R\+Qn&U\+A\+R\+T4 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{UART5\_IRQn@{UART5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!UART5\_IRQn@{UART5\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ac55a11a64aae7432544d0ab0d4f7de09}} 
U\+A\+R\+T5\+\_\+\+I\+R\+Qn&U\+A\+R\+T5 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM6\_IRQn@{TIM6\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM6\_IRQn@{TIM6\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2}} 
T\+I\+M6\+\_\+\+I\+R\+Qn&T\+I\+M6 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{TIM7\_IRQn@{TIM7\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!TIM7\_IRQn@{TIM7\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1}} 
T\+I\+M7\+\_\+\+I\+R\+Qn&T\+I\+M7 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel1\_IRQn@{DMA2\_Channel1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Channel1\_IRQn@{DMA2\_Channel1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083abe9f38bb58d55fd4a58854bd0edacdd0}} 
D\+M\+A2\+\_\+\+Channel1\+\_\+\+I\+R\+Qn&D\+M\+A2 Channel1 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel2\_IRQn@{DMA2\_Channel2\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Channel2\_IRQn@{DMA2\_Channel2\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ac78d6b1f0f3b4adbff1c1fa48628e490}} 
D\+M\+A2\+\_\+\+Channel2\+\_\+\+I\+R\+Qn&D\+M\+A2 Channel2 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel3\_IRQn@{DMA2\_Channel3\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Channel3\_IRQn@{DMA2\_Channel3\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083adc1fa33023c357ca97ede35f9ad55898}} 
D\+M\+A2\+\_\+\+Channel3\+\_\+\+I\+R\+Qn&D\+M\+A2 Channel3 global Interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel4\_IRQn@{DMA2\_Channel4\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Channel4\_IRQn@{DMA2\_Channel4\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a0d761f0d0a93b5aa3dc821480dc3f6c0}} 
D\+M\+A2\+\_\+\+Channel4\+\_\+\+I\+R\+Qn&D\+M\+A2 Channel4 global Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{DMA2\_Channel5\_IRQn@{DMA2\_Channel5\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!DMA2\_Channel5\_IRQn@{DMA2\_Channel5\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ac411f23d16ba0034c22b68b10013532a}} 
D\+M\+A2\+\_\+\+Channel5\+\_\+\+I\+R\+Qn&D\+M\+A2 Channel5 global Interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ETH\_IRQn@{ETH\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!ETH\_IRQn@{ETH\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ad71328dd95461b7c55b568cf25966f6a}} 
E\+T\+H\+\_\+\+I\+R\+Qn&Ethernet global interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ETH\_WKUP\_IRQn@{ETH\_WKUP\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!ETH\_WKUP\_IRQn@{ETH\_WKUP\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a0485578005e12c2e2c0fb253a844ec6f}} 
E\+T\+H\+\_\+\+W\+K\+U\+P\+\_\+\+I\+R\+Qn&Ethernet Wakeup through E\+X\+TI line interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_TX\_IRQn@{CAN2\_TX\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_TX\_IRQn@{CAN2\_TX\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083af6b8fbc990ac71c8425647bb684788a4}} 
C\+A\+N2\+\_\+\+T\+X\+\_\+\+I\+R\+Qn&C\+A\+N2 TX interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_RX0\_IRQn@{CAN2\_RX0\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_RX0\_IRQn@{CAN2\_RX0\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a851fd2f2ab1418710e7da80e1bdf348a}} 
C\+A\+N2\+\_\+\+R\+X0\+\_\+\+I\+R\+Qn&C\+A\+N2 R\+X0 interrupts ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_RX1\_IRQn@{CAN2\_RX1\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_RX1\_IRQn@{CAN2\_RX1\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083ab5023ff845be31a488ab63a0b8cf2b7a}} 
C\+A\+N2\+\_\+\+R\+X1\+\_\+\+I\+R\+Qn&C\+A\+N2 R\+X1 interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{CAN2\_SCE\_IRQn@{CAN2\_SCE\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!CAN2\_SCE\_IRQn@{CAN2\_SCE\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083a56c0b5758f26f31494e74aab9273f9fd}} 
C\+A\+N2\+\_\+\+S\+C\+E\+\_\+\+I\+R\+Qn&C\+A\+N2 S\+CE interrupt ~\newline
 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{OTG\_FS\_IRQn@{OTG\_FS\_IRQn}!Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}}\index{Configuration\_section\_for\_CMSIS@{Configuration\_section\_for\_CMSIS}!OTG\_FS\_IRQn@{OTG\_FS\_IRQn}}}\mbox{\label{group___configuration__section__for___c_m_s_i_s_ga666eb0caeb12ec0e281415592ae89083aa60a30b7ef03446a46fd72e084911f7e}} 
O\+T\+G\+\_\+\+F\+S\+\_\+\+I\+R\+Qn&U\+SB On The Go FS global interrupt ~\newline
 \\
\hline

\end{DoxyEnumFields}
