// Seed: 4185163158
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2,
    input wand id_3
);
  id_5 :
  assert property (@(id_0 or posedge -1) -1)
  else;
  module_2 modCall_1 (id_3);
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    output logic id_2,
    output wire id_3
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3,
      id_0
  );
  wire id_5;
  always_ff id_2 <= id_5;
endmodule
module module_2 (
    input tri1 id_0
);
  assign module_3.id_0 = 0;
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    output tri   id_0,
    input  wand  id_1,
    input  tri1  id_2,
    input  uwire id_3
);
  logic id_5;
  ;
  module_2 modCall_1 (id_3);
endmodule
