============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = D:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Daggal
   Run Date =   Thu May  9 16:54:48 2024

   Run on =     DESKTOP-I7CAGU2
============================================================
RUN-1002 : start command "open_project CortexM0_SoC.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/PLL.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/PLL.v(82)
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_LED.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Timer.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../../../rtl/Keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
RUN-1001 : Project manager successfully analyzed 12 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/CortexM0_SoC_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
USR-6116 WARNING: derive_pll_clocks: option -gen_basic_clock is obsolete and has no behavior impact. Please remove it.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc ../../sysclk_adc.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_nets  clk "
RUN-1002 : start command "create_clock -name clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
USR-6116 WARNING: derive_pll_clocks: option -gen_basic_clock is obsolete and has no behavior impact. Please remove it.
RUN-1002 : start command "get_pins PLL_inst/pll_inst.refclk"
RUN-1002 : start command "create_clock -add -name PLL_inst/pll_inst.refclk -period 20.000 "
RUN-1102 : create_clock: clock name: PLL_inst/pll_inst.refclk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1002 : start command "get_pins PLL_inst/pll_inst.refclk"
RUN-1002 : start command "get_pins PLL_inst/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name PLL_inst/pll_inst.clkc[0] -source  -master_clock PLL_inst/pll_inst.refclk -multiply_by 2.0000 "
RUN-1002 : start command "get_pins PLL_inst/pll_inst.refclk"
RUN-1002 : start command "get_pins PLL_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name PLL_inst/pll_inst.clkc[1] -source  -master_clock PLL_inst/pll_inst.refclk -divide_by 2.0000 "
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
SYN-1001 : 	kept net: u_logic/SCLK(u_logic/SCLK_syn_1)
RUN-1104 : Import SDC file ../../sysclk_adc.sdc finished, there are 1 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 12 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net PLL_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4027 : Net u_logic/SCLK is clkc1 of pll PLL_inst/pll_inst.
SYN-4019 : Net System_clk_dup_1 is refclk of pll PLL_inst/pll_inst.
SYN-4020 : Net System_clk_dup_1 is fbclk of pll PLL_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drives clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net PLL_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net System_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_logic/SCLK as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7158 instances
RUN-0007 : 5297 luts, 1641 seqs, 115 mslices, 59 lslices, 28 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7688 nets
RUN-1001 : 4121 nets have 2 pins
RUN-1001 : 2660 nets have [3 - 5] pins
RUN-1001 : 497 nets have [6 - 10] pins
RUN-1001 : 215 nets have [11 - 20] pins
RUN-1001 : 190 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     208     
RUN-1001 :   No   |  No   |  Yes  |     542     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     120     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  37   |     4      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 43
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7156 instances, 5297 luts, 1641 seqs, 174 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33217, tnet num: 7686, tinst num: 7156, tnode num: 38116, tedge num: 53632.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.718486s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (100.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.78036e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7156.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.60037e+06, overlap = 42.75
PHY-3002 : Step(2): len = 1.40015e+06, overlap = 43.5
PHY-3002 : Step(3): len = 1.30926e+06, overlap = 44.0625
PHY-3002 : Step(4): len = 1.23655e+06, overlap = 46.0625
PHY-3002 : Step(5): len = 1.19895e+06, overlap = 46.375
PHY-3002 : Step(6): len = 1.17647e+06, overlap = 46.375
PHY-3002 : Step(7): len = 1.16627e+06, overlap = 44.375
PHY-3002 : Step(8): len = 1.1584e+06, overlap = 42.25
PHY-3002 : Step(9): len = 1.09541e+06, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000203998
PHY-3002 : Step(10): len = 1.08456e+06, overlap = 43.7188
PHY-3002 : Step(11): len = 1.08202e+06, overlap = 36.6875
PHY-3002 : Step(12): len = 1.07982e+06, overlap = 32.25
PHY-3002 : Step(13): len = 1.07375e+06, overlap = 36.4375
PHY-3002 : Step(14): len = 1.0679e+06, overlap = 35.0625
PHY-3002 : Step(15): len = 1.06696e+06, overlap = 39.5625
PHY-3002 : Step(16): len = 1.06634e+06, overlap = 33.625
PHY-3002 : Step(17): len = 1.0567e+06, overlap = 40.3125
PHY-3002 : Step(18): len = 1.05216e+06, overlap = 33.625
PHY-3002 : Step(19): len = 1.0478e+06, overlap = 29.0625
PHY-3002 : Step(20): len = 1.04324e+06, overlap = 28.875
PHY-3002 : Step(21): len = 1.03904e+06, overlap = 24.125
PHY-3002 : Step(22): len = 1.0313e+06, overlap = 28.3125
PHY-3002 : Step(23): len = 1.02894e+06, overlap = 28.4375
PHY-3002 : Step(24): len = 1.0246e+06, overlap = 32.9375
PHY-3002 : Step(25): len = 1.02238e+06, overlap = 32.6875
PHY-3002 : Step(26): len = 942410, overlap = 38.75
PHY-3002 : Step(27): len = 929438, overlap = 41.375
PHY-3002 : Step(28): len = 923087, overlap = 32.3125
PHY-3002 : Step(29): len = 919363, overlap = 29.875
PHY-3002 : Step(30): len = 914614, overlap = 31.9375
PHY-3002 : Step(31): len = 901074, overlap = 29.3125
PHY-3002 : Step(32): len = 897127, overlap = 42.75
PHY-3002 : Step(33): len = 894270, overlap = 31.5
PHY-3002 : Step(34): len = 892118, overlap = 33.75
PHY-3002 : Step(35): len = 887706, overlap = 29.25
PHY-3002 : Step(36): len = 885712, overlap = 33.75
PHY-3002 : Step(37): len = 884263, overlap = 33.75
PHY-3002 : Step(38): len = 882383, overlap = 33.75
PHY-3002 : Step(39): len = 878865, overlap = 33.75
PHY-3002 : Step(40): len = 874348, overlap = 38.25
PHY-3002 : Step(41): len = 870218, overlap = 33.75
PHY-3002 : Step(42): len = 867774, overlap = 33.75
PHY-3002 : Step(43): len = 826316, overlap = 40.5
PHY-3002 : Step(44): len = 807365, overlap = 36
PHY-3002 : Step(45): len = 802881, overlap = 33.75
PHY-3002 : Step(46): len = 799540, overlap = 31.5
PHY-3002 : Step(47): len = 798331, overlap = 31.5
PHY-3002 : Step(48): len = 795138, overlap = 33.75
PHY-3002 : Step(49): len = 791758, overlap = 31.5
PHY-3002 : Step(50): len = 787389, overlap = 36
PHY-3002 : Step(51): len = 783670, overlap = 31.5
PHY-3002 : Step(52): len = 776928, overlap = 42.75
PHY-3002 : Step(53): len = 775042, overlap = 33.75
PHY-3002 : Step(54): len = 772451, overlap = 33.75
PHY-3002 : Step(55): len = 769716, overlap = 38.25
PHY-3002 : Step(56): len = 766725, overlap = 42.75
PHY-3002 : Step(57): len = 762711, overlap = 38.25
PHY-3002 : Step(58): len = 759708, overlap = 29.25
PHY-3002 : Step(59): len = 758011, overlap = 33.75
PHY-3002 : Step(60): len = 755609, overlap = 33.75
PHY-3002 : Step(61): len = 754150, overlap = 33.75
PHY-3002 : Step(62): len = 752454, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000407997
PHY-3002 : Step(63): len = 752378, overlap = 29.4375
PHY-3002 : Step(64): len = 753147, overlap = 29.4375
PHY-3002 : Step(65): len = 753920, overlap = 33.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011012s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (141.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 926384, over cnt = 1837(5%), over = 5957, worst = 26
PHY-1001 : End global iterations;  0.882691s wall, 1.140625s user + 0.046875s system = 1.187500s CPU (134.5%)

PHY-1001 : Congestion index: top1 = 82.28, top5 = 69.35, top10 = 62.49, top15 = 58.00.
PHY-3001 : End congestion estimation;  1.048946s wall, 1.281250s user + 0.062500s system = 1.343750s CPU (128.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.346310s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.58404e-05
PHY-3002 : Step(66): len = 728046, overlap = 13.1562
PHY-3002 : Step(67): len = 683901, overlap = 21.375
PHY-3002 : Step(68): len = 654235, overlap = 26.6562
PHY-3002 : Step(69): len = 626833, overlap = 32.9688
PHY-3002 : Step(70): len = 595340, overlap = 35.625
PHY-3002 : Step(71): len = 564374, overlap = 44.875
PHY-3002 : Step(72): len = 543443, overlap = 51.875
PHY-3002 : Step(73): len = 523560, overlap = 63.0625
PHY-3002 : Step(74): len = 501394, overlap = 70.9062
PHY-3002 : Step(75): len = 482805, overlap = 77.9688
PHY-3002 : Step(76): len = 466052, overlap = 84.2812
PHY-3002 : Step(77): len = 452771, overlap = 86.1875
PHY-3002 : Step(78): len = 438894, overlap = 91.25
PHY-3002 : Step(79): len = 429913, overlap = 91.0625
PHY-3002 : Step(80): len = 423178, overlap = 91.9375
PHY-3002 : Step(81): len = 416168, overlap = 81.8125
PHY-3002 : Step(82): len = 412252, overlap = 78.0625
PHY-3002 : Step(83): len = 408805, overlap = 72.7812
PHY-3002 : Step(84): len = 405911, overlap = 73.3125
PHY-3002 : Step(85): len = 403195, overlap = 75.25
PHY-3002 : Step(86): len = 400837, overlap = 71.8438
PHY-3002 : Step(87): len = 399379, overlap = 68.9688
PHY-3002 : Step(88): len = 397856, overlap = 69.5625
PHY-3002 : Step(89): len = 396734, overlap = 69.0625
PHY-3002 : Step(90): len = 393752, overlap = 69.7188
PHY-3002 : Step(91): len = 390541, overlap = 70.8438
PHY-3002 : Step(92): len = 386861, overlap = 71.625
PHY-3002 : Step(93): len = 384051, overlap = 71.8438
PHY-3002 : Step(94): len = 381473, overlap = 70.2188
PHY-3002 : Step(95): len = 378847, overlap = 71.3125
PHY-3002 : Step(96): len = 377522, overlap = 71.875
PHY-3002 : Step(97): len = 375227, overlap = 71.5312
PHY-3002 : Step(98): len = 374159, overlap = 72.6562
PHY-3002 : Step(99): len = 371680, overlap = 73.1562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.16807e-05
PHY-3002 : Step(100): len = 374991, overlap = 70
PHY-3002 : Step(101): len = 378612, overlap = 68.8438
PHY-3002 : Step(102): len = 382258, overlap = 66.2188
PHY-3002 : Step(103): len = 388784, overlap = 63.125
PHY-3002 : Step(104): len = 393301, overlap = 59.8438
PHY-3002 : Step(105): len = 398960, overlap = 55.75
PHY-3002 : Step(106): len = 399997, overlap = 54.2188
PHY-3002 : Step(107): len = 401150, overlap = 53.375
PHY-3002 : Step(108): len = 402319, overlap = 51.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143361
PHY-3002 : Step(109): len = 406857, overlap = 44.2812
PHY-3002 : Step(110): len = 417710, overlap = 31.875
PHY-3002 : Step(111): len = 426723, overlap = 22.9688
PHY-3002 : Step(112): len = 433284, overlap = 18.25
PHY-3002 : Step(113): len = 441816, overlap = 10.25
PHY-3002 : Step(114): len = 448923, overlap = 8.03125
PHY-3002 : Step(115): len = 453560, overlap = 7.71875
PHY-3002 : Step(116): len = 456084, overlap = 7.53125
PHY-3002 : Step(117): len = 459804, overlap = 7.15625
PHY-3002 : Step(118): len = 460983, overlap = 9.65625
PHY-3002 : Step(119): len = 460572, overlap = 8.875
PHY-3002 : Step(120): len = 460594, overlap = 9.71875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000286723
PHY-3002 : Step(121): len = 463267, overlap = 7.8125
PHY-3002 : Step(122): len = 471703, overlap = 4.8125
PHY-3002 : Step(123): len = 475299, overlap = 2.84375
PHY-3002 : Step(124): len = 480989, overlap = 1.9375
PHY-3002 : Step(125): len = 489227, overlap = 3.0625
PHY-3002 : Step(126): len = 494006, overlap = 4.03125
PHY-3002 : Step(127): len = 495106, overlap = 4.09375
PHY-3002 : Step(128): len = 496809, overlap = 3.75
PHY-3002 : Step(129): len = 496356, overlap = 3.25
PHY-3002 : Step(130): len = 495561, overlap = 4.40625
PHY-3002 : Step(131): len = 494472, overlap = 6.25
PHY-3002 : Step(132): len = 493577, overlap = 6.46875
PHY-3002 : Step(133): len = 492764, overlap = 8.25
PHY-3002 : Step(134): len = 492103, overlap = 8.625
PHY-3002 : Step(135): len = 491904, overlap = 7.96875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000573446
PHY-3002 : Step(136): len = 497899, overlap = 6.9375
PHY-3002 : Step(137): len = 505482, overlap = 5.625
PHY-3002 : Step(138): len = 508683, overlap = 4.46875
PHY-3002 : Step(139): len = 513343, overlap = 3.5625
PHY-3002 : Step(140): len = 516545, overlap = 3.125
PHY-3002 : Step(141): len = 520035, overlap = 2.8125
PHY-3002 : Step(142): len = 520359, overlap = 2.875
PHY-3002 : Step(143): len = 521066, overlap = 2.8125
PHY-3002 : Step(144): len = 521793, overlap = 3
PHY-3002 : Step(145): len = 522451, overlap = 3
PHY-3002 : Step(146): len = 522672, overlap = 2.84375
PHY-3002 : Step(147): len = 522345, overlap = 2.90625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00114689
PHY-3002 : Step(148): len = 528285, overlap = 2.625
PHY-3002 : Step(149): len = 537101, overlap = 2.4375
PHY-3002 : Step(150): len = 543403, overlap = 2.625
PHY-3002 : Step(151): len = 548094, overlap = 2.9375
PHY-3002 : Step(152): len = 551469, overlap = 2.8125
PHY-3002 : Step(153): len = 553628, overlap = 2.625
PHY-3002 : Step(154): len = 553612, overlap = 2.3125
PHY-3002 : Step(155): len = 551734, overlap = 2.4375
PHY-3002 : Step(156): len = 550996, overlap = 2.5
PHY-3002 : Step(157): len = 550322, overlap = 2.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00229375
PHY-3002 : Step(158): len = 553466, overlap = 2.4375
PHY-3002 : Step(159): len = 558332, overlap = 2.5
PHY-3002 : Step(160): len = 564414, overlap = 1.3125
PHY-3002 : Step(161): len = 566128, overlap = 1.25
PHY-3002 : Step(162): len = 567396, overlap = 1.125
PHY-3002 : Step(163): len = 568213, overlap = 1
PHY-3002 : Step(164): len = 567833, overlap = 1
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00458749
PHY-3002 : Step(165): len = 569742, overlap = 1
PHY-3002 : Step(166): len = 571984, overlap = 1
PHY-3002 : Step(167): len = 572100, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3/7688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 684096, over cnt = 1298(3%), over = 4738, worst = 30
PHY-1001 : End global iterations;  0.689255s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (174.6%)

PHY-1001 : Congestion index: top1 = 63.15, top5 = 50.06, top10 = 43.94, top15 = 39.93.
PHY-3001 : End congestion estimation;  0.855518s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (157.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.333933s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000665591
PHY-3002 : Step(168): len = 568622, overlap = 8.6875
PHY-3002 : Step(169): len = 559311, overlap = 4.59375
PHY-3002 : Step(170): len = 549187, overlap = 5.03125
PHY-3002 : Step(171): len = 539767, overlap = 5.1875
PHY-3002 : Step(172): len = 531764, overlap = 5.84375
PHY-3002 : Step(173): len = 525506, overlap = 8.59375
PHY-3002 : Step(174): len = 521057, overlap = 8.625
PHY-3002 : Step(175): len = 514966, overlap = 13
PHY-3002 : Step(176): len = 508431, overlap = 13.9062
PHY-3002 : Step(177): len = 504536, overlap = 12.7812
PHY-3002 : Step(178): len = 501484, overlap = 11.3125
PHY-3002 : Step(179): len = 498391, overlap = 12.3125
PHY-3002 : Step(180): len = 495882, overlap = 11.2188
PHY-3002 : Step(181): len = 494709, overlap = 13.0625
PHY-3002 : Step(182): len = 493240, overlap = 12.9062
PHY-3002 : Step(183): len = 491489, overlap = 12.8438
PHY-3002 : Step(184): len = 489747, overlap = 9.75
PHY-3002 : Step(185): len = 487821, overlap = 10.8438
PHY-3002 : Step(186): len = 485693, overlap = 10.9375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00133118
PHY-3002 : Step(187): len = 490295, overlap = 9.375
PHY-3002 : Step(188): len = 494372, overlap = 7.4375
PHY-3002 : Step(189): len = 498038, overlap = 8.25
PHY-3002 : Step(190): len = 501976, overlap = 9.6875
PHY-3002 : Step(191): len = 504123, overlap = 8.5625
PHY-3002 : Step(192): len = 504828, overlap = 8.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00266236
PHY-3002 : Step(193): len = 507473, overlap = 7.375
PHY-3002 : Step(194): len = 510970, overlap = 8.21875
PHY-3002 : Step(195): len = 515072, overlap = 7.03125
PHY-3002 : Step(196): len = 519922, overlap = 6.34375
PHY-3002 : Step(197): len = 523900, overlap = 6.84375
PHY-3002 : Step(198): len = 525820, overlap = 6.9375
PHY-3002 : Step(199): len = 529335, overlap = 6.5
PHY-3002 : Step(200): len = 532463, overlap = 6.5625
PHY-3002 : Step(201): len = 533457, overlap = 5.90625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0049026
PHY-3002 : Step(202): len = 534718, overlap = 6.25
PHY-3002 : Step(203): len = 537035, overlap = 5.90625
PHY-3002 : Step(204): len = 539503, overlap = 5.5
PHY-3002 : Step(205): len = 542773, overlap = 5.625
PHY-3002 : Step(206): len = 545726, overlap = 5
PHY-3002 : Step(207): len = 547357, overlap = 5.25
PHY-3002 : Step(208): len = 549192, overlap = 4.875
PHY-3002 : Step(209): len = 551382, overlap = 4.40625
PHY-3002 : Step(210): len = 553947, overlap = 4.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00837289
PHY-3002 : Step(211): len = 554962, overlap = 4.3125
PHY-3002 : Step(212): len = 557210, overlap = 3.8125
PHY-3002 : Step(213): len = 559130, overlap = 3.59375
PHY-3002 : Step(214): len = 561465, overlap = 3.375
PHY-3002 : Step(215): len = 564999, overlap = 3.71875
PHY-3002 : Step(216): len = 566874, overlap = 2.75
PHY-3002 : Step(217): len = 567877, overlap = 3.5625
PHY-3002 : Step(218): len = 568789, overlap = 2.71875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33217, tnet num: 7686, tinst num: 7156, tnode num: 38116, tedge num: 53632.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 87.25 peak overflow 1.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 151/7688.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 691576, over cnt = 1268(3%), over = 4013, worst = 27
PHY-1001 : End global iterations;  0.773213s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (151.6%)

PHY-1001 : Congestion index: top1 = 60.11, top5 = 46.83, top10 = 41.20, top15 = 37.77.
PHY-1001 : End incremental global routing;  0.930261s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (144.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7686 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.330647s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.2%)

OPT-1001 : 7 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 28 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7116 has valid locations, 44 needs to be replaced
PHY-3001 : design contains 7193 instances, 5299 luts, 1676 seqs, 174 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 573326
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7057/7725.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 694384, over cnt = 1265(3%), over = 4023, worst = 27
PHY-1001 : End global iterations;  0.088478s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (141.3%)

PHY-1001 : Congestion index: top1 = 59.96, top5 = 46.99, top10 = 41.29, top15 = 37.84.
PHY-3001 : End congestion estimation;  0.239441s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (110.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 33369, tnet num: 7723, tinst num: 7193, tnode num: 38373, tedge num: 53862.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.938693s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(219): len = 573050, overlap = 0
PHY-3002 : Step(220): len = 572856, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 7088/7725.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 693888, over cnt = 1263(3%), over = 4019, worst = 27
PHY-1001 : End global iterations;  0.074142s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (105.4%)

PHY-1001 : Congestion index: top1 = 60.00, top5 = 46.99, top10 = 41.25, top15 = 37.84.
PHY-3001 : End congestion estimation;  0.218414s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (100.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.342527s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0133452
PHY-3002 : Step(221): len = 572801, overlap = 2.71875
PHY-3002 : Step(222): len = 572795, overlap = 2.71875
PHY-3001 : Final: Len = 572795, Over = 2.71875
PHY-3001 : End incremental placement;  2.010309s wall, 2.218750s user + 0.187500s system = 2.406250s CPU (119.7%)

OPT-1001 : Total overflow 87.44 peak overflow 1.25
OPT-1001 : End high-fanout net optimization;  3.473500s wall, 4.265625s user + 0.187500s system = 4.453125s CPU (128.2%)

OPT-1001 : Current memory(MB): used = 381, reserve = 366, peak = 382.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7097/7725.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 693816, over cnt = 1265(3%), over = 4013, worst = 27
PHY-1002 : len = 707968, over cnt = 718(2%), over = 1875, worst = 20
PHY-1002 : len = 715264, over cnt = 280(0%), over = 703, worst = 20
PHY-1002 : len = 717712, over cnt = 99(0%), over = 262, worst = 18
PHY-1002 : len = 714320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.809334s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (142.9%)

PHY-1001 : Congestion index: top1 = 47.13, top5 = 40.78, top10 = 37.17, top15 = 34.91.
OPT-1001 : End congestion update;  0.955604s wall, 1.250000s user + 0.062500s system = 1.312500s CPU (137.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7723 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.245456s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (95.5%)

OPT-0007 : Start: WNS 17068 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.201806s wall, 1.484375s user + 0.062500s system = 1.546875s CPU (128.7%)

OPT-1001 : Current memory(MB): used = 381, reserve = 366, peak = 382.
OPT-1001 : End physical optimization;  5.359089s wall, 6.406250s user + 0.265625s system = 6.671875s CPU (124.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5299 LUT to BLE ...
SYN-4008 : Packed 5299 LUT and 828 SEQ to BLE.
SYN-4003 : Packing 848 remaining SEQ's ...
SYN-4005 : Packed 796 SEQ with LUT/SLICE
SYN-4006 : 3677 single LUT's are left
SYN-4006 : 52 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5351/5573 primitive instances ...
PHY-3001 : End packing;  0.522918s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (101.6%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3268 instances
RUN-1001 : 1611 mslices, 1611 lslices, 28 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7056 nets
RUN-1001 : 3154 nets have 2 pins
RUN-1001 : 2837 nets have [3 - 5] pins
RUN-1001 : 600 nets have [6 - 10] pins
RUN-1001 : 243 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3266 instances, 3222 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 586810, Over = 18
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3720/7056.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 716488, over cnt = 688(1%), over = 1050, worst = 7
PHY-1002 : len = 718888, over cnt = 398(1%), over = 587, worst = 7
PHY-1002 : len = 723504, over cnt = 70(0%), over = 91, worst = 4
PHY-1002 : len = 724120, over cnt = 29(0%), over = 35, worst = 3
PHY-1002 : len = 724368, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.817340s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (128.1%)

PHY-1001 : Congestion index: top1 = 51.10, top5 = 42.47, top10 = 38.24, top15 = 35.65.
PHY-3001 : End congestion estimation;  1.022902s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (122.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 32577, tnet num: 7054, tinst num: 3266, tnode num: 36870, tedge num: 54492.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7054 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.184697s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (100.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160932
PHY-3002 : Step(223): len = 570024, overlap = 20.25
PHY-3002 : Step(224): len = 560582, overlap = 23.25
PHY-3002 : Step(225): len = 553140, overlap = 25
PHY-3002 : Step(226): len = 546459, overlap = 29
PHY-3002 : Step(227): len = 541006, overlap = 26.75
PHY-3002 : Step(228): len = 534963, overlap = 28
PHY-3002 : Step(229): len = 529251, overlap = 31.5
PHY-3002 : Step(230): len = 525404, overlap = 36.75
PHY-3002 : Step(231): len = 520653, overlap = 37.25
PHY-3002 : Step(232): len = 517575, overlap = 40
PHY-3002 : Step(233): len = 514884, overlap = 40.5
PHY-3002 : Step(234): len = 512177, overlap = 42.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000321863
PHY-3002 : Step(235): len = 525249, overlap = 27.5
PHY-3002 : Step(236): len = 530965, overlap = 24.75
PHY-3002 : Step(237): len = 534987, overlap = 20
PHY-3002 : Step(238): len = 537607, overlap = 21
PHY-3002 : Step(239): len = 539904, overlap = 20.75
PHY-3002 : Step(240): len = 541778, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000617864
PHY-3002 : Step(241): len = 551209, overlap = 15.5
PHY-3002 : Step(242): len = 554646, overlap = 14.25
PHY-3002 : Step(243): len = 560602, overlap = 15
PHY-3002 : Step(244): len = 568072, overlap = 13.25
PHY-3002 : Step(245): len = 570926, overlap = 13.5
PHY-3002 : Step(246): len = 571872, overlap = 12.25
PHY-3002 : Step(247): len = 573138, overlap = 12
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00117299
PHY-3002 : Step(248): len = 578955, overlap = 11.75
PHY-3002 : Step(249): len = 581190, overlap = 12.25
PHY-3002 : Step(250): len = 583736, overlap = 12
PHY-3002 : Step(251): len = 587491, overlap = 11
PHY-3002 : Step(252): len = 591121, overlap = 10.25
PHY-3002 : Step(253): len = 591815, overlap = 9.5
PHY-3002 : Step(254): len = 592413, overlap = 9.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00228351
PHY-3002 : Step(255): len = 595769, overlap = 9.25
PHY-3002 : Step(256): len = 597619, overlap = 8
PHY-3002 : Step(257): len = 599116, overlap = 7.75
PHY-3002 : Step(258): len = 602673, overlap = 7.25
PHY-3002 : Step(259): len = 604112, overlap = 5.5
PHY-3002 : Step(260): len = 604418, overlap = 6
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  1.598112s wall, 1.890625s user + 2.640625s system = 4.531250s CPU (283.5%)

PHY-3001 : Trial Legalized: Len = 613913
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 159/7056.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 730024, over cnt = 790(2%), over = 1322, worst = 6
PHY-1002 : len = 734488, over cnt = 409(1%), over = 593, worst = 6
PHY-1002 : len = 738016, over cnt = 128(0%), over = 183, worst = 5
PHY-1002 : len = 738760, over cnt = 65(0%), over = 92, worst = 5
PHY-1002 : len = 739432, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.227286s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (150.2%)

PHY-1001 : Congestion index: top1 = 53.47, top5 = 46.24, top10 = 42.13, top15 = 39.26.
PHY-3001 : End congestion estimation;  1.452552s wall, 2.031250s user + 0.031250s system = 2.062500s CPU (142.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7054 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.370314s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (101.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000324264
PHY-3002 : Step(261): len = 596958, overlap = 5
PHY-3002 : Step(262): len = 587765, overlap = 6.25
PHY-3002 : Step(263): len = 578671, overlap = 11.5
PHY-3002 : Step(264): len = 571648, overlap = 11
PHY-3002 : Step(265): len = 568572, overlap = 12
PHY-3002 : Step(266): len = 564915, overlap = 15.25
PHY-3002 : Step(267): len = 562799, overlap = 15.5
PHY-3002 : Step(268): len = 561140, overlap = 18.25
PHY-3002 : Step(269): len = 559514, overlap = 19
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018793s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (166.3%)

PHY-3001 : Legalized: Len = 565511, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.023104s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.3%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 1, maxDist = 1.
PHY-3001 : Final: Len = 565523, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 32577, tnet num: 7054, tinst num: 3266, tnode num: 36870, tedge num: 54492.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 502/7056.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 674800, over cnt = 827(2%), over = 1299, worst = 9
PHY-1002 : len = 680328, over cnt = 386(1%), over = 516, worst = 9
PHY-1002 : len = 683960, over cnt = 118(0%), over = 156, worst = 4
PHY-1002 : len = 685448, over cnt = 48(0%), over = 62, worst = 3
PHY-1002 : len = 686088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.202156s wall, 1.796875s user + 0.046875s system = 1.843750s CPU (153.4%)

PHY-1001 : Congestion index: top1 = 52.61, top5 = 44.77, top10 = 40.36, top15 = 37.58.
PHY-1001 : End incremental global routing;  1.375981s wall, 1.968750s user + 0.046875s system = 2.015625s CPU (146.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7054 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.360242s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (99.8%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 28 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3232 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3269 instances, 3225 slices, 19 macros(174 instances: 115 mslices 59 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 566505
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6655/7058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 687240, over cnt = 11(0%), over = 17, worst = 4
PHY-1002 : len = 687272, over cnt = 6(0%), over = 9, worst = 3
PHY-1002 : len = 687320, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.211426s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.1%)

PHY-1001 : Congestion index: top1 = 52.72, top5 = 44.86, top10 = 40.42, top15 = 37.63.
PHY-3001 : End congestion estimation;  0.388818s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 32609, tnet num: 7056, tinst num: 3269, tnode num: 36910, tedge num: 54535.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.222946s wall, 1.218750s user + 0.000000s system = 1.218750s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(270): len = 566049, overlap = 0
PHY-3002 : Step(271): len = 566014, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 6648/7058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 686712, over cnt = 11(0%), over = 16, worst = 3
PHY-1002 : len = 686792, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 686816, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.210638s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (103.9%)

PHY-1001 : Congestion index: top1 = 52.72, top5 = 44.79, top10 = 40.37, top15 = 37.60.
PHY-3001 : End congestion estimation;  0.382740s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.340929s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000160538
PHY-3002 : Step(272): len = 566045, overlap = 0.25
PHY-3002 : Step(273): len = 566008, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006319s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (247.3%)

PHY-3001 : Legalized: Len = 565997, Over = 0
PHY-3001 : End spreading;  0.019124s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.7%)

PHY-3001 : Final: Len = 565997, Over = 0
PHY-3001 : End incremental placement;  2.571808s wall, 2.578125s user + 0.062500s system = 2.640625s CPU (102.7%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.539477s wall, 5.140625s user + 0.109375s system = 5.250000s CPU (115.7%)

OPT-1001 : Current memory(MB): used = 408, reserve = 394, peak = 410.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6648/7058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 686848, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 686896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131213s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (95.3%)

PHY-1001 : Congestion index: top1 = 52.52, top5 = 44.70, top10 = 40.35, top15 = 37.59.
OPT-1001 : End congestion update;  0.304902s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (102.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.294778s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.7%)

OPT-0007 : Start: WNS 18263 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.600342s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (101.5%)

OPT-1001 : Current memory(MB): used = 408, reserve = 394, peak = 410.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.344936s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (99.7%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6657/7058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 686896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.068437s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (91.3%)

PHY-1001 : Congestion index: top1 = 52.52, top5 = 44.70, top10 = 40.35, top15 = 37.59.
PHY-1001 : End incremental global routing;  0.256504s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (97.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.379728s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (102.9%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6657/7058.
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 686896, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.064464s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (97.0%)

PHY-1001 : Congestion index: top1 = 52.52, top5 = 44.70, top10 = 40.35, top15 = 37.59.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.287953s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 18263 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 52.103448
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 18263ps with logic level 35 
RUN-1001 :       #2 path slack 18263ps with logic level 35 
RUN-1001 :       #3 path slack 18313ps with logic level 35 
RUN-1001 :       #4 path slack 18313ps with logic level 35 
RUN-1001 :       #5 path slack 18313ps with logic level 35 
RUN-1001 :       #6 path slack 18313ps with logic level 35 
RUN-1001 :       #7 path slack 18313ps with logic level 35 
RUN-1001 :       #8 path slack 18313ps with logic level 35 
RUN-1001 :       #9 path slack 18313ps with logic level 35 
RUN-1001 :       #10 path slack 18313ps with logic level 35 
OPT-1001 : End physical optimization;  7.599474s wall, 8.171875s user + 0.156250s system = 8.328125s CPU (109.6%)

RUN-1003 : finish command "place" in  32.076283s wall, 59.843750s user + 10.625000s system = 70.468750s CPU (219.7%)

RUN-1004 : used memory is 344 MB, reserved memory is 327 MB, peak memory is 410 MB
RUN-1002 : start command "export_db CortexM0_SoC_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 12 thread(s)
RUN-1001 : There are total 3271 instances
RUN-1001 : 1611 mslices, 1614 lslices, 28 pads, 8 brams, 3 dsps
RUN-1001 : There are total 7058 nets
RUN-1001 : 3149 nets have 2 pins
RUN-1001 : 2842 nets have [3 - 5] pins
RUN-1001 : 600 nets have [6 - 10] pins
RUN-1001 : 245 nets have [11 - 20] pins
RUN-1001 : 219 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 32609, tnet num: 7056, tinst num: 3269, tnode num: 36910, tedge num: 54535.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1611 mslices, 1614 lslices, 28 pads, 8 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 12 thread ...
PHY-1002 : len = 672432, over cnt = 845(2%), over = 1335, worst = 9
PHY-1002 : len = 677088, over cnt = 424(1%), over = 596, worst = 9
PHY-1002 : len = 682296, over cnt = 121(0%), over = 160, worst = 9
PHY-1002 : len = 683856, over cnt = 17(0%), over = 21, worst = 2
PHY-1002 : len = 683960, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.008053s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (151.9%)

PHY-1001 : Congestion index: top1 = 52.65, top5 = 44.98, top10 = 40.44, top15 = 37.53.
PHY-1001 : End global routing;  1.191629s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (144.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 405, reserve = 394, peak = 410.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net System_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net LED_Interface/light_clk_syn_4 will be merged with clock LED_Interface/light_clk
PHY-1001 : clock net PLL_inst/clk0_out will be merged with clock PLL_inst/clk0_buf
PHY-1001 : net u_logic/SCLK will be routed on clock mesh
PHY-1001 : Current memory(MB): used = 660, reserve = 649, peak = 660.
PHY-1001 : End build detailed router design. 4.359201s wall, 4.296875s user + 0.062500s system = 4.359375s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 79240, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.004710s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (101.1%)

PHY-1001 : Current memory(MB): used = 694, reserve = 684, peak = 694.
PHY-1001 : End phase 1; 1.010739s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (100.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 25% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Patch 3650 net; 29.387147s wall, 29.343750s user + 0.015625s system = 29.359375s CPU (99.9%)

PHY-1022 : len = 1.3605e+06, over cnt = 615(0%), over = 617, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 702, reserve = 691, peak = 702.
PHY-1001 : End initial routed; 47.419147s wall, 59.359375s user + 0.171875s system = 59.531250s CPU (125.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6873(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   5.556   |   0.000   |   0   
RUN-1001 :   Hold   |   0.181   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.418583s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 706, reserve = 696, peak = 706.
PHY-1001 : End phase 2; 48.837811s wall, 60.765625s user + 0.187500s system = 60.953125s CPU (124.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.3605e+06, over cnt = 615(0%), over = 617, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.078406s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.6%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.3481e+06, over cnt = 189(0%), over = 189, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.181054s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (121.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.34558e+06, over cnt = 22(0%), over = 22, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.591815s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (116.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.34568e+06, over cnt = 10(0%), over = 10, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.097286s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.4%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.34566e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.107969s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6873(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   5.556   |   0.000   |   0   
RUN-1001 :   Hold   |   0.181   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.385952s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 226 feed throughs used by 139 nets
PHY-1001 : End commit to database; 1.373508s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (100.1%)

PHY-1001 : Current memory(MB): used = 757, reserve = 749, peak = 757.
PHY-1001 : End phase 3; 5.087478s wall, 5.453125s user + 0.015625s system = 5.468750s CPU (107.5%)

PHY-1003 : Routed, final wirelength = 1.34566e+06
PHY-1001 : Current memory(MB): used = 760, reserve = 751, peak = 760.
PHY-1001 : End export database. 0.032332s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (145.0%)

PHY-1001 : End detail routing;  59.630280s wall, 71.859375s user + 0.265625s system = 72.125000s CPU (121.0%)

RUN-1003 : finish command "route" in  62.026115s wall, 74.750000s user + 0.296875s system = 75.046875s CPU (121.0%)

RUN-1004 : used memory is 719 MB, reserved memory is 708 MB, peak memory is 760 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SoC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        28
  #input                   15
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6007   out of  19600   30.65%
#reg                     1678   out of  19600    8.56%
#le                      6059
  #lut only              4381   out of   6059   72.31%
  #reg only                52   out of   6059    0.86%
  #lut&reg               1626   out of   6059   26.84%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       28   out of    188   14.89%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                       Fanout
#1        u_logic/SCLK               GCLK               pll                PLL_inst/pll_inst.clkc1      1239
#2        SWCLK_dup_1                GCLK               io                 SWCLK_syn_2.di               80
#3        LED_Interface/light_clk    GCLK               lslice             u_logic/J4xhu6_syn_823.q0    16
#4        System_clk_dup_1           GeneralRouting     io                 System_clk_syn_2.di          1
#5        PLL_inst/clk0_buf          GCLK               pll                PLL_inst/pll_inst.clkc0      0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS25          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS25          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS25          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS25          N/A          PULLUP      NONE    
     RSTn         INPUT         J4        LVCMOS25          N/A          PULLUP      NONE    
    SWCLK         INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS25          N/A          PULLUP      NONE    
    key[7]        INPUT        A14        LVCMOS25          N/A          PULLUP      NONE    
    key[6]        INPUT        A13        LVCMOS25          N/A          PULLUP      NONE    
    key[5]        INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    key[4]        INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    key[3]        INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    key[2]        INPUT        B10        LVCMOS25          N/A          PULLUP      NONE    
    key[1]        INPUT        A10        LVCMOS25          N/A          PULLUP      NONE    
    key[0]        INPUT         A9        LVCMOS25          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS25           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS25           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS25           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS25           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS25           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS25           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS25           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS25           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS25           8            NONE       NONE    
    Row[2]       OUTPUT         F9        LVCMOS25           8            NONE       NONE    
    Row[1]       OUTPUT        C10        LVCMOS25           8            NONE       NONE    
    Row[0]       OUTPUT        E10        LVCMOS25           8            NONE       NONE    
    SWDIO         INOUT         R2        LVCMOS25           8           PULLUP      NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------+
|Instance               |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------+
|top                    |CortexM0_SoC         |6059   |5833    |174     |1678    |8       |3       |
|  Interconncet         |AHBlite_Interconnect |6      |6       |0       |5       |0       |0       |
|    SlaveMUX           |AHBlite_SlaveMUX     |6      |6       |0       |5       |0       |0       |
|  LED_Interface        |AHBlite_LED          |94     |78      |9       |54      |0       |0       |
|  Matrix_Key_Interface |AHBlite_Matrix_Key   |10     |10      |0       |6       |0       |0       |
|  PLL_inst             |PLL                  |0      |0       |0       |0       |0       |0       |
|  RAMCODE_Interface    |AHBlite_Block_RAM    |20     |18      |0       |19      |0       |0       |
|  RAMDATA_Interface    |AHBlite_Block_RAM    |34     |34      |0       |11      |0       |0       |
|  RAM_CODE             |Block_RAM            |5      |5       |0       |0       |4       |0       |
|  RAM_DATA             |Block_RAM            |3      |3       |0       |0       |4       |0       |
|  Timer_Interface      |AHBlite_Timer        |82     |62      |18      |43      |0       |0       |
|  kb                   |Keyboard             |375    |287     |88      |143     |0       |0       |
|  u_logic              |cortexm0ds_logic     |5412   |5314    |59      |1392    |0       |3       |
+--------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3119  
    #2          2       1913  
    #3          3       478   
    #4          4       451   
    #5        5-10      639   
    #6        11-50     408   
    #7       51-100      14   
    #8       101-500     1    
  Average     3.44            

RUN-1002 : start command "export_db CortexM0_SoC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db CortexM0_SoC_pr.db" in  1.128993s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (159.2%)

RUN-1004 : used memory is 720 MB, reserved memory is 710 MB, peak memory is 773 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 32609, tnet num: 7056, tinst num: 3269, tnode num: 36910, tedge num: 54535.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file CortexM0_SoC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7056 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 5 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 5. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		LED_Interface/light_clk_syn_4
		SWCLK_syn_4
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SoC_phy.timing, timing summary in CortexM0_SoC_phy.tsm.
RUN-1002 : start command "export_bid CortexM0_SoC_inst.bid"
RUN-1002 : start command "bitgen -bit CortexM0_SoC.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 12 threads.
BIT-1002 : Init instances completely, inst num: 3269
BIT-1002 : Init pips with 12 threads.
BIT-1002 : Init pips completely, net num: 7058, pip num: 87634
BIT-1002 : Init feedthrough with 12 threads.
BIT-1002 : Init feedthrough completely, num: 226
BIT-1003 : Multithreading accelaration with 12 threads.
BIT-1003 : Generate bitstream completely, there are 2907 valid insts, and 235290 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101110000000000000000000
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file CortexM0_SoC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SoC.bit" in  9.362364s wall, 89.765625s user + 0.312500s system = 90.078125s CPU (962.1%)

RUN-1004 : used memory is 762 MB, reserved memory is 760 MB, peak memory is 918 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240509_165448.log"
