TimeQuest Timing Analyzer report for lcd_test
Mon Nov 27 22:25:02 2017
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Hold: 'clk'
 31. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Slow 1200mV 0C Model Metastability Report
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clk'
 42. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Hold: 'clk'
 44. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 46. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Fast 1200mV 0C Model Metastability Report
 50. Multicorner Timing Analysis Summary
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; lcd_test                                                           ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE6F17C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                               ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+
; clk                                              ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                    ; { clk }                                              ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 111.111 ; 9.0 MHz   ; 0.000 ; 55.555 ; 50.00      ; 50        ; 9           ;       ;        ;           ;            ; false    ; clk    ; inst|altpll_component|auto_generated|pll1|inclk[0] ; { inst|altpll_component|auto_generated|pll1|clk[0] } ;
+--------------------------------------------------+-----------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                               ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 205.09 MHz ; 205.09 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 275.25 MHz ; 238.04 MHz      ; clk                                              ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; -0.162  ; -0.250        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 106.235 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
; clk                                              ; 0.740 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.663  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.275 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.162 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.866      ;
; -0.088 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.511      ; 4.790      ;
; -0.017 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.511      ; 4.719      ;
; -0.009 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.713      ;
; 0.027  ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.677      ;
; 0.027  ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.511      ; 4.675      ;
; 0.044  ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.511      ; 4.658      ;
; 0.054  ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.650      ;
; 0.137  ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.511      ; 4.565      ;
; 0.192  ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.512      ;
; 0.204  ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.513      ; 4.500      ;
; 0.232  ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.511      ; 4.470      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
; 16.367 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ; clk                                              ; clk         ; 20.000       ; -0.121     ; 3.428      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 106.235 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.798      ;
; 106.236 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.797      ;
; 106.244 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.789      ;
; 106.244 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.789      ;
; 106.245 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.788      ;
; 106.245 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.788      ;
; 106.252 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.781      ;
; 106.265 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.768      ;
; 106.266 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.767      ;
; 106.268 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.765      ;
; 106.274 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.759      ;
; 106.339 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.694      ;
; 106.339 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.694      ;
; 106.339 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.694      ;
; 106.339 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.694      ;
; 106.339 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.694      ;
; 106.339 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.694      ;
; 106.369 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.664      ;
; 106.369 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.664      ;
; 106.369 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.664      ;
; 106.369 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.664      ;
; 106.369 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.664      ;
; 106.369 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.664      ;
; 106.390 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.643      ;
; 106.390 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.643      ;
; 106.390 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.643      ;
; 106.390 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.643      ;
; 106.390 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.643      ;
; 106.390 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.643      ;
; 106.440 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.593      ;
; 106.441 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.592      ;
; 106.454 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.579      ;
; 106.454 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.579      ;
; 106.454 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.579      ;
; 106.454 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.579      ;
; 106.454 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.579      ;
; 106.454 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.579      ;
; 106.456 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.577      ;
; 106.456 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.577      ;
; 106.456 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.577      ;
; 106.456 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.577      ;
; 106.456 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.577      ;
; 106.456 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.577      ;
; 106.460 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.573      ;
; 106.461 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.572      ;
; 106.462 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.571      ;
; 106.462 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.571      ;
; 106.470 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.563      ;
; 106.471 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.562      ;
; 106.471 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.562      ;
; 106.473 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.560      ;
; 106.479 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.554      ;
; 106.502 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.530      ;
; 106.503 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.529      ;
; 106.507 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.526      ;
; 106.508 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.525      ;
; 106.509 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.523      ;
; 106.509 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.523      ;
; 106.509 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.523      ;
; 106.509 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.523      ;
; 106.509 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.523      ;
; 106.509 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.523      ;
; 106.517 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.515      ;
; 106.517 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.515      ;
; 106.518 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.514      ;
; 106.518 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.514      ;
; 106.522 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.510      ;
; 106.523 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.509      ;
; 106.524 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.508      ;
; 106.524 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.508      ;
; 106.525 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.507      ;
; 106.527 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.506      ;
; 106.528 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.505      ;
; 106.529 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.504      ;
; 106.529 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.504      ;
; 106.530 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.502      ;
; 106.530 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.502      ;
; 106.530 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.502      ;
; 106.530 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.502      ;
; 106.530 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.502      ;
; 106.530 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.502      ;
; 106.532 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.500      ;
; 106.533 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.499      ;
; 106.533 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.499      ;
; 106.535 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.497      ;
; 106.537 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.496      ;
; 106.538 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.495      ;
; 106.538 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.495      ;
; 106.540 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.493      ;
; 106.541 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.491      ;
; 106.543 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.489      ;
; 106.544 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.488      ;
; 106.545 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.487      ;
; 106.546 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.486      ;
; 106.546 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.486      ;
; 106.546 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.487      ;
; 106.550 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.080     ; 4.482      ;
; 106.582 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.451      ;
; 106.582 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.451      ;
; 106.582 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.079     ; 4.451      ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                       ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.453 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.720 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.012      ;
; 0.735 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.735 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.027      ;
; 0.738 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.766 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.058      ;
; 0.786 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.078      ;
; 0.788 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.080      ;
; 0.942 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.234      ;
; 0.947 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.241      ;
; 0.957 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.251      ;
; 0.958 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.958 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.251      ;
; 0.962 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.254      ;
; 0.966 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.260      ;
; 0.978 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.271      ;
; 0.981 ; sync_module:inst1|count_h[5]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.274      ;
; 0.985 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.279      ;
; 1.005 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.297      ;
; 1.025 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.319      ;
; 1.029 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.322      ;
; 1.062 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.354      ;
; 1.071 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.363      ;
; 1.088 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.380      ;
; 1.127 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.136 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.428      ;
; 1.141 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.433      ;
; 1.142 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.434      ;
; 1.144 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.436      ;
; 1.149 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.441      ;
; 1.153 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.445      ;
; 1.223 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.223 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.515      ;
; 1.243 ; sync_module:inst1|count_v[5]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.537      ;
; 1.258 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.551      ;
; 1.273 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.565      ;
; 1.275 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.567      ;
; 1.276 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.568      ;
; 1.280 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.572      ;
; 1.281 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.573      ;
; 1.282 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.574      ;
; 1.284 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.576      ;
; 1.289 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.581      ;
; 1.290 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.582      ;
; 1.299 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.592      ;
; 1.300 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.593      ;
; 1.302 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.596      ;
; 1.309 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.601      ;
; 1.309 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.603      ;
; 1.310 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.602      ;
; 1.311 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.604      ;
; 1.313 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.605      ;
; 1.313 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.605      ;
; 1.330 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.623      ;
; 1.332 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.624      ;
; 1.332 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.625      ;
; 1.334 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.628      ;
; 1.380 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.385 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.678      ;
; 1.388 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.412 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.704      ;
; 1.415 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.707      ;
; 1.418 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.711      ;
; 1.420 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.712      ;
; 1.421 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.713      ;
; 1.422 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.714      ;
; 1.424 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.716      ;
; 1.429 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.721      ;
; 1.429 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.721      ;
; 1.430 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.722      ;
; 1.433 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.725      ;
; 1.435 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.727      ;
; 1.439 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.732      ;
; 1.440 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.733      ;
; 1.442 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.735      ;
; 1.451 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.744      ;
; 1.453 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.745      ;
; 1.472 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.764      ;
; 1.472 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.765      ;
; 1.474 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.768      ;
; 1.498 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.790      ;
; 1.558 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.851      ;
; 1.561 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.853      ;
; 1.564 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.856      ;
; 1.569 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.861      ;
; 1.570 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.862      ;
; 1.578 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.871      ;
; 1.580 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.873      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.740 ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.030      ; 4.095      ;
; 0.762 ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.119      ;
; 0.817 ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.174      ;
; 0.826 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.183      ;
; 0.830 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.030      ; 4.185      ;
; 0.864 ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.030      ; 4.219      ;
; 0.891 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.030      ; 4.246      ;
; 0.905 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.030      ; 4.260      ;
; 0.919 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.276      ;
; 0.942 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.299      ;
; 0.944 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.032      ; 4.301      ;
; 0.967 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 3.030      ; 4.322      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
; 3.058 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ; clk                                              ; clk         ; 0.000        ; 0.032      ; 3.301      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; 9.663 ; 9.898        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ;
; 9.664 ; 9.899        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ;
; 9.665 ; 9.900        ; 0.235          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ;
; 9.845 ; 10.080       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ;
; 9.846 ; 10.081       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ;
; 9.846 ; 10.081       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ;
; 9.846 ; 10.081       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ;
; 9.846 ; 10.081       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ;
; 9.846 ; 10.081       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ;
; 9.846 ; 10.081       ; 0.235          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.275 ; 55.495       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.276 ; 55.496       ; 0.220          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.425 ; 55.613       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.426 ; 55.614       ; 0.188          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.522 ; 55.522       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk                                                  ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|isReady|clk                                                      ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[0]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[1]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[2]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[3]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[4]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[5]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[0]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[1]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[2]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[3]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[4]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[5]|clk                                                         ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk                                                   ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk                                                  ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk                                                   ;
; 55.545 ; 55.545       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 14.625 ; 14.438 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 14.563 ; 14.386 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 14.625 ; 14.438 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 14.952 ; 14.785 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 14.952 ; 14.785 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 14.926 ; 14.756 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 14.944 ; 14.776 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 14.944 ; 14.776 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 14.640 ; 14.515 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 12.575 ; 12.388 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 12.513 ; 12.336 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 12.575 ; 12.388 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.273  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 6.320  ; 6.118  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 12.902 ; 12.735 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 12.902 ; 12.735 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 12.876 ; 12.706 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 8.240  ; 8.037  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 12.894 ; 12.726 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 12.894 ; 12.726 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 12.590 ; 12.465 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 9.492  ; 9.336  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 3.165  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                            ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 10.991 ; 10.650 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 10.991 ; 10.650 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 11.051 ; 10.699 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 11.339 ; 11.005 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 11.365 ; 11.033 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 11.339 ; 11.005 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 11.065 ; 10.773 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 11.357 ; 11.024 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 11.065 ; 10.773 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 5.932  ; 5.753  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 5.932  ; 5.753  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 5.992  ; 5.802  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 2.775  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 5.688  ; 5.492  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 6.280  ; 6.108  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 6.306  ; 6.136  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 6.280  ; 6.108  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 5.811  ; 5.592  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 6.006  ; 5.876  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 6.298  ; 6.127  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 6.006  ; 5.876  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 7.501  ; 7.456  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.670  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note                                           ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
; 220.9 MHz  ; 220.9 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 302.76 MHz ; 238.04 MHz      ; clk                                              ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+--------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; -0.319  ; -0.563        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 106.584 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; clk                                              ; 0.745 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.671  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.273 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; -0.319 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.189      ; 4.690      ;
; -0.244 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.186      ; 4.612      ;
; -0.183 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.186      ; 4.551      ;
; -0.180 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.189      ; 4.551      ;
; -0.121 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.189      ; 4.492      ;
; -0.105 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.186      ; 4.473      ;
; -0.087 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.186      ; 4.455      ;
; -0.057 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.189      ; 4.428      ;
; -0.049 ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.186      ; 4.417      ;
; 0.008  ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.189      ; 4.363      ;
; 0.028  ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.189      ; 4.343      ;
; 0.057  ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 2.186      ; 4.311      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
; 16.697 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ; clk                                              ; clk         ; 20.000       ; -0.108     ; 3.119      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 106.584 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.458      ;
; 106.584 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.458      ;
; 106.585 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.457      ;
; 106.586 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.456      ;
; 106.593 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.449      ;
; 106.598 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.445      ;
; 106.599 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.444      ;
; 106.601 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.442      ;
; 106.602 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.441      ;
; 106.602 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.441      ;
; 106.608 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.435      ;
; 106.756 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.286      ;
; 106.756 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.286      ;
; 106.756 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.286      ;
; 106.756 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.286      ;
; 106.756 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.286      ;
; 106.756 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.286      ;
; 106.783 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.259      ;
; 106.783 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.259      ;
; 106.783 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.259      ;
; 106.783 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.259      ;
; 106.783 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.259      ;
; 106.783 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.259      ;
; 106.792 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.250      ;
; 106.792 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.250      ;
; 106.793 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.249      ;
; 106.794 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.246      ;
; 106.794 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.246      ;
; 106.794 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.248      ;
; 106.795 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.245      ;
; 106.796 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.244      ;
; 106.801 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.241      ;
; 106.803 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.239      ;
; 106.803 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.239      ;
; 106.803 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.239      ;
; 106.803 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.239      ;
; 106.803 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.239      ;
; 106.803 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.239      ;
; 106.803 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.237      ;
; 106.806 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.237      ;
; 106.807 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.236      ;
; 106.808 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.233      ;
; 106.809 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.232      ;
; 106.809 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.234      ;
; 106.810 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.233      ;
; 106.810 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.233      ;
; 106.811 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.230      ;
; 106.812 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.229      ;
; 106.812 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.229      ;
; 106.816 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.227      ;
; 106.818 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.223      ;
; 106.830 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.210      ;
; 106.830 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.210      ;
; 106.831 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.209      ;
; 106.832 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.208      ;
; 106.839 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.073     ; 4.201      ;
; 106.844 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.197      ;
; 106.845 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.197      ;
; 106.845 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.197      ;
; 106.845 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.197      ;
; 106.845 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.197      ;
; 106.845 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.197      ;
; 106.845 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.197      ;
; 106.845 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.196      ;
; 106.847 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.194      ;
; 106.848 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.193      ;
; 106.848 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.193      ;
; 106.854 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.072     ; 4.187      ;
; 106.858 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.184      ;
; 106.858 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.184      ;
; 106.859 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.183      ;
; 106.860 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.182      ;
; 106.867 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.175      ;
; 106.872 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.171      ;
; 106.873 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.170      ;
; 106.875 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.168      ;
; 106.876 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.167      ;
; 106.876 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.167      ;
; 106.882 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.070     ; 4.161      ;
; 106.887 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.155      ;
; 106.887 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.155      ;
; 106.887 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.155      ;
; 106.887 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.155      ;
; 106.887 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.155      ;
; 106.887 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.155      ;
; 106.896 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.146      ;
; 106.896 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.146      ;
; 106.896 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.146      ;
; 106.896 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.146      ;
; 106.896 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.146      ;
; 106.896 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.146      ;
; 106.933 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.109      ;
; 106.933 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.109      ;
; 106.933 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.109      ;
; 106.933 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.109      ;
; 106.933 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.109      ;
; 106.933 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.109      ;
; 106.940 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.102      ;
; 106.940 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.102      ;
; 106.940 ; sync_module:inst1|count_v[6] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.071     ; 4.102      ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.652 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.919      ;
; 0.696 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.712 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.728 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.995      ;
; 0.731 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.849 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.118      ;
; 0.858 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.127      ;
; 0.859 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.126      ;
; 0.867 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.135      ;
; 0.869 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.138      ;
; 0.872 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.139      ;
; 0.878 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.147      ;
; 0.882 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.151      ;
; 0.883 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.151      ;
; 0.886 ; sync_module:inst1|count_h[5]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.155      ;
; 0.910 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.178      ;
; 0.912 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.181      ;
; 0.930 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.197      ;
; 0.962 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.228      ;
; 0.971 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.238      ;
; 0.996 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.263      ;
; 1.030 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.046 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.050 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.317      ;
; 1.053 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.055 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.322      ;
; 1.063 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.330      ;
; 1.065 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.332      ;
; 1.104 ; sync_module:inst1|count_v[5]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.373      ;
; 1.119 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.388      ;
; 1.127 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.142 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.409      ;
; 1.150 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.417      ;
; 1.158 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.427      ;
; 1.160 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.160 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.160 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.429      ;
; 1.168 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.435      ;
; 1.172 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.440      ;
; 1.172 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.175 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
; 1.176 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.443      ;
; 1.177 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.444      ;
; 1.182 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.449      ;
; 1.185 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.452      ;
; 1.188 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.455      ;
; 1.188 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.455      ;
; 1.192 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.459      ;
; 1.192 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.460      ;
; 1.219 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.487      ;
; 1.224 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.493      ;
; 1.242 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.511      ;
; 1.242 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.510      ;
; 1.244 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.511      ;
; 1.248 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.517      ;
; 1.269 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.538      ;
; 1.272 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.541      ;
; 1.280 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.549      ;
; 1.280 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.547      ;
; 1.282 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.282 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.549      ;
; 1.282 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.551      ;
; 1.287 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.556      ;
; 1.295 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.563      ;
; 1.297 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.564      ;
; 1.298 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.565      ;
; 1.299 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.566      ;
; 1.300 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.567      ;
; 1.300 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.567      ;
; 1.304 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.571      ;
; 1.304 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.571      ;
; 1.307 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.574      ;
; 1.314 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.582      ;
; 1.337 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.604      ;
; 1.346 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.615      ;
; 1.366 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.633      ;
; 1.370 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.639      ;
; 1.388 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.655      ;
; 1.391 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.660      ;
; 1.402 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.669      ;
; 1.404 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.673      ;
; 1.408 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.677      ;
; 1.419 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.686      ;
; 1.426 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.693      ;
; 1.429 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.696      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.745 ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.641      ; 3.687      ;
; 0.761 ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.644      ; 3.706      ;
; 0.808 ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.644      ; 3.753      ;
; 0.823 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.644      ; 3.768      ;
; 0.833 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.641      ; 3.775      ;
; 0.854 ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.641      ; 3.796      ;
; 0.879 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.641      ; 3.821      ;
; 0.904 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.641      ; 3.846      ;
; 0.915 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.644      ; 3.860      ;
; 0.917 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.644      ; 3.862      ;
; 0.945 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.644      ; 3.890      ;
; 0.968 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 2.641      ; 3.910      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
; 2.785 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ; clk                                              ; clk         ; 0.000        ; 0.028      ; 3.003      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.671 ; 9.901        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ;
; 9.678 ; 9.908        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ;
; 9.852 ; 10.082       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ;
+-------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.273 ; 55.489       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.274 ; 55.490       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10]                                          ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]                                           ;
; 55.433 ; 55.617       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady                                              ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 55.520 ; 55.520       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk                                                   ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[0]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[1]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[2]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[3]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[4]|clk                                                         ;
; 55.543 ; 55.543       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[5]|clk                                                         ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk                                                  ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk                                                  ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[2]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[3]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[4]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[8]|clk                                                   ;
; 55.544 ; 55.544       ; 0.000          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[9]|clk                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 13.620 ; 13.316 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 13.558 ; 13.265 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 13.620 ; 13.316 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 13.940 ; 13.626 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 13.940 ; 13.626 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 13.916 ; 13.599 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 13.935 ; 13.619 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 13.935 ; 13.619 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 13.640 ; 13.379 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 11.878 ; 11.574 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 11.816 ; 11.523 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 11.878 ; 11.574 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.047  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 5.948  ; 5.579  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 12.198 ; 11.884 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 12.198 ; 11.884 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 12.174 ; 11.857 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 7.667  ; 7.398  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 12.193 ; 11.877 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 12.193 ; 11.877 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 11.898 ; 11.637 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 8.861  ; 8.394  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.918  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+-----------+------------+--------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 9.979  ; 9.546 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 9.979  ; 9.546 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 10.039 ; 9.596 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 10.323 ; 9.866 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 10.346 ; 9.892 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 10.323 ; 9.866 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 10.058 ; 9.655 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 10.341 ; 9.886 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 10.058 ; 9.655 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 5.572  ; 5.257 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 5.572  ; 5.257 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 5.632  ; 5.307 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 2.586 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 5.360  ; 5.005 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 5.916  ; 5.577 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 5.939  ; 5.603 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 5.916  ; 5.577 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 5.463  ; 5.107 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 5.651  ; 5.366 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 5.934  ; 5.597 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 5.651  ; 5.366 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 6.954  ; 6.696 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 2.461  ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+--------------------------------------------------+---------+---------------+
; Clock                                            ; Slack   ; End Point TNS ;
+--------------------------------------------------+---------+---------------+
; clk                                              ; 1.081   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 109.016 ; 0.000         ;
+--------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; clk                                              ; 0.130 ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.187 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; clk                                              ; 9.372  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; 55.353 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 1.081  ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.245      ; 2.316      ;
; 1.097  ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.249      ; 2.304      ;
; 1.137  ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.245      ; 2.260      ;
; 1.140  ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.249      ; 2.261      ;
; 1.170  ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.249      ; 2.231      ;
; 1.189  ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.245      ; 2.208      ;
; 1.196  ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.245      ; 2.201      ;
; 1.204  ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.245      ; 2.193      ;
; 1.215  ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.249      ; 2.186      ;
; 1.228  ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.249      ; 2.173      ;
; 1.242  ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.249      ; 2.159      ;
; 1.244  ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 2.223        ; 1.245      ; 2.153      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.661 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ; clk                                              ; clk         ; 20.000       ; -0.062     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
; 18.662 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ; clk                                              ; clk         ; 20.000       ; -0.061     ; 1.232      ;
+--------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                    ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 109.016 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 2.049      ;
; 109.016 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 2.049      ;
; 109.021 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.042      ;
; 109.022 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.041      ;
; 109.022 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.041      ;
; 109.023 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.040      ;
; 109.026 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 2.039      ;
; 109.027 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 2.038      ;
; 109.029 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 2.036      ;
; 109.032 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 2.031      ;
; 109.036 ; sync_module:inst1|count_h[5] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 2.029      ;
; 109.058 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.004      ;
; 109.058 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.004      ;
; 109.058 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.004      ;
; 109.058 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.004      ;
; 109.058 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.004      ;
; 109.058 ; sync_module:inst1|count_h[1] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 2.004      ;
; 109.073 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.991      ;
; 109.073 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.991      ;
; 109.073 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.991      ;
; 109.073 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.991      ;
; 109.073 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.991      ;
; 109.073 ; sync_module:inst1|count_v[5] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.991      ;
; 109.107 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.955      ;
; 109.107 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.955      ;
; 109.107 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.955      ;
; 109.107 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.955      ;
; 109.107 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.955      ;
; 109.107 ; sync_module:inst1|count_h[4] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.955      ;
; 109.111 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.953      ;
; 109.111 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.953      ;
; 109.116 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.946      ;
; 109.117 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.948      ;
; 109.117 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.948      ;
; 109.117 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.945      ;
; 109.117 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.945      ;
; 109.118 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.944      ;
; 109.118 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.944      ;
; 109.118 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.944      ;
; 109.118 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.944      ;
; 109.118 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.944      ;
; 109.118 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.944      ;
; 109.118 ; sync_module:inst1|count_h[0] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.944      ;
; 109.119 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.943      ;
; 109.119 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.943      ;
; 109.119 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.943      ;
; 109.119 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.943      ;
; 109.119 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.943      ;
; 109.119 ; sync_module:inst1|count_h[3] ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.943      ;
; 109.121 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.943      ;
; 109.122 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.941      ;
; 109.122 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.942      ;
; 109.123 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.940      ;
; 109.123 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.940      ;
; 109.124 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.939      ;
; 109.124 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.940      ;
; 109.127 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.938      ;
; 109.127 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.935      ;
; 109.128 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.937      ;
; 109.130 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.935      ;
; 109.131 ; sync_module:inst1|count_v[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.933      ;
; 109.133 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.930      ;
; 109.137 ; sync_module:inst1|count_h[7] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.928      ;
; 109.143 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.919      ;
; 109.143 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.919      ;
; 109.143 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.919      ;
; 109.143 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.919      ;
; 109.143 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.919      ;
; 109.143 ; sync_module:inst1|count_v[3] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.919      ;
; 109.146 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.918      ;
; 109.146 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.918      ;
; 109.147 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.918      ;
; 109.147 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.918      ;
; 109.151 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.911      ;
; 109.152 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.911      ;
; 109.152 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.910      ;
; 109.152 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.910      ;
; 109.153 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.910      ;
; 109.153 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.910      ;
; 109.153 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.909      ;
; 109.154 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.909      ;
; 109.156 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.908      ;
; 109.157 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.908      ;
; 109.157 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.907      ;
; 109.158 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.907      ;
; 109.159 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.905      ;
; 109.160 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.905      ;
; 109.162 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.900      ;
; 109.163 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.035     ; 1.900      ;
; 109.166 ; sync_module:inst1|count_v[0] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.034     ; 1.898      ;
; 109.167 ; sync_module:inst1|count_h[8] ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.033     ; 1.898      ;
; 109.172 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.890      ;
; 109.172 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.890      ;
; 109.172 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.890      ;
; 109.172 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.890      ;
; 109.172 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.890      ;
; 109.172 ; sync_module:inst1|count_v[2] ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.890      ;
; 109.181 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.881      ;
; 109.181 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.881      ;
; 109.181 ; sync_module:inst1|count_h[2] ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 111.111      ; -0.036     ; 1.881      ;
+---------+------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                 ; To Node                                                                                                   ; Launch Clock                                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+
; 0.130 ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.811      ;
; 0.134 ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.503      ; 1.812      ;
; 0.135 ; lcd_control_module:inst2|m[5]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.816      ;
; 0.153 ; lcd_control_module:inst2|m[1]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.503      ; 1.831      ;
; 0.174 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.855      ;
; 0.183 ; lcd_control_module:inst2|m[4]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.503      ; 1.861      ;
; 0.194 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.503      ; 1.872      ;
; 0.208 ; lcd_control_module:inst2|m[3]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.889      ;
; 0.218 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.899      ;
; 0.222 ; lcd_control_module:inst2|m[2]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.503      ; 1.900      ;
; 0.251 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.506      ; 1.932      ;
; 0.259 ; lcd_control_module:inst2|m[0]                                                                             ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 0.001        ; 1.503      ; 1.937      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.034 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ; clk                                              ; clk         ; 0.000        ; 0.027      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ; clk                                              ; clk         ; 0.000        ; 0.026      ; 1.151      ;
+-------+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+--------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                        ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; sync_module:inst1|count_v[3]  ; sync_module:inst1|count_v[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[4]  ; sync_module:inst1|count_v[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[5]  ; sync_module:inst1|count_v[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[6]  ; sync_module:inst1|count_v[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[7]  ; sync_module:inst1|count_v[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[8]  ; sync_module:inst1|count_v[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[9]  ; sync_module:inst1|count_v[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[10] ; sync_module:inst1|count_v[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[1]  ; sync_module:inst1|count_v[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[0]  ; sync_module:inst1|count_v[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sync_module:inst1|count_v[2]  ; sync_module:inst1|count_v[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.279 ; sync_module:inst1|count_h[10] ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.290 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.294 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.307 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.317 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.368 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.488      ;
; 0.373 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.373 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.374 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.495      ;
; 0.380 ; sync_module:inst1|count_v[1]  ; lcd_control_module:inst2|m[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.502      ;
; 0.382 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.382 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.503      ;
; 0.383 ; sync_module:inst1|count_h[5]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.504      ;
; 0.384 ; sync_module:inst1|count_v[0]  ; lcd_control_module:inst2|m[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.506      ;
; 0.394 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.396 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.516      ;
; 0.397 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.517      ;
; 0.400 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.520      ;
; 0.422 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|isReady     ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.541      ;
; 0.434 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.554      ;
; 0.444 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.564      ;
; 0.465 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; sync_module:inst1|count_h[8]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.472 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.490 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.610      ;
; 0.493 ; sync_module:inst1|count_v[5]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.615      ;
; 0.497 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.618      ;
; 0.510 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.517 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.523 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[1] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.526 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.530 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.531 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[2] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.652      ;
; 0.532 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.532 ; sync_module:inst1|count_h[7]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; sync_module:inst1|count_h[6]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.656      ;
; 0.535 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.538 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.539 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.541 ; sync_module:inst1|count_v[4]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.664      ;
; 0.545 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.665      ;
; 0.548 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.668      ;
; 0.564 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.684      ;
; 0.564 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.684      ;
; 0.565 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.685      ;
; 0.568 ; sync_module:inst1|count_h[9]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.688      ;
; 0.579 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.580 ; sync_module:inst1|count_v[3]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.700      ;
; 0.589 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.710      ;
; 0.592 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.713      ;
; 0.594 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[3] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.597 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.717      ;
; 0.597 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[4] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.718      ;
; 0.598 ; sync_module:inst1|count_h[2]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.599 ; sync_module:inst1|count_h[5]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.719      ;
; 0.600 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.720      ;
; 0.601 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.602 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.602 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.722      ;
; 0.603 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.723      ;
; 0.604 ; sync_module:inst1|count_h[3]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.605 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.605 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.725      ;
; 0.606 ; sync_module:inst1|count_h[3]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.727      ;
; 0.607 ; sync_module:inst1|count_h[2]  ; sync_module:inst1|count_h[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.727      ;
; 0.611 ; sync_module:inst1|count_v[2]  ; lcd_control_module:inst2|m[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.731      ;
; 0.615 ; sync_module:inst1|count_h[0]  ; sync_module:inst1|count_h[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.735      ;
; 0.631 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.751      ;
; 0.631 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.751      ;
; 0.655 ; sync_module:inst1|count_h[0]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.776      ;
; 0.656 ; sync_module:inst1|count_h[4]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.777      ;
; 0.660 ; sync_module:inst1|count_h[1]  ; lcd_control_module:inst2|n[5] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.781      ;
; 0.666 ; sync_module:inst1|count_h[4]  ; sync_module:inst1|count_h[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.786      ;
; 0.668 ; sync_module:inst1|count_h[1]  ; sync_module:inst1|count_h[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.788      ;
+-------+-------------------------------+-------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+
; 9.372  ; 9.602        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[3]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[48]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[49]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[4]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[50]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[51]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[56]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[57]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[58]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[59]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[5]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[60]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[61]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[62]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[63]                          ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[6]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[7]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[8]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[9]                           ;
; 9.373  ; 9.603        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|ram_block1a16~porta_address_reg0 ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[31]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[32]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[33]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[34]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[35]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[36]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[37]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[38]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[39]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[40]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[41]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[42]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[43]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[44]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[45]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[46]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[47]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[52]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[53]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[54]                          ;
; 9.374  ; 9.604        ; 0.230          ; Low Pulse Width  ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[55]                          ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]                                                          ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout                                                ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a0|clk0                                               ;
; 9.616  ; 9.616        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst4|altsyncram_component|auto_generated|ram_block1a16|clk0                                              ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                                                                                               ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]                                                        ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]                                                                                 ;
; 9.639  ; 9.639        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk                                                                                   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                                                                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                                                                                               ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[0]                           ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[10]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[11]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[12]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[13]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[14]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[15]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[16]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[17]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[18]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[19]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[1]                           ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[20]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[21]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[22]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[23]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[24]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[25]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[26]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[27]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[28]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[29]                          ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[2]                           ;
; 10.162 ; 10.392       ; 0.230          ; High Pulse Width ; clk   ; Rise       ; rom:inst4|altsyncram:altsyncram_component|altsyncram_d591:auto_generated|q_a[30]                          ;
+--------+--------------+----------------+------------------+-------+------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                              ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10] ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]  ;
; 55.353 ; 55.569       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[0] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[1] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[2] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[3] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[4] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|m[5] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[0]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10] ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[10] ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[1]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[2]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[3]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[4]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[5]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[6]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[7]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[8]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_h[9]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[0]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[1]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[5]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[6]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]  ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[7]  ;
; 55.354 ; 55.570       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady     ;
; 55.354 ; 55.538       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|isReady     ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[0] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[1] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[2] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[3] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[4] ;
; 55.355 ; 55.571       ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; lcd_control_module:inst2|n[5] ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[10] ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[2]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[3]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[4]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[8]  ;
; 55.355 ; 55.539       ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:inst1|count_v[9]  ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[0]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[10]|clk         ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[1]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[2]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[3]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[4]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[5]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[6]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[7]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[8]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_h[9]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[0]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[1]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[5]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[6]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[7]|clk          ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|isReady|clk             ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[0]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[1]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[2]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[3]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[4]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|m[5]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[0]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[1]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[2]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[3]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[4]|clk                ;
; 55.534 ; 55.534       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst2|n[5]|clk                ;
; 55.535 ; 55.535       ; 0.000          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|count_v[10]|clk         ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 6.631 ; 6.767 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 6.606 ; 6.736 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 6.631 ; 6.767 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 6.774 ; 6.935 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 6.774 ; 6.935 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 6.755 ; 6.913 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 6.773 ; 6.933 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 6.773 ; 6.933 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 6.645 ; 6.785 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 5.594 ; 5.730 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 5.569 ; 5.699 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 5.594 ; 5.730 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.505 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.778 ; 2.924 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 5.737 ; 5.898 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 5.737 ; 5.898 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 5.718 ; 5.876 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 3.599 ; 3.677 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 5.736 ; 5.896 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 5.736 ; 5.896 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 5.608 ; 5.748 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 4.362 ; 4.638 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.552 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 4.890 ; 5.033 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 4.890 ; 5.033 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 4.915 ; 5.063 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 5.033 ; 5.203 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 5.052 ; 5.224 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 5.033 ; 5.203 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 4.928 ; 5.080 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 5.051 ; 5.222 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 4.928 ; 5.080 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 2.597 ; 2.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 2.597 ; 2.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 2.622 ; 2.783 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.486 ; 2.627 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 2.740 ; 2.923 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 2.759 ; 2.944 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 2.740 ; 2.923 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 2.525 ; 2.653 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 2.635 ; 2.800 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 2.758 ; 2.942 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 2.635 ; 2.800 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 3.571 ; 3.778 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.316 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                             ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; -0.319  ; 0.130 ; N/A      ; N/A     ; 9.372               ;
;  clk                                              ; -0.319  ; 0.130 ; N/A      ; N/A     ; 9.372               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 106.235 ; 0.187 ; N/A      ; N/A     ; 55.273              ;
; Design-wide TNS                                   ; -0.563  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                              ; -0.563  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+---------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                    ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 14.625 ; 14.438 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 14.563 ; 14.386 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 14.625 ; 14.438 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 14.952 ; 14.785 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 14.952 ; 14.785 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 14.926 ; 14.756 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 14.944 ; 14.776 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 14.944 ; 14.776 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 14.640 ; 14.515 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 12.575 ; 12.388 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 12.513 ; 12.336 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 12.575 ; 12.388 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;        ; 3.273  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 6.320  ; 6.118  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 12.902 ; 12.735 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 12.902 ; 12.735 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 12.876 ; 12.706 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 8.240  ; 8.037  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 12.894 ; 12.726 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 12.894 ; 12.726 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 12.590 ; 12.465 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 9.492  ; 9.336  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 3.165  ;        ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                          ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+
; lcd_b[*]  ; clk        ; 4.890 ; 5.033 ; Rise       ; clk                                              ;
;  lcd_b[2] ; clk        ; 4.890 ; 5.033 ; Rise       ; clk                                              ;
;  lcd_b[4] ; clk        ; 4.915 ; 5.063 ; Rise       ; clk                                              ;
; lcd_g[*]  ; clk        ; 5.033 ; 5.203 ; Rise       ; clk                                              ;
;  lcd_g[2] ; clk        ; 5.052 ; 5.224 ; Rise       ; clk                                              ;
;  lcd_g[4] ; clk        ; 5.033 ; 5.203 ; Rise       ; clk                                              ;
; lcd_r[*]  ; clk        ; 4.928 ; 5.080 ; Rise       ; clk                                              ;
;  lcd_r[2] ; clk        ; 5.051 ; 5.222 ; Rise       ; clk                                              ;
;  lcd_r[4] ; clk        ; 4.928 ; 5.080 ; Rise       ; clk                                              ;
; lcd_b[*]  ; clk        ; 2.597 ; 2.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[2] ; clk        ; 2.597 ; 2.753 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_b[4] ; clk        ; 2.622 ; 2.783 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ;       ; 1.271 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de    ; clk        ; 2.486 ; 2.627 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_g[*]  ; clk        ; 2.740 ; 2.923 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[2] ; clk        ; 2.759 ; 2.944 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_g[4] ; clk        ; 2.740 ; 2.923 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hsync ; clk        ; 2.525 ; 2.653 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_r[*]  ; clk        ; 2.635 ; 2.800 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[2] ; clk        ; 2.758 ; 2.942 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_r[4] ; clk        ; 2.635 ; 2.800 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vsync ; clk        ; 3.571 ; 3.778 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_dclk  ; clk        ; 1.316 ;       ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; lcd_de        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_dclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hsync     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vsync     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_b[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_g[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_r[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rstn                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; lcd_de        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_dclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vsync     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; lcd_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 64       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                              ; 12       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1231     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; clk                                              ; clk                                              ; 64       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                              ; 12       ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1231     ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 10    ; 10   ;
; Unconstrained Output Port Paths ; 449   ; 449  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Nov 27 22:24:59 2017
Info: Command: quartus_sta lcd_test -c lcd_test
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lcd_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 9 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.162
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.162        -0.250 clk 
    Info (332119):   106.235         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.453         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.740         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.663
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.663         0.000 clk 
    Info (332119):    55.275         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.319
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.319        -0.563 clk 
    Info (332119):   106.584         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.401         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.745         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.671         0.000 clk 
    Info (332119):    55.273         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.081         0.000 clk 
    Info (332119):   109.016         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.130         0.000 clk 
    Info (332119):     0.187         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.372         0.000 clk 
    Info (332119):    55.353         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 532 megabytes
    Info: Processing ended: Mon Nov 27 22:25:02 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


