$date
	Fri Mar 21 19:29:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_gmux8way16 $end
$var wire 16 ! out [15:0] $end
$var reg 16 " a [15:0] $end
$var reg 16 # b [15:0] $end
$var reg 16 $ c [15:0] $end
$var reg 16 % d [15:0] $end
$var reg 16 & e [15:0] $end
$var reg 16 ' f [15:0] $end
$var reg 16 ( g [15:0] $end
$var reg 16 ) h [15:0] $end
$var reg 3 * sel [2:0] $end
$scope module mux $end
$var wire 16 + a [15:0] $end
$var wire 16 , b [15:0] $end
$var wire 16 - c [15:0] $end
$var wire 16 . d [15:0] $end
$var wire 16 / e [15:0] $end
$var wire 16 0 f [15:0] $end
$var wire 16 1 g [15:0] $end
$var wire 16 2 h [15:0] $end
$var wire 3 3 sel [2:0] $end
$var wire 16 4 out [15:0] $end
$var wire 16 5 efgh [15:0] $end
$var wire 16 6 abcd [15:0] $end
$scope module mux1 $end
$var wire 16 7 a [15:0] $end
$var wire 16 8 b [15:0] $end
$var wire 16 9 c [15:0] $end
$var wire 16 : d [15:0] $end
$var wire 2 ; sel [1:0] $end
$var wire 16 < y [15:0] $end
$var wire 16 = out_y [15:0] $end
$var wire 16 > cd [15:0] $end
$var wire 16 ? ab [15:0] $end
$scope module g1 $end
$var wire 16 @ a [15:0] $end
$var wire 16 A b [15:0] $end
$var wire 1 B sel $end
$var wire 16 C y [15:0] $end
$upscope $end
$scope module g2 $end
$var wire 16 D a [15:0] $end
$var wire 16 E b [15:0] $end
$var wire 1 F sel $end
$var wire 16 G y [15:0] $end
$upscope $end
$scope module g3 $end
$var wire 16 H a [15:0] $end
$var wire 16 I b [15:0] $end
$var wire 1 J sel $end
$var wire 16 K y [15:0] $end
$upscope $end
$upscope $end
$scope module mux2 $end
$var wire 16 L a [15:0] $end
$var wire 16 M b [15:0] $end
$var wire 16 N c [15:0] $end
$var wire 16 O d [15:0] $end
$var wire 2 P sel [1:0] $end
$var wire 16 Q y [15:0] $end
$var wire 16 R out_y [15:0] $end
$var wire 16 S cd [15:0] $end
$var wire 16 T ab [15:0] $end
$scope module g1 $end
$var wire 16 U a [15:0] $end
$var wire 16 V b [15:0] $end
$var wire 1 W sel $end
$var wire 16 X y [15:0] $end
$upscope $end
$scope module g2 $end
$var wire 16 Y a [15:0] $end
$var wire 16 Z b [15:0] $end
$var wire 1 [ sel $end
$var wire 16 \ y [15:0] $end
$upscope $end
$scope module g3 $end
$var wire 16 ] a [15:0] $end
$var wire 16 ^ b [15:0] $end
$var wire 1 _ sel $end
$var wire 16 ` y [15:0] $end
$upscope $end
$upscope $end
$scope module mux3 $end
$var wire 16 a a [15:0] $end
$var wire 16 b b [15:0] $end
$var wire 1 c sel $end
$var wire 16 d y [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11010100100100 d
0c
b111101100001101 b
b11010100100100 a
b111101100001101 `
0_
b1000010001100101 ^
b111101100001101 ]
b1000010001100101 \
0[
b101001000010010 Z
b1000010001100101 Y
b111101100001101 X
0W
b1001100110001101 V
b111101100001101 U
b111101100001101 T
b1000010001100101 S
b111101100001101 R
b111101100001101 Q
b0 P
b101001000010010 O
b1000010001100101 N
b1001100110001101 M
b111101100001101 L
b11010100100100 K
0J
b1101011000001001 I
b11010100100100 H
b1101011000001001 G
0F
b101011001100011 E
b1101011000001001 D
b11010100100100 C
0B
b101111010000001 A
b11010100100100 @
b11010100100100 ?
b1101011000001001 >
b11010100100100 =
b11010100100100 <
b0 ;
b101011001100011 :
b1101011000001001 9
b101111010000001 8
b11010100100100 7
b11010100100100 6
b111101100001101 5
b11010100100100 4
b0 3
b101001000010010 2
b1000010001100101 1
b1001100110001101 0
b111101100001101 /
b101011001100011 .
b1101011000001001 -
b101111010000001 ,
b11010100100100 +
b0 *
b101001000010010 )
b1000010001100101 (
b1001100110001101 '
b111101100001101 &
b101011001100011 %
b1101011000001001 $
b101111010000001 #
b11010100100100 "
b11010100100100 !
$end
#10
b101111010000001 !
b101111010000001 4
b101111010000001 d
b101111010000001 6
b101111010000001 <
b101111010000001 a
b101111010000001 =
b101111010000001 K
b1001100110001101 5
b1001100110001101 Q
b1001100110001101 b
b1001100110001101 R
b1001100110001101 `
b101111010000001 ?
b101111010000001 C
b101111010000001 H
b101011001100011 >
b101011001100011 G
b101011001100011 I
b1001100110001101 T
b1001100110001101 X
b1001100110001101 ]
b101001000010010 S
b101001000010010 \
b101001000010010 ^
1B
1F
1W
1[
b1 ;
b1 P
b1 *
b1 3
#20
b1101011000001001 !
b1101011000001001 4
b1101011000001001 d
b11010100100100 ?
b11010100100100 C
b11010100100100 H
b1101011000001001 >
b1101011000001001 G
b1101011000001001 I
b1101011000001001 6
b1101011000001001 <
b1101011000001001 a
b1101011000001001 =
b1101011000001001 K
b111101100001101 T
b111101100001101 X
b111101100001101 ]
b1000010001100101 S
b1000010001100101 \
b1000010001100101 ^
b1000010001100101 5
b1000010001100101 Q
b1000010001100101 b
b1000010001100101 R
b1000010001100101 `
0B
0F
1J
0W
0[
1_
b10 ;
b10 P
b10 *
b10 3
#30
b101011001100011 !
b101011001100011 4
b101011001100011 d
b101011001100011 6
b101011001100011 <
b101011001100011 a
b101011001100011 =
b101011001100011 K
b101001000010010 5
b101001000010010 Q
b101001000010010 b
b101001000010010 R
b101001000010010 `
b101111010000001 ?
b101111010000001 C
b101111010000001 H
b101011001100011 >
b101011001100011 G
b101011001100011 I
b1001100110001101 T
b1001100110001101 X
b1001100110001101 ]
b101001000010010 S
b101001000010010 \
b101001000010010 ^
1B
1F
1W
1[
b11 ;
b11 P
b11 *
b11 3
#40
b11010100100100 ?
b11010100100100 C
b11010100100100 H
b1101011000001001 >
b1101011000001001 G
b1101011000001001 I
b11010100100100 6
b11010100100100 <
b11010100100100 a
b11010100100100 =
b11010100100100 K
b111101100001101 T
b111101100001101 X
b111101100001101 ]
b1000010001100101 S
b1000010001100101 \
b1000010001100101 ^
b111101100001101 5
b111101100001101 Q
b111101100001101 b
b111101100001101 R
b111101100001101 `
0B
0F
0J
0W
0[
0_
b111101100001101 !
b111101100001101 4
b111101100001101 d
b0 ;
b0 P
1c
b100 *
b100 3
#50
b1001100110001101 !
b1001100110001101 4
b1001100110001101 d
b101111010000001 6
b101111010000001 <
b101111010000001 a
b101111010000001 =
b101111010000001 K
b1001100110001101 5
b1001100110001101 Q
b1001100110001101 b
b1001100110001101 R
b1001100110001101 `
b101111010000001 ?
b101111010000001 C
b101111010000001 H
b101011001100011 >
b101011001100011 G
b101011001100011 I
b1001100110001101 T
b1001100110001101 X
b1001100110001101 ]
b101001000010010 S
b101001000010010 \
b101001000010010 ^
1B
1F
1W
1[
b1 ;
b1 P
b101 *
b101 3
#60
b1000010001100101 !
b1000010001100101 4
b1000010001100101 d
b11010100100100 ?
b11010100100100 C
b11010100100100 H
b1101011000001001 >
b1101011000001001 G
b1101011000001001 I
b1101011000001001 6
b1101011000001001 <
b1101011000001001 a
b1101011000001001 =
b1101011000001001 K
b111101100001101 T
b111101100001101 X
b111101100001101 ]
b1000010001100101 S
b1000010001100101 \
b1000010001100101 ^
b1000010001100101 5
b1000010001100101 Q
b1000010001100101 b
b1000010001100101 R
b1000010001100101 `
0B
0F
1J
0W
0[
1_
b10 ;
b10 P
b110 *
b110 3
#70
b101001000010010 !
b101001000010010 4
b101001000010010 d
b101011001100011 6
b101011001100011 <
b101011001100011 a
b101011001100011 =
b101011001100011 K
b101001000010010 5
b101001000010010 Q
b101001000010010 b
b101001000010010 R
b101001000010010 `
b101111010000001 ?
b101111010000001 C
b101111010000001 H
b101011001100011 >
b101011001100011 G
b101011001100011 I
b1001100110001101 T
b1001100110001101 X
b1001100110001101 ]
b101001000010010 S
b101001000010010 \
b101001000010010 ^
1B
1F
1W
1[
b11 ;
b11 P
b111 *
b111 3
#80
