############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode axis -register -register_mode both "axi_stream_gpio" OutputData
set_directive_interface -mode ap_vld "axi_stream_gpio" InputData
