read_verilog /usr/cadtool/cadence/STRATUS/STRATUS_19.12.100/share/stratus/cynware/cynw_cm_float/src/cynw_cm_float_add2.v --define "BDW_BUILD_MODULE=cynw_cm_float_add2_E8_M23 OutExpWidth=8 OutMantWidth=23 InExpWidth=8 InMantWidth=23 OutExWidth=0 IPVersion=2 NegZeroOut=1"
change_names


