{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 05:09:36 2013 " "Info: Processing started: Thu Nov 28 05:09:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off animation -c animation " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off animation -c animation" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "y Y animation.v(1207) " "Info (10281): Verilog HDL Declaration information at animation.v(1207): object \"y\" differs only in case from object \"Y\" in the same scope" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1207 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "animation.v(1238) " "Warning (10268): Verilog HDL information at animation.v(1238): always construct contains both blocking and non-blocking assignments" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y y animation.v(1222) " "Info (10281): Verilog HDL Declaration information at animation.v(1222): object \"Y\" differs only in case from object \"y\" in the same scope" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1222 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "animation.v(1442) " "Warning (10259): Verilog HDL error at animation.v(1442): constant value overflow" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1442 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "animation.v(1461) " "Warning (10259): Verilog HDL error at animation.v(1461): constant value overflow" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1461 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "animation.v 12 12 " "Info (12021): Found 12 design units, including 12 entities, in source file animation.v" { { "Info" "ISGN_ENTITY_NAME" "1 animation " "Info (12023): Found entity 1: animation" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 moveInstances " "Info (12023): Found entity 2: moveInstances" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 flipflop " "Info (12023): Found entity 3: flipflop" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 NextState " "Info (12023): Found entity 4: NextState" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 changeCoordinate " "Info (12023): Found entity 5: changeCoordinate" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 main_clock " "Info (12023): Found entity 6: main_clock" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1319 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 PS2_Demo " "Info (12023): Found entity 7: PS2_Demo" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 timer " "Info (12023): Found entity 8: timer" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 b2d_ssd " "Info (12023): Found entity 9: b2d_ssd" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 twodigit_b2d_ssd " "Info (12023): Found entity 10: twodigit_b2d_ssd" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 counter " "Info (12023): Found entity 11: counter" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 counter_modk " "Info (12023): Found entity 12: counter_modk" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Info (12023): Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Info (12023): Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Info (12023): Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info (12023): Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Info (12022): Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Info (12023): Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file duckrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 DuckROM " "Info (12023): Found entity 1: DuckROM" {  } { { "DuckROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duckrom1.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file duckrom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 DuckROM1 " "Info (12023): Found entity 1: DuckROM1" {  } { { "DuckROM1.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romcolortest.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file romcolortest.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMColorTest " "Info (12023): Found entity 1: ROMColorTest" {  } { { "ROMColorTest.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ROMColorTest.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "backgroundrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file backgroundrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 BackgroundROM " "Info (12023): Found entity 1: BackgroundROM" {  } { { "BackgroundROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "targetrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file targetrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TargetROM " "Info (12023): Found entity 1: TargetROM" {  } { { "TargetROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fallingduckrom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file fallingduckrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 FallingDuckROM " "Info (12023): Found entity 1: FallingDuckROM" {  } { { "FallingDuckROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/FallingDuckROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endgamerom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file endgamerom.v" { { "Info" "ISGN_ENTITY_NAME" "1 EndGameROM " "Info (12023): Found entity 1: EndGameROM" {  } { { "EndGameROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/EndGameROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level2rom.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file level2rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Level2ROM " "Info (12023): Found entity 1: Level2ROM" {  } { { "Level2ROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/Level2ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 animation.v(1469) " "Warning (10236): Verilog HDL Implicit Net warning at animation.v(1469): created implicit net for \"HEX1\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1469 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 animation.v(1470) " "Warning (10236): Verilog HDL Implicit Net warning at animation.v(1470): created implicit net for \"HEX0\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1470 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "animation " "Info (12127): Elaborating entity \"animation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intialInputX animation.v(57) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(57): object \"intialInputX\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "intialInputY animation.v(58) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(58): object \"intialInputY\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kill animation.v(66) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(66): object \"kill\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up animation.v(75) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(75): object \"up\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down animation.v(75) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(75): object \"down\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left animation.v(75) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(75): object \"left\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right animation.v(75) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(75): object \"right\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Info (12128): Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "animation.v" "VGA" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Info (12128): Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Info (12134): Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Info (12134): Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Info (12134): Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info (12134): Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Info (12134): Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Info (12134): Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Info (12134): Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Info (12134): Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info (12134): Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info (12134): Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info (12134): Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info (12134): Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Welcome1 " "Info (12134): Parameter \"INIT_FILE\" = \"Welcome1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_apf1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_apf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_apf1 " "Info (12023): Found entity 1: altsyncram_apf1" {  } { { "db/altsyncram_apf1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_apf1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_apf1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_apf1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ajq1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ajq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ajq1 " "Info (12023): Found entity 1: altsyncram_ajq1" {  } { { "db/altsyncram_ajq1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_ajq1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ajq1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1 " "Info (12128): Elaborating entity \"altsyncram_ajq1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1\"" {  } { { "db/altsyncram_apf1.tdf" "altsyncram1" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_apf1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clocken1 " "Warning (287013): Variable or input pin \"clocken1\" is defined but never used" {  } { { "db/altsyncram_ajq1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_ajq1.tdf" 37 2 0 } } { "db/altsyncram_apf1.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_apf1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "vga_adapter/vga_adapter.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 213 0 0 } } { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 99 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_6oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_6oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_6oa " "Info (12023): Found entity 1: decode_6oa" {  } { { "db/decode_6oa.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/decode_6oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1\|decode_6oa:decode3 " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1\|decode_6oa:decode3\"" {  } { { "db/altsyncram_ajq1.tdf" "decode3" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_ajq1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_6oa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1\|decode_6oa:decode_a " "Info (12128): Elaborating entity \"decode_6oa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1\|decode_6oa:decode_a\"" {  } { { "db/altsyncram_ajq1.tdf" "decode_a" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_ajq1.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Info (12023): Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1\|mux_hib:mux5 " "Info (12128): Elaborating entity \"mux_hib\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_apf1:auto_generated\|altsyncram_ajq1:altsyncram1\|mux_hib:mux5\"" {  } { { "db/altsyncram_ajq1.tdf" "mux5" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_ajq1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Info (12128): Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12128): Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12130): Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Info (12133): Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info (12134): Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info (12134): Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Info (12134): Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info (12134): Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Info (12134): Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info (12134): Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info (12134): Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Info (12134): Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info (12134): Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info (12134): Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Info (12128): Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Demo PS2_Demo:keyboard " "Info (12128): Elaborating entity \"PS2_Demo\" for hierarchy \"PS2_Demo:keyboard\"" {  } { { "animation.v" "keyboard" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_controller.v 1 1 " "Warning (12125): Using design file ps2_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Info (12023): Found entity 1: PS2_Controller" {  } { { "ps2_controller.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ps2_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Demo:keyboard\|PS2_Controller:PS2 " "Info (12128): Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Demo:keyboard\|PS2_Controller:PS2\"" {  } { { "animation.v" "PS2" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_data_in.v 1 1 " "Warning (12125): Using design file altera_up_ps2_data_in.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Info (12023): Found entity 1: Altera_UP_PS2_Data_In" {  } { { "altera_up_ps2_data_in.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/altera_up_ps2_data_in.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Info (12128): Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "ps2_controller.v" "PS2_Data_In" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ps2_controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "altera_up_ps2_command_out.v 1 1 " "Warning (12125): Using design file altera_up_ps2_command_out.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Info (12023): Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "altera_up_ps2_command_out.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/altera_up_ps2_command_out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Info (12128): Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "ps2_controller.v" "PS2_Command_Out" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/ps2_controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DuckROM1 DuckROM1:DuckROM1_inst " "Info (12128): Elaborating entity \"DuckROM1\" for hierarchy \"DuckROM1:DuckROM1_inst\"" {  } { { "animation.v" "DuckROM1_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\"" {  } { { "DuckROM1.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\"" {  } { { "DuckROM1.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Duck transparent.mif " "Info (12134): Parameter \"init_file\" = \"Duck transparent.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Info (12134): Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Info (12134): Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DuckROM1.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/DuckROM1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_is81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_is81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_is81 " "Info (12023): Found entity 1: altsyncram_is81" {  } { { "db/altsyncram_is81.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_is81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_is81 DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\|altsyncram_is81:auto_generated " "Info (12128): Elaborating entity \"altsyncram_is81\" for hierarchy \"DuckROM1:DuckROM1_inst\|altsyncram:altsyncram_component\|altsyncram_is81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BackgroundROM BackgroundROM:BackgroundROM_inst " "Info (12128): Elaborating entity \"BackgroundROM\" for hierarchy \"BackgroundROM:BackgroundROM_inst\"" {  } { { "animation.v" "BackgroundROM_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\"" {  } { { "BackgroundROM.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\"" {  } { { "BackgroundROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file background2.mif " "Info (12134): Parameter \"init_file\" = \"background2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "BackgroundROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/BackgroundROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jd81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jd81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jd81 " "Info (12023): Found entity 1: altsyncram_jd81" {  } { { "db/altsyncram_jd81.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_jd81.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jd81 BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated " "Info (12128): Elaborating entity \"altsyncram_jd81\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info (12023): Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|decode_9oa:deep_decode " "Info (12128): Elaborating entity \"decode_9oa\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_jd81.tdf" "deep_decode" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_jd81.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Info (12023): Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|mux_kib:mux2 " "Info (12128): Elaborating entity \"mux_kib\" for hierarchy \"BackgroundROM:BackgroundROM_inst\|altsyncram:altsyncram_component\|altsyncram_jd81:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_jd81.tdf" "mux2" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_jd81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TargetROM TargetROM:TargetROM_inst " "Info (12128): Elaborating entity \"TargetROM\" for hierarchy \"TargetROM:TargetROM_inst\"" {  } { { "animation.v" "TargetROM_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TargetROM:TargetROM_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\"" {  } { { "TargetROM.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TargetROM:TargetROM_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\"" {  } { { "TargetROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TargetROM:TargetROM_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Target.mif " "Info (12134): Parameter \"init_file\" = \"Target.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info (12134): Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info (12134): Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TargetROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/TargetROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dq71.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dq71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dq71 " "Info (12023): Found entity 1: altsyncram_dq71" {  } { { "db/altsyncram_dq71.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_dq71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dq71 TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\|altsyncram_dq71:auto_generated " "Info (12128): Elaborating entity \"altsyncram_dq71\" for hierarchy \"TargetROM:TargetROM_inst\|altsyncram:altsyncram_component\|altsyncram_dq71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingDuckROM FallingDuckROM:FallingDuckROM_inst " "Info (12128): Elaborating entity \"FallingDuckROM\" for hierarchy \"FallingDuckROM:FallingDuckROM_inst\"" {  } { { "animation.v" "FallingDuckROM_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component\"" {  } { { "FallingDuckROM.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/FallingDuckROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component\"" {  } { { "FallingDuckROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/FallingDuckROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FallingDuck.mif " "Info (12134): Parameter \"init_file\" = \"FallingDuck.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Info (12134): Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Info (12134): Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "FallingDuckROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/FallingDuckROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5d81.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5d81 " "Info (12023): Found entity 1: altsyncram_5d81" {  } { { "db/altsyncram_5d81.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_5d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5d81 FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component\|altsyncram_5d81:auto_generated " "Info (12128): Elaborating entity \"altsyncram_5d81\" for hierarchy \"FallingDuckROM:FallingDuckROM_inst\|altsyncram:altsyncram_component\|altsyncram_5d81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EndGameROM EndGameROM:EndGameROM_inst " "Info (12128): Elaborating entity \"EndGameROM\" for hierarchy \"EndGameROM:EndGameROM_inst\"" {  } { { "animation.v" "EndGameROM_inst" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component\"" {  } { { "EndGameROM.v" "altsyncram_component" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/EndGameROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component " "Info (12130): Elaborated megafunction instantiation \"EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component\"" {  } { { "EndGameROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/EndGameROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component " "Info (12133): Instantiated megafunction \"EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info (12134): Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info (12134): Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file endGame.mif " "Info (12134): Parameter \"init_file\" = \"endGame.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info (12134): Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info (12134): Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info (12134): Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info (12134): Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info (12134): Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info (12134): Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Info (12134): Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info (12134): Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "EndGameROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/EndGameROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i181.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i181.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i181 " "Info (12023): Found entity 1: altsyncram_i181" {  } { { "db/altsyncram_i181.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/altsyncram_i181.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i181 EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component\|altsyncram_i181:auto_generated " "Info (12128): Elaborating entity \"altsyncram_i181\" for hierarchy \"EndGameROM:EndGameROM_inst\|altsyncram:altsyncram_component\|altsyncram_i181:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp1/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "19200 19200 19200 10 " "Warning (113031): 19200 out of 19200 addresses are reinitialized. The latest initialized data will replace the existing data. There are 19200 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19040 " "Warning (113030): Memory Initialization File address 19040 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19041 " "Warning (113030): Memory Initialization File address 19041 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19042 " "Warning (113030): Memory Initialization File address 19042 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19043 " "Warning (113030): Memory Initialization File address 19043 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19044 " "Warning (113030): Memory Initialization File address 19044 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19045 " "Warning (113030): Memory Initialization File address 19045 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19046 " "Warning (113030): Memory Initialization File address 19046 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19047 " "Warning (113030): Memory Initialization File address 19047 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19048 " "Warning (113030): Memory Initialization File address 19048 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "19049 " "Warning (113030): Memory Initialization File address 19049 is reinitialized" {  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 8 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "" 0 -1}  } { { "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32768 19200 C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif " "Critical Warning (127005): Memory depth (32768) in the design file differs from memory depth (19200) in the Memory Initialization File \"C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/endGame.mif\" -- setting initial value for remaining addresses to 0" {  } { { "EndGameROM.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/EndGameROM.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moveInstances moveInstances:stage5 " "Info (12128): Elaborating entity \"moveInstances\" for hierarchy \"moveInstances:stage5\"" {  } { { "animation.v" "stage5" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Duck_6_move3 animation.v(321) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(321): object \"Duck_6_move3\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Duck_6_move4 animation.v(322) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(322): object \"Duck_6_move4\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "endGame animation.v(333) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(333): object \"endGame\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 333 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "toggle animation.v(162) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(162): variable \"toggle\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "toggleKEYsensor animation.v(200) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(200): variable \"toggleKEYsensor\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GPIO_0 animation.v(202) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(202): variable \"GPIO_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GPIO_0 animation.v(203) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(203): variable \"GPIO_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 203 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GPIO_0 animation.v(204) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(204): variable \"GPIO_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "GPIO_0 animation.v(205) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(205): variable \"GPIO_0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 205 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY animation.v(206) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(206): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 206 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY animation.v(210) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(210): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY animation.v(211) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(211): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY animation.v(212) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(212): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY animation.v(213) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(213): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SW animation.v(214) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(214): variable \"SW\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kill animation.v(160) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(160): inferring latch(es) for variable \"kill\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 160 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 animation.v(347) " "Warning (10230): Verilog HDL assignment warning at animation.v(347): truncated value with size 32 to match size of target (26)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(384) " "Warning (10230): Verilog HDL assignment warning at animation.v(384): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(387) " "Warning (10230): Verilog HDL assignment warning at animation.v(387): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(388) " "Warning (10230): Verilog HDL assignment warning at animation.v(388): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(390) " "Warning (10230): Verilog HDL assignment warning at animation.v(390): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(393) " "Warning (10230): Verilog HDL assignment warning at animation.v(393): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(396) " "Warning (10230): Verilog HDL assignment warning at animation.v(396): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(399) " "Warning (10230): Verilog HDL assignment warning at animation.v(399): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(402) " "Warning (10230): Verilog HDL assignment warning at animation.v(402): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(405) " "Warning (10230): Verilog HDL assignment warning at animation.v(405): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(408) " "Warning (10230): Verilog HDL assignment warning at animation.v(408): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(413) " "Warning (10230): Verilog HDL assignment warning at animation.v(413): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(414) " "Warning (10230): Verilog HDL assignment warning at animation.v(414): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(662) " "Warning (10230): Verilog HDL assignment warning at animation.v(662): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(666) " "Warning (10230): Verilog HDL assignment warning at animation.v(666): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(679) " "Warning (10230): Verilog HDL assignment warning at animation.v(679): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(683) " "Warning (10230): Verilog HDL assignment warning at animation.v(683): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(696) " "Warning (10230): Verilog HDL assignment warning at animation.v(696): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(699) " "Warning (10230): Verilog HDL assignment warning at animation.v(699): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 699 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(700) " "Warning (10230): Verilog HDL assignment warning at animation.v(700): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 700 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(704) " "Warning (10230): Verilog HDL assignment warning at animation.v(704): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(705) " "Warning (10230): Verilog HDL assignment warning at animation.v(705): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(708) " "Warning (10230): Verilog HDL assignment warning at animation.v(708): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(711) " "Warning (10230): Verilog HDL assignment warning at animation.v(711): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(718) " "Warning (10230): Verilog HDL assignment warning at animation.v(718): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(732) " "Warning (10230): Verilog HDL assignment warning at animation.v(732): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(735) " "Warning (10230): Verilog HDL assignment warning at animation.v(735): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(738) " "Warning (10230): Verilog HDL assignment warning at animation.v(738): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(741) " "Warning (10230): Verilog HDL assignment warning at animation.v(741): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(748) " "Warning (10230): Verilog HDL assignment warning at animation.v(748): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(761) " "Warning (10230): Verilog HDL assignment warning at animation.v(761): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(764) " "Warning (10230): Verilog HDL assignment warning at animation.v(764): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(767) " "Warning (10230): Verilog HDL assignment warning at animation.v(767): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(770) " "Warning (10230): Verilog HDL assignment warning at animation.v(770): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(777) " "Warning (10230): Verilog HDL assignment warning at animation.v(777): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(791) " "Warning (10230): Verilog HDL assignment warning at animation.v(791): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(795) " "Warning (10230): Verilog HDL assignment warning at animation.v(795): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(800) " "Warning (10230): Verilog HDL assignment warning at animation.v(800): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(803) " "Warning (10230): Verilog HDL assignment warning at animation.v(803): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(805) " "Warning (10230): Verilog HDL assignment warning at animation.v(805): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(807) " "Warning (10230): Verilog HDL assignment warning at animation.v(807): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(809) " "Warning (10230): Verilog HDL assignment warning at animation.v(809): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(814) " "Warning (10230): Verilog HDL assignment warning at animation.v(814): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(821) " "Warning (10230): Verilog HDL assignment warning at animation.v(821): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(835) " "Warning (10230): Verilog HDL assignment warning at animation.v(835): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(839) " "Warning (10230): Verilog HDL assignment warning at animation.v(839): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 839 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(843) " "Warning (10230): Verilog HDL assignment warning at animation.v(843): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(847) " "Warning (10230): Verilog HDL assignment warning at animation.v(847): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 animation.v(1035) " "Warning (10230): Verilog HDL assignment warning at animation.v(1035): truncated value with size 32 to match size of target (26)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "proceed animation.v(1103) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1103): variable \"proceed\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "backgroundSizeX animation.v(1105) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1105): variable \"backgroundSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "backgroundSizeY animation.v(1106) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1106): variable \"backgroundSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1108) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1108): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "backgroundSizeX animation.v(1110) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1110): variable \"backgroundSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "backgroundSizeY animation.v(1111) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1111): variable \"backgroundSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1113) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1113): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeX animation.v(1115) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1115): variable \"duckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1115 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeY animation.v(1116) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1116): variable \"duckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duck_1_falling animation.v(1118) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1118): variable \"Duck_1_falling\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeX animation.v(1120) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1120): variable \"fallingDuckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeY animation.v(1121) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1121): variable \"fallingDuckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1124) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1124): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeX animation.v(1126) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1126): variable \"duckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1126 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeY animation.v(1127) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1127): variable \"duckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1127 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duck_2_falling animation.v(1129) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1129): variable \"Duck_2_falling\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1129 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeX animation.v(1131) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1131): variable \"fallingDuckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeY animation.v(1132) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1132): variable \"fallingDuckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1135) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1135): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1135 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeX animation.v(1137) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1137): variable \"duckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeY animation.v(1138) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1138): variable \"duckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1138 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duck_3_falling animation.v(1140) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1140): variable \"Duck_3_falling\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1140 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeX animation.v(1142) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1142): variable \"fallingDuckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeY animation.v(1143) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1143): variable \"fallingDuckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1147) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1147): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1147 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeX animation.v(1149) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1149): variable \"duckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeY animation.v(1150) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1150): variable \"duckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1150 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duck_4_falling animation.v(1152) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1152): variable \"Duck_4_falling\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeX animation.v(1154) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1154): variable \"fallingDuckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeY animation.v(1155) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1155): variable \"fallingDuckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1159) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1159): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1159 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeX animation.v(1161) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1161): variable \"duckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeY animation.v(1162) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1162): variable \"duckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duck_5_falling animation.v(1164) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1164): variable \"Duck_5_falling\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeX animation.v(1166) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1166): variable \"fallingDuckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeY animation.v(1167) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1167): variable \"fallingDuckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1171) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1171): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeX animation.v(1173) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1173): variable \"duckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1173 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duckSizeY animation.v(1174) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1174): variable \"duckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1174 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Duck_6_falling animation.v(1176) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1176): variable \"Duck_6_falling\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1176 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeX animation.v(1178) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1178): variable \"fallingDuckSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1178 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "fallingDuckSizeY animation.v(1179) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1179): variable \"fallingDuckSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1179 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID animation.v(1183) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1183): variable \"ID\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1183 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "targetSizeX animation.v(1185) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1185): variable \"targetSizeX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "targetSizeY animation.v(1186) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1186): variable \"targetSizeY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(1189) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1189): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1189 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputX animation.v(1190) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1190): variable \"inputX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1190 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(1190) " "Warning (10230): Verilog HDL assignment warning at animation.v(1190): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(1194) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1194): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "inputY animation.v(1195) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1195): variable \"inputY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1195 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sizeX animation.v(1101) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(1101): inferring latch(es) for variable \"sizeX\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sizeY animation.v(1101) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(1101): inferring latch(es) for variable \"sizeY\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[0\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeY\[0\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[1\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeY\[1\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[2\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeY\[2\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[3\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeY\[3\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[4\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeY\[4\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[5\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeY\[5\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeY\[6\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeY\[6\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[0\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[0\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[1\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[1\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[2\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[2\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[3\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[3\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[4\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[4\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[5\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[5\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[6\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[6\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sizeX\[7\] animation.v(1108) " "Info (10041): Inferred latch for \"sizeX\[7\]\" at animation.v(1108)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kill animation.v(200) " "Info (10041): Inferred latch for \"kill\" at animation.v(200)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_clock moveInstances:stage5\|main_clock:C0 " "Info (12128): Elaborating entity \"main_clock\" for hierarchy \"moveInstances:stage5\|main_clock:C0\"" {  } { { "animation.v" "C0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NextState NextState:stage2 " "Info (12128): Elaborating entity \"NextState\" for hierarchy \"NextState:stage2\"" {  } { { "animation.v" "stage2" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter animation.v(1236) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(1236): object \"counter\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalX animation.v(1242) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1242): variable \"finalX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(1242) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1242): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1242 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalX animation.v(1244) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1244): variable \"finalX\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(1244) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1244): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "finalY animation.v(1246) " "Warning (10235): Verilog HDL Always Construct warning at animation.v(1246): variable \"finalY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y animation.v(1238) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(1238): inferring latch(es) for variable \"Y\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "start animation.v(1238) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(1238): inferring latch(es) for variable \"start\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start animation.v(1238) " "Info (10041): Inferred latch for \"start\" at animation.v(1238)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[0\] animation.v(1238) " "Info (10041): Inferred latch for \"Y\[0\]\" at animation.v(1238)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y\[1\] animation.v(1238) " "Info (10041): Inferred latch for \"Y\[1\]\" at animation.v(1238)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:stage3 " "Info (12128): Elaborating entity \"flipflop\" for hierarchy \"flipflop:stage3\"" {  } { { "animation.v" "stage3" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changeCoordinate changeCoordinate:stage4 " "Info (12128): Elaborating entity \"changeCoordinate\" for hierarchy \"changeCoordinate:stage4\"" {  } { { "animation.v" "stage4" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 animation.v(1291) " "Warning (10230): Verilog HDL assignment warning at animation.v(1291): truncated value with size 32 to match size of target (8)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(1292) " "Warning (10230): Verilog HDL assignment warning at animation.v(1292): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(1295) " "Warning (10230): Verilog HDL assignment warning at animation.v(1295): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(1297) " "Warning (10230): Verilog HDL assignment warning at animation.v(1297): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 animation.v(1302) " "Warning (10230): Verilog HDL assignment warning at animation.v(1302): truncated value with size 32 to match size of target (7)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(1303) " "Warning (10230): Verilog HDL assignment warning at animation.v(1303): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 animation.v(1304) " "Warning (10230): Verilog HDL assignment warning at animation.v(1304): truncated value with size 32 to match size of target (10)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 animation.v(1311) " "Warning (10230): Verilog HDL assignment warning at animation.v(1311): truncated value with size 32 to match size of target (15)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timerInstance " "Info (12128): Elaborating entity \"timer\" for hierarchy \"timer:timerInstance\"" {  } { { "animation.v" "timerInstance" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX1 animation.v(1469) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(1469): object \"HEX1\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1469 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HEX0 animation.v(1470) " "Warning (10036): Verilog HDL or VHDL warning at animation.v(1470): object \"HEX0\" assigned a value but never read" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 animation.v(1469) " "Warning (10230): Verilog HDL assignment warning at animation.v(1469): truncated value with size 7 to match size of target (1)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 animation.v(1470) " "Warning (10230): Verilog HDL assignment warning at animation.v(1470): truncated value with size 7 to match size of target (1)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk timer:timerInstance\|counter_modk:C0 " "Info (12128): Elaborating entity \"counter_modk\" for hierarchy \"timer:timerInstance\|counter_modk:C0\"" {  } { { "animation.v" "C0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk timer:timerInstance\|counter_modk:C1 " "Info (12128): Elaborating entity \"counter_modk\" for hierarchy \"timer:timerInstance\|counter_modk:C1\"" {  } { { "animation.v" "C1" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk timer:timerInstance\|counter_modk:C2 " "Info (12128): Elaborating entity \"counter_modk\" for hierarchy \"timer:timerInstance\|counter_modk:C2\"" {  } { { "animation.v" "C2" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk timer:timerInstance\|counter_modk:C3 " "Info (12128): Elaborating entity \"counter_modk\" for hierarchy \"timer:timerInstance\|counter_modk:C3\"" {  } { { "animation.v" "C3" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk timer:timerInstance\|counter_modk:C5 " "Info (12128): Elaborating entity \"counter_modk\" for hierarchy \"timer:timerInstance\|counter_modk:C5\"" {  } { { "animation.v" "C5" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twodigit_b2d_ssd timer:timerInstance\|twodigit_b2d_ssd:D7 " "Info (12128): Elaborating entity \"twodigit_b2d_ssd\" for hierarchy \"timer:timerInstance\|twodigit_b2d_ssd:D7\"" {  } { { "animation.v" "D7" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 animation.v(1495) " "Warning (10230): Verilog HDL assignment warning at animation.v(1495): truncated value with size 32 to match size of target (4)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 animation.v(1496) " "Warning (10230): Verilog HDL assignment warning at animation.v(1496): truncated value with size 32 to match size of target (4)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2d_ssd timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1 " "Info (12128): Elaborating entity \"b2d_ssd\" for hierarchy \"timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\"" {  } { { "animation.v" "B1" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "animation.v(1476) " "Warning (10270): Verilog HDL Case Statement warning at animation.v(1476): incomplete case statement has no default case item" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD animation.v(1476) " "Warning (10240): Verilog HDL Always Construct warning at animation.v(1476): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] animation.v(1476) " "Info (10041): Inferred latch for \"SSD\[6\]\" at animation.v(1476)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] animation.v(1476) " "Info (10041): Inferred latch for \"SSD\[5\]\" at animation.v(1476)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] animation.v(1476) " "Info (10041): Inferred latch for \"SSD\[4\]\" at animation.v(1476)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] animation.v(1476) " "Info (10041): Inferred latch for \"SSD\[3\]\" at animation.v(1476)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] animation.v(1476) " "Info (10041): Inferred latch for \"SSD\[2\]\" at animation.v(1476)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] animation.v(1476) " "Info (10041): Inferred latch for \"SSD\[1\]\" at animation.v(1476)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] animation.v(1476) " "Info (10041): Inferred latch for \"SSD\[0\]\" at animation.v(1476)" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Warning (12011): Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Ynext\[2\] " "Warning (12110): Net \"Ynext\[2\]\" is missing source, defaulting to GND" {  } { { "animation.v" "Ynext\[2\]" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 56 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {           } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                 } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {   } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "7 " "Info (278001): Inferred 7 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:timerInstance\|twodigit_b2d_ssd:D7\|Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:timerInstance\|twodigit_b2d_ssd:D7\|Div0\"" {  } { { "animation.v" "Div0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1496 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:timerInstance\|twodigit_b2d_ssd:D7\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:timerInstance\|twodigit_b2d_ssd:D7\|Mod0\"" {  } { { "animation.v" "Mod0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:timerInstance\|twodigit_b2d_ssd:D5\|Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:timerInstance\|twodigit_b2d_ssd:D5\|Div0\"" {  } { { "animation.v" "Div0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1496 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:timerInstance\|twodigit_b2d_ssd:D5\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:timerInstance\|twodigit_b2d_ssd:D5\|Mod0\"" {  } { { "animation.v" "Mod0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:timerInstance\|twodigit_b2d_ssd:D3\|Div0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:timerInstance\|twodigit_b2d_ssd:D3\|Div0\"" {  } { { "animation.v" "Div0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1496 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "timer:timerInstance\|twodigit_b2d_ssd:D3\|Mod0 lpm_divide " "Info (278004): Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"timer:timerInstance\|twodigit_b2d_ssd:D3\|Mod0\"" {  } { { "animation.v" "Mod0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "moveInstances:stage5\|Mult0 lpm_mult " "Info (278003): Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"moveInstances:stage5\|Mult0\"" {  } { { "animation.v" "Mult0" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 347 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0 " "Info (12130): Elaborated megafunction instantiation \"timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1496 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0 " "Info (12133): Instantiated megafunction \"timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1496 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Info (12023): Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info (12023): Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Info (12023): Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info (12023): Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info (12023): Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Mod0\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info (12023): Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info (12023): Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info (12023): Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Mod0 " "Info (12130): Elaborated megafunction instantiation \"timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Mod0\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Mod0 " "Info (12133): Instantiated megafunction \"timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info (12134): Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Info (12134): Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1495 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "moveInstances:stage5\|lpm_mult:Mult0 " "Info (12130): Elaborated megafunction instantiation \"moveInstances:stage5\|lpm_mult:Mult0\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 347 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "moveInstances:stage5\|lpm_mult:Mult0 " "Info (12133): Instantiated megafunction \"moveInstances:stage5\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info (12134): Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Info (12134): Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Info (12134): Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Info (12134): Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info (12134): Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info (12134): Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info (12134): Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info (12134): Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 347 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_m5t.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mult_m5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_m5t " "Info (12023): Found entity 1: mult_m5t" {  } { { "db/mult_m5t.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/mult_m5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "Warning (12241): 11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[6\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[5\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[4\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[3\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[2\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[1\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[0\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B1\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D7\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[6\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C5\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C5\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[5\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C5\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C5\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[4\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C5\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C5\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[3\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C5\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C5\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[2\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C5\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C5\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[1\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C5\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C5\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[0\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D7\|b2d_ssd:B0\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C5\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C5\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[6\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[5\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[4\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[3\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[2\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[1\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[0\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B1\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D5\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[6\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C4\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C4\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[5\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C4\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C4\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[4\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C4\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C4\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[3\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C4\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C4\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[2\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C4\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C4\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[1\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C4\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C4\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[0\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D5\|b2d_ssd:B0\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C4\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C4\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[6\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[5\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[4\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[3\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[2\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[1\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_29_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 136 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[0\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B1\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|twodigit_b2d_ssd:D3\|lpm_divide:Div0\|lpm_divide_eem:auto_generated\|sign_div_unsign_olh:divider\|alt_u_div_i2f:divider\|add_sub_30_result_int\[5\]~synth" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/db/alt_u_div_i2f.tdf" 146 23 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[6\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C3\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C3\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[5\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C3\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C3\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[4\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C3\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C3\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[3\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C3\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C3\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[2\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C3\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C3\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[1\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C3\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C3\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[0\] " "Warning (13012): Latch timer:timerInstance\|twodigit_b2d_ssd:D3\|b2d_ssd:B0\|SSD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timer:timerInstance\|counter_modk:C3\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal timer:timerInstance\|counter_modk:C3\|Q\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1523 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1476 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "moveInstances:stage5\|kill " "Warning (13012): Latch moveInstances:stage5\|kill has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[16\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal SW\[16\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 144 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState:stage2\|Y\[0\] " "Warning (13012): Latch NextState:stage2\|Y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flipflop:stage3\|y\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:stage3\|y\[0\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1211 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NextState:stage2\|Y\[1\] " "Warning (13012): Latch NextState:stage2\|Y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA flipflop:stage3\|y\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal flipflop:stage3\|y\[1\]" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1211 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 1238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Warning (13410): Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info (17049): 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[3\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[2\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[1\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[0\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[4\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[4\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[5\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[6\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[7\] " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|idle_counter\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "moveInstances:stage5\|ID~10 " "Info (17050): Register \"moveInstances:stage5\|ID~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "moveInstances:stage5\|ID~11 " "Info (17050): Register \"moveInstances:stage5\|ID~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "moveInstances:stage5\|ID~12 " "Info (17050): Register \"moveInstances:stage5\|ID~12\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "moveInstances:stage5\|ID~13 " "Info (17050): Register \"moveInstances:stage5\|ID~13\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|s_ps2_transceiver~2 " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|s_ps2_transceiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|s_ps2_transceiver~3 " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|s_ps2_transceiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2 " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3 " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4 " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\|s_ps2_transmitter~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2 " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~2\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3 " "Info (17050): Register \"PS2_Demo:keyboard\|PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\|s_ps2_receiver~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.map.smsg " "Info (144001): Generated suppressed messages file C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll " "Info (16011): Adding node \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|pll\"" {  } {  } 0 16011 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Warning (21074): Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "animation.v" "" { Text "C:/altera/11.1sp1/quartus/Labs/Lab 7/Extra Stuff/Project/animation.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3205 " "Info (21057): Implemented 3205 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info (21058): Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "77 " "Info (21059): Implemented 77 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Info (21060): Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3025 " "Info (21061): Implemented 3025 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "72 " "Info (21064): Implemented 72 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info (21065): Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info (21062): Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 294 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 294 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 05:10:13 2013 " "Info: Processing ended: Thu Nov 28 05:10:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Info: Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
