// Seed: 2974235962
module module_0 ();
  logic id_1, id_2, id_3;
  assign module_1.id_4 = 0;
  uwire id_4;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd2
) (
    input wand id_0,
    input tri id_1,
    input supply0 id_2,
    output logic id_3,
    input wand id_4,
    input wor id_5,
    output wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    output tri1 id_9,
    input wire id_10
);
  wire _id_12;
  wire id_13;
  wire [id_12 : 'd0] id_14;
  nand primCall (id_3, id_4, id_5, id_8);
  wire id_15, id_16;
  initial id_3 = #1 1;
  module_0 modCall_1 ();
endmodule
