/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [4:0] _01_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~celloutsig_1_1z;
  assign celloutsig_0_12z = ~celloutsig_0_9z[1];
  assign celloutsig_0_17z = ~celloutsig_0_4z[4];
  assign celloutsig_0_19z = ~celloutsig_0_23z;
  assign celloutsig_1_19z = ~(celloutsig_1_0z ^ in_data[124]);
  assign celloutsig_0_4z = celloutsig_0_0z[7:1] + { celloutsig_0_1z[2:1], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_18z = in_data[40:38] + { _00_[2], celloutsig_0_16z, celloutsig_0_12z };
  reg [4:0] _09_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _09_ <= 5'h00;
    else _09_ <= celloutsig_0_8z[6:2];
  assign { _01_[4], _00_[2], _01_[2:0] } = _09_;
  assign celloutsig_1_15z = ! { celloutsig_1_3z[6], celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_3z = ! in_data[83:70];
  assign celloutsig_1_18z = ! { celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_16z = ! { celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_1z, _01_[4], _00_[2], _01_[2:0] };
  assign celloutsig_0_20z = ! { celloutsig_0_1z[1:0], celloutsig_0_6z };
  assign celloutsig_1_4z = ! { in_data[121:119], celloutsig_1_0z };
  assign celloutsig_1_10z = ! celloutsig_1_7z;
  assign celloutsig_0_7z = in_data[6] & ~(celloutsig_0_2z);
  assign celloutsig_1_0z = in_data[113] & ~(in_data[184]);
  assign celloutsig_1_1z = in_data[100] & ~(celloutsig_1_0z);
  assign celloutsig_1_5z = celloutsig_1_4z & ~(celloutsig_1_4z);
  assign celloutsig_0_0z = in_data[90] ? in_data[77:59] : in_data[45:27];
  assign celloutsig_0_8z = celloutsig_0_0z[0] ? { in_data[17:11], celloutsig_0_3z } : { celloutsig_0_0z[18:13], celloutsig_0_2z, celloutsig_0_23z };
  assign celloutsig_0_9z = celloutsig_0_7z ? { celloutsig_0_0z[6:2], celloutsig_0_3z, celloutsig_0_6z } : { celloutsig_0_0z[11:6], celloutsig_0_3z };
  assign celloutsig_0_1z = celloutsig_0_0z[14] ? celloutsig_0_0z[12:9] : celloutsig_0_0z[9:6];
  assign celloutsig_1_2z = - in_data[128:123];
  assign celloutsig_0_23z = ~^ in_data[87:73];
  assign celloutsig_0_6z = ~^ { celloutsig_0_4z[5:1], celloutsig_0_3z };
  assign celloutsig_0_14z = ~^ celloutsig_0_0z[9:5];
  assign celloutsig_1_6z = ~^ in_data[187:183];
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[8:2];
  assign celloutsig_0_22z = { celloutsig_0_0z[17:3], celloutsig_0_19z } - { celloutsig_0_18z[2:1], celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z } ~^ { in_data[102:100], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z[10:1] = in_data[129:120] ~^ { in_data[176:168], celloutsig_1_0z };
  assign _00_[1:0] = { celloutsig_0_16z, celloutsig_0_12z };
  assign _01_[3] = _00_[2];
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
