

================================================================
== Vitis HLS Report for 'au_merge_Pipeline_VITIS_LOOP_176_1'
================================================================
* Date:           Wed Sep  3 20:05:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.342 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        2|  1073741833|  8.000 ns|  4.295 sec|    2|  1073741833|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |                    |   Latency (cycles)   | Iteration|  Initiation Interval  |      Trip      |          |
        |      Loop Name     |   min   |     max    |  Latency |  achieved |   target  |      Count     | Pipelined|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_176_1  |        0|  1073741831|        10|          1|          1|  0 ~ 1073741823|       yes|
        +--------------------+---------+------------+----------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      636|      396|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|      387|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1023|      562|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U121  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U122  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   4|  636|  396|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln176_fu_126_p2               |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln176_fu_120_p2              |      icmp|   0|  0|  19|          30|          30|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  48|          49|          35|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |i_3_fu_44                |   9|          2|   16|         32|
    |streamA38_blk_n          |   9|          2|    1|          2|
    |streamB39_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   36|         72|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |AU0_addr_reg_162                  |  16|   0|   16|          0|
    |AU0_load_reg_179                  |  32|   0|   32|          0|
    |AU1_addr_reg_168                  |  16|   0|   16|          0|
    |AU1_load_reg_189                  |  32|   0|   32|          0|
    |add4_i_reg_209                    |  32|   0|   32|          0|
    |add_i9_reg_204                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |i_3_fu_44                         |  16|   0|   16|          0|
    |streamA38_read_reg_174            |  32|   0|   32|          0|
    |streamB39_read_reg_184            |  32|   0|   32|          0|
    |AU0_addr_reg_162                  |  64|  32|   16|          0|
    |AU1_addr_reg_168                  |  64|  32|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 387|  64|  291|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_176_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  au_merge_Pipeline_VITIS_LOOP_176_1|  return value|
|streamA38_dout     |   in|   32|     ap_fifo|                           streamA38|       pointer|
|streamA38_empty_n  |   in|    1|     ap_fifo|                           streamA38|       pointer|
|streamA38_read     |  out|    1|     ap_fifo|                           streamA38|       pointer|
|streamB39_dout     |   in|   32|     ap_fifo|                           streamB39|       pointer|
|streamB39_empty_n  |   in|    1|     ap_fifo|                           streamB39|       pointer|
|streamB39_read     |  out|    1|     ap_fifo|                           streamB39|       pointer|
|zext_ln194         |   in|   30|     ap_none|                          zext_ln194|        scalar|
|AU0_address0       |  out|   16|   ap_memory|                                 AU0|         array|
|AU0_ce0            |  out|    1|   ap_memory|                                 AU0|         array|
|AU0_we0            |  out|    1|   ap_memory|                                 AU0|         array|
|AU0_d0             |  out|   32|   ap_memory|                                 AU0|         array|
|AU0_address1       |  out|   16|   ap_memory|                                 AU0|         array|
|AU0_ce1            |  out|    1|   ap_memory|                                 AU0|         array|
|AU0_q1             |   in|   32|   ap_memory|                                 AU0|         array|
|AU1_address0       |  out|   16|   ap_memory|                                 AU1|         array|
|AU1_ce0            |  out|    1|   ap_memory|                                 AU1|         array|
|AU1_we0            |  out|    1|   ap_memory|                                 AU1|         array|
|AU1_d0             |  out|   32|   ap_memory|                                 AU1|         array|
|AU1_address1       |  out|   16|   ap_memory|                                 AU1|         array|
|AU1_ce1            |  out|    1|   ap_memory|                                 AU1|         array|
|AU1_q1             |   in|   32|   ap_memory|                                 AU1|         array|
+-------------------+-----+-----+------------+------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.24>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 13 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamA38, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %streamB39, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln194_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln194" [src/spmm_device_fpga.cpp:183]   --->   Operation 16 'read' 'zext_ln194_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i_3"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i12"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i = load i16 %i_3" [src/spmm_device_fpga.cpp:176]   --->   Operation 19 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_3_cast1 = zext i16 %i" [src/spmm_device_fpga.cpp:176]   --->   Operation 20 'zext' 'i_3_cast1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 21 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.83ns)   --->   "%icmp_ln176 = icmp_ult  i30 %i_3_cast1, i30 %zext_ln194_read" [src/spmm_device_fpga.cpp:176]   --->   Operation 22 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1073741823, i64 0"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.78ns)   --->   "%add_ln176 = add i16 %i, i16 1" [src/spmm_device_fpga.cpp:176]   --->   Operation 24 'add' 'add_ln176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln176 = br i1 %icmp_ln176, void %if.end19.loopexit51.exitStub, void %for.inc.i12.split" [src/spmm_device_fpga.cpp:176]   --->   Operation 25 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i_3_cast4 = zext i16 %i" [src/spmm_device_fpga.cpp:176]   --->   Operation 26 'zext' 'i_3_cast4' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%AU0_addr = getelementptr i32 %AU0, i64 0, i64 %i_3_cast4" [src/spmm_device_fpga.cpp:177]   --->   Operation 27 'getelementptr' 'AU0_addr' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:177]   --->   Operation 28 'load' 'AU0_load' <Predicate = (icmp_ln176)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%AU1_addr = getelementptr i32 %AU1, i64 0, i64 %i_3_cast4" [src/spmm_device_fpga.cpp:178]   --->   Operation 29 'getelementptr' 'AU1_addr' <Predicate = (icmp_ln176)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.24ns)   --->   "%AU1_load = load i16 %AU1_addr" [src/spmm_device_fpga.cpp:178]   --->   Operation 30 'load' 'AU1_load' <Predicate = (icmp_ln176)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln176 = store i16 %add_ln176, i16 %i_3" [src/spmm_device_fpga.cpp:176]   --->   Operation 31 'store' 'store_ln176' <Predicate = (icmp_ln176)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.24>
ST_2 : Operation 32 [1/1] (1.19ns)   --->   "%streamA38_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamA38" [src/spmm_device_fpga.cpp:177]   --->   Operation 32 'read' 'streamA38_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_2 : Operation 33 [1/2] (1.24ns)   --->   "%AU0_load = load i16 %AU0_addr" [src/spmm_device_fpga.cpp:177]   --->   Operation 33 'load' 'AU0_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_2 : Operation 34 [1/1] (1.19ns)   --->   "%streamB39_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %streamB39" [src/spmm_device_fpga.cpp:178]   --->   Operation 34 'read' 'streamB39_read' <Predicate = true> <Delay = 1.19> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 61278> <FIFO>
ST_2 : Operation 35 [1/2] (1.24ns)   --->   "%AU1_load = load i16 %AU1_addr" [src/spmm_device_fpga.cpp:178]   --->   Operation 35 'load' 'AU1_load' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln177 = bitcast i32 %streamA38_read" [src/spmm_device_fpga.cpp:177]   --->   Operation 36 'bitcast' 'bitcast_ln177' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [7/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 37 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%bitcast_ln178 = bitcast i32 %streamB39_read" [src/spmm_device_fpga.cpp:178]   --->   Operation 38 'bitcast' 'bitcast_ln178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [7/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 39 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 40 [6/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 40 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [6/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 41 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 42 [5/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 42 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [5/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 43 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 44 [4/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 44 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [4/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 45 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 46 [3/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 46 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [3/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 47 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 48 [2/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 48 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [2/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 49 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 50 [1/7] (2.34ns)   --->   "%add_i9 = fadd i32 %AU0_load, i32 %bitcast_ln177" [src/spmm_device_fpga.cpp:177]   --->   Operation 50 'fadd' 'add_i9' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/7] (2.34ns)   --->   "%add4_i = fadd i32 %AU1_load, i32 %bitcast_ln178" [src/spmm_device_fpga.cpp:178]   --->   Operation 51 'fadd' 'add4_i' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (!icmp_ln176)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [src/spmm_device_fpga.cpp:176]   --->   Operation 52 'specloopname' 'specloopname_ln176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (1.24ns)   --->   "%store_ln177 = store i32 %add_i9, i16 %AU0_addr" [src/spmm_device_fpga.cpp:177]   --->   Operation 53 'store' 'store_ln177' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_10 : Operation 54 [1/1] (1.24ns)   --->   "%store_ln178 = store i32 %add4_i, i16 %AU1_addr" [src/spmm_device_fpga.cpp:178]   --->   Operation 54 'store' 'store_ln178' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 61278> <RAM>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln176 = br void %for.inc.i12" [src/spmm_device_fpga.cpp:176]   --->   Operation 55 'br' 'br_ln176' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln194]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ streamA38]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AU0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ streamB39]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AU1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_3                (alloca           ) [ 01000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
specinterface_ln0  (specinterface    ) [ 00000000000]
zext_ln194_read    (read             ) [ 00000000000]
store_ln0          (store            ) [ 00000000000]
br_ln0             (br               ) [ 00000000000]
i                  (load             ) [ 00000000000]
i_3_cast1          (zext             ) [ 00000000000]
specpipeline_ln0   (specpipeline     ) [ 00000000000]
icmp_ln176         (icmp             ) [ 01111111110]
empty              (speclooptripcount) [ 00000000000]
add_ln176          (add              ) [ 00000000000]
br_ln176           (br               ) [ 00000000000]
i_3_cast4          (zext             ) [ 00000000000]
AU0_addr           (getelementptr    ) [ 01111111111]
AU1_addr           (getelementptr    ) [ 01111111111]
store_ln176        (store            ) [ 00000000000]
streamA38_read     (read             ) [ 01010000000]
AU0_load           (load             ) [ 01011111110]
streamB39_read     (read             ) [ 01010000000]
AU1_load           (load             ) [ 01011111110]
bitcast_ln177      (bitcast          ) [ 01001111110]
bitcast_ln178      (bitcast          ) [ 01001111110]
add_i9             (fadd             ) [ 01000000001]
add4_i             (fadd             ) [ 01000000001]
specloopname_ln176 (specloopname     ) [ 00000000000]
store_ln177        (store            ) [ 00000000000]
store_ln178        (store            ) [ 00000000000]
br_ln176           (br               ) [ 00000000000]
ret_ln0            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln194">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln194"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="streamA38">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamA38"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="AU0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AU0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="streamB39">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="streamB39"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AU1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AU1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_3_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="zext_ln194_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="30" slack="0"/>
<pin id="50" dir="0" index="1" bw="30" slack="0"/>
<pin id="51" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln194_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="streamA38_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="streamA38_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="streamB39_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="streamB39_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="AU0_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AU0_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="9"/>
<pin id="75" dir="0" index="1" bw="32" slack="1"/>
<pin id="76" dir="0" index="2" bw="0" slack="0"/>
<pin id="78" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="79" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AU0_load/1 store_ln177/10 "/>
</bind>
</comp>

<comp id="83" class="1004" name="AU1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="16" slack="0"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="AU1_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="16" slack="9"/>
<pin id="92" dir="0" index="1" bw="32" slack="1"/>
<pin id="93" dir="0" index="2" bw="0" slack="0"/>
<pin id="95" dir="0" index="4" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="97" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="98" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="AU1_load/1 store_ln178/10 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="1"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i9/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="1"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add4_i/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_3_cast1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast1/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln176_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="30" slack="0"/>
<pin id="122" dir="0" index="1" bw="30" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="add_ln176_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln176/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="i_3_cast4_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast4/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="store_ln176_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln176/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bitcast_ln177_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln177/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="bitcast_ln178_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln178/3 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_3_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="0"/>
<pin id="153" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="158" class="1005" name="icmp_ln176_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="8"/>
<pin id="160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln176 "/>
</bind>
</comp>

<comp id="162" class="1005" name="AU0_addr_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="1"/>
<pin id="164" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="AU0_addr "/>
</bind>
</comp>

<comp id="168" class="1005" name="AU1_addr_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="1"/>
<pin id="170" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="AU1_addr "/>
</bind>
</comp>

<comp id="174" class="1005" name="streamA38_read_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="streamA38_read "/>
</bind>
</comp>

<comp id="179" class="1005" name="AU0_load_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AU0_load "/>
</bind>
</comp>

<comp id="184" class="1005" name="streamB39_read_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="streamB39_read "/>
</bind>
</comp>

<comp id="189" class="1005" name="AU1_load_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="AU1_load "/>
</bind>
</comp>

<comp id="194" class="1005" name="bitcast_ln177_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln177 "/>
</bind>
</comp>

<comp id="199" class="1005" name="bitcast_ln178_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln178 "/>
</bind>
</comp>

<comp id="204" class="1005" name="add_i9_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i9 "/>
</bind>
</comp>

<comp id="209" class="1005" name="add4_i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add4_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="22" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="38" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="38" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="32" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="82"><net_src comp="66" pin="3"/><net_sink comp="73" pin=2"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="99"><net_src comp="83" pin="3"/><net_sink comp="90" pin=2"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="48" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="113" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="113" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="137"><net_src comp="132" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="142"><net_src comp="126" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="154"><net_src comp="44" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="161"><net_src comp="120" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="66" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="171"><net_src comp="83" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="177"><net_src comp="54" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="182"><net_src comp="73" pin="7"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="187"><net_src comp="60" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="192"><net_src comp="90" pin="7"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="197"><net_src comp="143" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="202"><net_src comp="147" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="207"><net_src comp="100" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="212"><net_src comp="104" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="90" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: streamA38 | {}
	Port: AU0 | {10 }
	Port: streamB39 | {}
	Port: AU1 | {10 }
 - Input state : 
	Port: au_merge_Pipeline_VITIS_LOOP_176_1 : zext_ln194 | {1 }
	Port: au_merge_Pipeline_VITIS_LOOP_176_1 : streamA38 | {2 }
	Port: au_merge_Pipeline_VITIS_LOOP_176_1 : AU0 | {1 2 }
	Port: au_merge_Pipeline_VITIS_LOOP_176_1 : streamB39 | {2 }
	Port: au_merge_Pipeline_VITIS_LOOP_176_1 : AU1 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		i_3_cast1 : 2
		icmp_ln176 : 3
		add_ln176 : 2
		br_ln176 : 4
		i_3_cast4 : 2
		AU0_addr : 3
		AU0_load : 4
		AU1_addr : 3
		AU1_load : 4
		store_ln176 : 3
	State 2
	State 3
		add_i9 : 1
		add4_i : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_100         |    2    |   318   |   198   |
|          |         grp_fu_104         |    2    |   318   |   198   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln176_fu_126      |    0    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln176_fu_120     |    0    |    0    |    19   |
|----------|----------------------------|---------|---------|---------|
|          | zext_ln194_read_read_fu_48 |    0    |    0    |    0    |
|   read   |  streamA38_read_read_fu_54 |    0    |    0    |    0    |
|          |  streamB39_read_read_fu_60 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |      i_3_cast1_fu_116      |    0    |    0    |    0    |
|          |      i_3_cast4_fu_132      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |   636   |   438   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   AU0_addr_reg_162   |   16   |
|   AU0_load_reg_179   |   32   |
|   AU1_addr_reg_168   |   16   |
|   AU1_load_reg_189   |   32   |
|    add4_i_reg_209    |   32   |
|    add_i9_reg_204    |   32   |
| bitcast_ln177_reg_194|   32   |
| bitcast_ln178_reg_199|   32   |
|      i_3_reg_151     |   16   |
|  icmp_ln176_reg_158  |    1   |
|streamA38_read_reg_174|   32   |
|streamB39_read_reg_184|   32   |
+----------------------+--------+
|         Total        |   305  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_90 |  p2  |   2  |   0  |    0   ||    9    |
|    grp_fu_100    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_104    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  1.548  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   636  |   438  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   305  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    1   |   941  |   474  |
+-----------+--------+--------+--------+--------+
