chip_select	,	V_100
tx_dma	,	V_108
DIV_ROUND_UP	,	F_26
prev	,	V_104
of_match_device	,	F_47
IMX23_SSP	,	V_77
BM_SSP_CTRL0_WAIT_FOR_IRQ	,	V_29
vmalloced_buf	,	V_56
"Failed to get DMA data write descriptor.\n"	,	L_5
BM_SSP_CTRL0_RUN	,	V_93
ssp	,	V_9
dev	,	V_2
len	,	V_50
time_before	,	F_18
mxs_ssp_id	,	V_126
DMA_MEM_TO_DEV	,	V_87
PAGE_MASK	,	V_80
spi_unregister_master	,	F_71
sg_buf	,	V_66
spi_message	,	V_96
dma_map_sg	,	F_32
DMA_FROM_DEVICE	,	V_82
mxs_ssp_wait	,	F_15
"%s[%i] CTRL1=%08x STATUS=%08x\n"	,	L_3
SPI_MASTER_HALF_DUPLEX	,	V_134
wait_for_completion_timeout	,	F_36
rx_dma	,	V_107
mxs_ssp	,	V_8
mxs_spi_txrx_dma	,	F_24
uint8_t	,	T_1
INIT_COMPLETION	,	F_28
of_node	,	V_118
GFP_KERNEL	,	V_71
SPI_CPOL	,	V_18
spi_master_get_devdata	,	F_2
devid	,	V_76
iores	,	V_120
actual_length	,	V_110
clk_freq	,	V_122
SG_MAXLEN	,	V_59
device_node	,	V_116
of_property_read_u32	,	F_54
min	,	F_3
sg	,	V_69
irq_err	,	V_123
num_chipselect	,	V_132
mxs_spi	,	V_5
scatterlist	,	V_68
devm_ioremap_resource	,	F_50
"Failed to setup transfer, error = %d\n"	,	L_2
set	,	V_37
c	,	V_44
mxs_spi_remove	,	F_68
uint32_t	,	T_2
irq	,	V_45
spi_device	,	V_1
m	,	V_97
cs	,	V_26
BF_SSP_CTRL1_WORD_LENGTH	,	F_8
buf	,	V_49
t	,	V_4
jiffies	,	V_39
dma_release_channel	,	F_65
platform_device	,	V_111
BV_SSP_CTRL1_SSP_MODE__SPI	,	V_15
tx_buf	,	V_106
__iomem	,	T_4
DRIVER_NAME	,	V_135
BF_SSP_CTRL1_SSP_MODE	,	F_7
ctrl0	,	V_63
max_speed_hz	,	V_12
reg	,	V_41
vm_page	,	V_65
dmaengine_submit	,	F_34
BM_SSP_CTRL1_POLARITY	,	V_19
sgs	,	V_60
platform_get_irq	,	F_49
ret	,	V_62
dmaengine_prep_slave_sg	,	F_33
last	,	V_52
stmp_reset_block	,	F_44
clk_get_rate	,	F_62
ETIMEDOUT	,	V_42
dma_async_tx_descriptor	,	V_54
readl_relaxed	,	F_17
callback_param	,	V_91
BM_SSP_CTRL0_LOCK_CS	,	V_34
page	,	V_64
platform_get_resource	,	F_48
transfer_one_message	,	V_128
desc	,	V_55
next	,	V_103
HW_SSP_XFER_SIZE	,	V_92
spi_finalize_current_message	,	F_45
mxs_ssp_irq_handler	,	F_21
timeout	,	V_38
SPI_BPW_MASK	,	F_56
dev_err	,	F_4
of_id	,	V_114
param	,	V_43
kzalloc	,	F_27
of_device_id	,	V_113
vmalloc_to_page	,	F_29
BM_SSP_CTRL0_READ	,	V_75
mask	,	V_30
devm_clk_get	,	F_53
clk_rate	,	V_138
dmach	,	V_83
"Cannot register SPI master, %d\n"	,	L_11
clk_disable_unprepare	,	F_66
speed_hz	,	V_13
DMA_TRANS_NONE	,	V_84
"Cannot continue with zero clock\n"	,	L_1
mxs_spi_disable	,	F_14
is_vmalloc_addr	,	F_25
HW_SSP_DATA	,	F_41
err_mapped	,	V_86
setup	,	V_129
base	,	V_22
mxs_ssp_dma_irq_callback	,	F_19
ENOMEM	,	V_72
select	,	V_27
spi_master_put	,	F_67
BM_SSP_CTRL1_PHASE	,	V_21
hz	,	V_11
spi_master	,	V_95
HW_SSP_STATUS	,	F_23
SPI_CPHA	,	V_20
write	,	V_53
DMA_TO_DEVICE	,	V_81
dma_request_slave_channel	,	F_59
clk	,	V_121
list_for_each_entry_safe	,	F_43
mxs_ssp_set_clk_rate	,	F_5
"DMA transfer timeout\n"	,	L_6
IRQ_HANDLED	,	V_48
mxs_spi_setup_transfer	,	F_1
__func__	,	V_47
out_master_free	,	V_136
dma_unmap_sg	,	F_38
PAGE_SIZE	,	V_58
mxs_spi_enable	,	F_13
BM_SSP_CTRL0_DATA_XFER	,	V_74
mxs_spi_probe	,	F_46
status	,	V_99
ENODEV	,	V_137
HW_SSP_CMD0	,	V_23
kfree	,	F_39
spi_master_get	,	F_69
HW_SSP_CMD1	,	V_24
flags	,	V_133
mxs_spi_transfer_one	,	F_42
init_completion	,	F_57
mxs_spi_txrx_pio	,	F_40
mode_bits	,	V_131
transfers	,	V_102
page_address	,	F_30
bits_per_word	,	V_10
BM_SSP_CTRL0_WAIT_FOR_CMD	,	V_28
clk_prepare_enable	,	F_60
err	,	V_25
EINVAL	,	V_14
DMA_DEV_TO_MEM	,	V_88
"rx-tx"	,	L_9
STMP_OFFSET_REG_CLR	,	V_32
complete	,	F_20
first	,	V_51
mxs_spi_dt_ids	,	V_115
transfer_list	,	V_101
data	,	V_127
size_t	,	V_79
mxs_spi_setup	,	F_10
mode	,	V_17
SSP_TIMEOUT	,	V_40
pdev	,	V_112
"Failed to request DMA\n"	,	L_10
mxs_spi_set_cs	,	F_12
BM_SSP_CTRL1_DMA_ENABLE	,	V_109
"Cannot send and receive simultaneously\n"	,	L_7
pio	,	V_67
offset	,	V_36
err_vmalloc	,	V_78
dma_async_issue_pending	,	F_35
resource	,	V_119
spi_transfer	,	V_3
mxs_spi_cs_to_reg	,	F_11
rx_buf	,	V_105
spi	,	V_6
PTR_ERR	,	F_52
STMP_OFFSET_REG_SET	,	V_33
BM_SSP_CTRL0_XFER_COUNT	,	V_73
DMA_PREP_INTERRUPT	,	V_85
clk_set_rate	,	F_61
platform_set_drvdata	,	F_63
np	,	V_117
platform_get_drvdata	,	F_70
"Failed to get PIO reg. write descriptor.\n"	,	L_4
clk_freq_default	,	V_124
desc_len	,	V_57
spi_register_master	,	F_64
msecs_to_jiffies	,	F_16
tmp_t	,	V_98
BM_SSP_CTRL0_IGNORE_CRC	,	V_35
DMA_CTRL_ACK	,	V_89
IORESOURCE_MEM	,	V_125
readl	,	F_22
writel	,	F_6
irqreturn_t	,	T_3
BV_SSP_CTRL1_WORD_LENGTH__EIGHT_BITS	,	V_16
sg_count	,	V_61
"clock-frequency"	,	L_8
HW_SSP_CTRL0	,	V_31
bits_per_word_mask	,	V_130
master	,	V_7
HW_SSP_CTRL1	,	F_9
dev_id	,	V_46
BM_SSP_STATUS_FIFO_EMPTY	,	V_94
dmaengine_terminate_all	,	F_37
sg_init_one	,	F_31
dma_xfer	,	V_70
callback	,	V_90
out_free_dma	,	V_139
IS_ERR	,	F_51
spi_alloc_master	,	F_55
devm_request_irq	,	F_58
