

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Jun 05 17:33:11 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataBANK0,global,class=CODE,space=0,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     6                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,noexec
     7                           	psect	inittext,global,class=CODE,space=0,delta=2
     8                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     9                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
    10                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    11                           	dabs	1,0x7E,2
    12     0000                     
    13                           ; Generated 12/10/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC16F887 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47     0004                     fsr             equ	4
    48     0004                     fsr0            equ	4
    49     0000                     indf            equ	0
    50     0000                     indf0           equ	0
    51     0002                     pc              equ	2
    52     0002                     pcl             equ	2
    53     000A                     pclath          equ	10
    54     0003                     status          equ	3
    55     0000                     INDF            equ	0	;# 
    56     0001                     TMR0            equ	1	;# 
    57     0002                     PCL             equ	2	;# 
    58     0003                     STATUS          equ	3	;# 
    59     0004                     FSR             equ	4	;# 
    60     0005                     PORTA           equ	5	;# 
    61     0006                     PORTB           equ	6	;# 
    62     0007                     PORTC           equ	7	;# 
    63     0008                     PORTD           equ	8	;# 
    64     0009                     PORTE           equ	9	;# 
    65     000A                     PCLATH          equ	10	;# 
    66     000B                     INTCON          equ	11	;# 
    67     000C                     PIR1            equ	12	;# 
    68     000D                     PIR2            equ	13	;# 
    69     000E                     TMR1            equ	14	;# 
    70     000E                     TMR1L           equ	14	;# 
    71     000F                     TMR1H           equ	15	;# 
    72     0010                     T1CON           equ	16	;# 
    73     0011                     TMR2            equ	17	;# 
    74     0012                     T2CON           equ	18	;# 
    75     0013                     SSPBUF          equ	19	;# 
    76     0014                     SSPCON          equ	20	;# 
    77     0015                     CCPR1           equ	21	;# 
    78     0015                     CCPR1L          equ	21	;# 
    79     0016                     CCPR1H          equ	22	;# 
    80     0017                     CCP1CON         equ	23	;# 
    81     0018                     RCSTA           equ	24	;# 
    82     0019                     TXREG           equ	25	;# 
    83     001A                     RCREG           equ	26	;# 
    84     001B                     CCPR2           equ	27	;# 
    85     001B                     CCPR2L          equ	27	;# 
    86     001C                     CCPR2H          equ	28	;# 
    87     001D                     CCP2CON         equ	29	;# 
    88     001E                     ADRESH          equ	30	;# 
    89     001F                     ADCON0          equ	31	;# 
    90     0081                     OPTION_REG      equ	129	;# 
    91     0085                     TRISA           equ	133	;# 
    92     0086                     TRISB           equ	134	;# 
    93     0087                     TRISC           equ	135	;# 
    94     0088                     TRISD           equ	136	;# 
    95     0089                     TRISE           equ	137	;# 
    96     008C                     PIE1            equ	140	;# 
    97     008D                     PIE2            equ	141	;# 
    98     008E                     PCON            equ	142	;# 
    99     008F                     OSCCON          equ	143	;# 
   100     0090                     OSCTUNE         equ	144	;# 
   101     0091                     SSPCON2         equ	145	;# 
   102     0092                     PR2             equ	146	;# 
   103     0093                     SSPADD          equ	147	;# 
   104     0093                     SSPMSK          equ	147	;# 
   105     0093                     MSK             equ	147	;# 
   106     0094                     SSPSTAT         equ	148	;# 
   107     0095                     WPUB            equ	149	;# 
   108     0096                     IOCB            equ	150	;# 
   109     0097                     VRCON           equ	151	;# 
   110     0098                     TXSTA           equ	152	;# 
   111     0099                     SPBRG           equ	153	;# 
   112     009A                     SPBRGH          equ	154	;# 
   113     009B                     PWM1CON         equ	155	;# 
   114     009C                     ECCPAS          equ	156	;# 
   115     009D                     PSTRCON         equ	157	;# 
   116     009E                     ADRESL          equ	158	;# 
   117     009F                     ADCON1          equ	159	;# 
   118     0105                     WDTCON          equ	261	;# 
   119     0107                     CM1CON0         equ	263	;# 
   120     0108                     CM2CON0         equ	264	;# 
   121     0109                     CM2CON1         equ	265	;# 
   122     010C                     EEDATA          equ	268	;# 
   123     010C                     EEDAT           equ	268	;# 
   124     010D                     EEADR           equ	269	;# 
   125     010E                     EEDATH          equ	270	;# 
   126     010F                     EEADRH          equ	271	;# 
   127     0185                     SRCON           equ	389	;# 
   128     0187                     BAUDCTL         equ	391	;# 
   129     0188                     ANSEL           equ	392	;# 
   130     0189                     ANSELH          equ	393	;# 
   131     018C                     EECON1          equ	396	;# 
   132     018D                     EECON2          equ	397	;# 
   133     0000                     INDF            equ	0	;# 
   134     0001                     TMR0            equ	1	;# 
   135     0002                     PCL             equ	2	;# 
   136     0003                     STATUS          equ	3	;# 
   137     0004                     FSR             equ	4	;# 
   138     0005                     PORTA           equ	5	;# 
   139     0006                     PORTB           equ	6	;# 
   140     0007                     PORTC           equ	7	;# 
   141     0008                     PORTD           equ	8	;# 
   142     0009                     PORTE           equ	9	;# 
   143     000A                     PCLATH          equ	10	;# 
   144     000B                     INTCON          equ	11	;# 
   145     000C                     PIR1            equ	12	;# 
   146     000D                     PIR2            equ	13	;# 
   147     000E                     TMR1            equ	14	;# 
   148     000E                     TMR1L           equ	14	;# 
   149     000F                     TMR1H           equ	15	;# 
   150     0010                     T1CON           equ	16	;# 
   151     0011                     TMR2            equ	17	;# 
   152     0012                     T2CON           equ	18	;# 
   153     0013                     SSPBUF          equ	19	;# 
   154     0014                     SSPCON          equ	20	;# 
   155     0015                     CCPR1           equ	21	;# 
   156     0015                     CCPR1L          equ	21	;# 
   157     0016                     CCPR1H          equ	22	;# 
   158     0017                     CCP1CON         equ	23	;# 
   159     0018                     RCSTA           equ	24	;# 
   160     0019                     TXREG           equ	25	;# 
   161     001A                     RCREG           equ	26	;# 
   162     001B                     CCPR2           equ	27	;# 
   163     001B                     CCPR2L          equ	27	;# 
   164     001C                     CCPR2H          equ	28	;# 
   165     001D                     CCP2CON         equ	29	;# 
   166     001E                     ADRESH          equ	30	;# 
   167     001F                     ADCON0          equ	31	;# 
   168     0081                     OPTION_REG      equ	129	;# 
   169     0085                     TRISA           equ	133	;# 
   170     0086                     TRISB           equ	134	;# 
   171     0087                     TRISC           equ	135	;# 
   172     0088                     TRISD           equ	136	;# 
   173     0089                     TRISE           equ	137	;# 
   174     008C                     PIE1            equ	140	;# 
   175     008D                     PIE2            equ	141	;# 
   176     008E                     PCON            equ	142	;# 
   177     008F                     OSCCON          equ	143	;# 
   178     0090                     OSCTUNE         equ	144	;# 
   179     0091                     SSPCON2         equ	145	;# 
   180     0092                     PR2             equ	146	;# 
   181     0093                     SSPADD          equ	147	;# 
   182     0093                     SSPMSK          equ	147	;# 
   183     0093                     MSK             equ	147	;# 
   184     0094                     SSPSTAT         equ	148	;# 
   185     0095                     WPUB            equ	149	;# 
   186     0096                     IOCB            equ	150	;# 
   187     0097                     VRCON           equ	151	;# 
   188     0098                     TXSTA           equ	152	;# 
   189     0099                     SPBRG           equ	153	;# 
   190     009A                     SPBRGH          equ	154	;# 
   191     009B                     PWM1CON         equ	155	;# 
   192     009C                     ECCPAS          equ	156	;# 
   193     009D                     PSTRCON         equ	157	;# 
   194     009E                     ADRESL          equ	158	;# 
   195     009F                     ADCON1          equ	159	;# 
   196     0105                     WDTCON          equ	261	;# 
   197     0107                     CM1CON0         equ	263	;# 
   198     0108                     CM2CON0         equ	264	;# 
   199     0109                     CM2CON1         equ	265	;# 
   200     010C                     EEDATA          equ	268	;# 
   201     010C                     EEDAT           equ	268	;# 
   202     010D                     EEADR           equ	269	;# 
   203     010E                     EEDATH          equ	270	;# 
   204     010F                     EEADRH          equ	271	;# 
   205     0185                     SRCON           equ	389	;# 
   206     0187                     BAUDCTL         equ	391	;# 
   207     0188                     ANSEL           equ	392	;# 
   208     0189                     ANSELH          equ	393	;# 
   209     018C                     EECON1          equ	396	;# 
   210     018D                     EECON2          equ	397	;# 
   211                           
   212                           	psect	idataBANK0
   213     0799                     __pidataBANK0:
   214                           
   215                           ;initializer for _digito
   216     0799  343F               	retlw	63
   217     079A  3406               	retlw	6
   218     079B  345B               	retlw	91
   219     079C  344F               	retlw	79
   220     079D  3466               	retlw	102
   221     079E  346D               	retlw	109
   222     079F  347D               	retlw	125
   223     07A0  3407               	retlw	7
   224     07A1  347F               	retlw	127
   225     07A2  346F               	retlw	111
   226     07A3  3477               	retlw	119
   227     07A4  347C               	retlw	124
   228     07A5  3439               	retlw	57
   229     07A6  345E               	retlw	94
   230     07A7  3479               	retlw	121
   231     07A8  3471               	retlw	113
   232     0006                     _PORTB          set	6
   233     0008                     _PORTD          set	8
   234     0086                     _TRISB          set	134
   235     0088                     _TRISD          set	136
   236                           
   237                           	psect	cinit
   238     07EE                     start_initialization:	
   239                           ; #config settings
   240                           
   241     07EE                     __initialization:
   242                           
   243                           ; Initialize objects allocated to BANK0
   244     07EE  1383               	bcf	3,7	;select IRP bank0
   245     07EF  3030               	movlw	low (__pdataBANK0+16)
   246     07F0  00FD               	movwf	btemp+-1
   247     07F1  3007               	movlw	high __pidataBANK0
   248     07F2  00FE               	movwf	btemp
   249     07F3  3099               	movlw	low __pidataBANK0
   250     07F4  00FF               	movwf	btemp+1
   251     07F5  3020               	movlw	low __pdataBANK0
   252     07F6  0084               	movwf	4
   253     07F7  120A  118A  27AD  120A  118A  	fcall	init_ram0
   254     07FC                     end_of_initialization:	
   255                           ;End of C runtime variable initialization code
   256                           
   257     07FC                     __end_of__initialization:
   258     07FC  0183               	clrf	3
   259     07FD  120A  118A  2FBC   	ljmp	_main	;jump to C main() function
   260                           
   261                           	psect	dataBANK0
   262     0020                     __pdataBANK0:
   263     0020                     _digito:
   264     0020                     	ds	16
   265                           
   266                           	psect	inittext
   267     07A9                     init_fetch0:	
   268                           ;	Called with low address in FSR and high address in W
   269                           
   270     07A9  087E               	movf	btemp,w
   271     07AA  008A               	movwf	10
   272     07AB  087F               	movf	btemp+1,w
   273     07AC  0082               	movwf	2
   274     07AD                     init_ram0:	
   275                           ;Called with:
   276                           ;	high address of idata address in btemp 
   277                           ;	low address of idata address in btemp+1 
   278                           ;	low address of data in FSR
   279                           ;	high address + 1 of data in btemp-1
   280                           
   281     07AD  120A  118A  27A9  120A  118A  	fcall	init_fetch0
   282     07B2  0080               	movwf	0
   283     07B3  0A84               	incf	4,f
   284     07B4  0804               	movf	4,w
   285     07B5  067D               	xorwf	btemp+-1,w
   286     07B6  1903               	btfsc	3,2
   287     07B7  3400               	retlw	0
   288     07B8  0AFF               	incf	btemp+1,f
   289     07B9  1903               	btfsc	3,2
   290     07BA  0AFE               	incf	btemp,f
   291     07BB  2FAD               	goto	init_ram0
   292                           
   293                           	psect	cstackCOMMON
   294     0070                     __pcstackCOMMON:
   295     0070                     ?_main:
   296     0070                     ??_main:	
   297                           ; 1 bytes @ 0x0
   298                           
   299                           
   300                           ; 1 bytes @ 0x0
   301     0070                     	ds	2
   302     0072                     main@dec:
   303                           
   304                           ; 1 bytes @ 0x2
   305     0072                     	ds	1
   306     0073                     main@num:
   307                           
   308                           ; 1 bytes @ 0x3
   309     0073                     	ds	1
   310                           
   311                           	psect	maintext
   312     07BC                     __pmaintext:	
   313 ;;
   314 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   315 ;;
   316 ;; *************** function _main *****************
   317 ;; Defined at:
   318 ;;		line 52 in file "main.c"
   319 ;; Parameters:    Size  Location     Type
   320 ;;		None
   321 ;; Auto vars:     Size  Location     Type
   322 ;;  num             1    3[COMMON] unsigned char 
   323 ;;  dec             1    2[COMMON] unsigned char 
   324 ;; Return value:  Size  Location     Type
   325 ;;                  1    wreg      void 
   326 ;; Registers used:
   327 ;;		wreg, fsr0l, fsr0h, status,2, status,0
   328 ;; Tracked objects:
   329 ;;		On entry : B00/0
   330 ;;		On exit  : 0/0
   331 ;;		Unchanged: 0/0
   332 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   333 ;;      Params:         0       0       0       0       0
   334 ;;      Locals:         2       0       0       0       0
   335 ;;      Temps:          2       0       0       0       0
   336 ;;      Totals:         4       0       0       0       0
   337 ;;Total ram usage:        4 bytes
   338 ;; This function calls:
   339 ;;		Nothing
   340 ;; This function is called by:
   341 ;;		Startup code after reset
   342 ;; This function uses a non-reentrant model
   343 ;;
   344                           
   345     07BC                     _main:	
   346                           ;psect for function _main
   347                           
   348     07BC                     l566:	
   349                           ;incstack = 0
   350                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0]
   351                           
   352     07BC  1683               	bsf	3,5	;RP0=1, select bank1
   353     07BD  1303               	bcf	3,6	;RP1=0, select bank1
   354     07BE  0188               	clrf	8	;volatile
   355     07BF  0186               	clrf	6	;volatile
   356     07C0  01F2               	clrf	main@dec
   357     07C1  01F3               	clrf	main@num
   358     07C2                     l568:
   359     07C2  0873               	movf	main@num,w
   360     07C3  3E20               	addlw	(low (_digito| 0))& (0+255)
   361     07C4  0084               	movwf	4
   362     07C5  1383               	bcf	3,7	;select IRP bank0
   363     07C6  0800               	movf	0,w
   364     07C7  1283               	bcf	3,5	;RP0=0, select bank0
   365     07C8  1303               	bcf	3,6	;RP1=0, select bank0
   366     07C9  0088               	movwf	8	;volatile
   367     07CA                     l570:
   368     07CA  0872               	movf	main@dec,w
   369     07CB  3E20               	addlw	(low (_digito| 0))& (0+255)
   370     07CC  0084               	movwf	4
   371     07CD  0800               	movf	0,w
   372     07CE  0086               	movwf	6	;volatile
   373     07CF                     l572:
   374     07CF  301A               	movlw	26
   375     07D0  00F1               	movwf	??_main+1
   376     07D1  30F8               	movlw	248
   377     07D2  00F0               	movwf	??_main
   378     07D3                     u37:
   379     07D3  0BF0               	decfsz	??_main,f
   380     07D4  2FD3               	goto	u37
   381     07D5  0BF1               	decfsz	??_main+1,f
   382     07D6  2FD3               	goto	u37
   383     07D7  0000               	nop
   384     07D8                     l574:
   385     07D8  3001               	movlw	1
   386     07D9  07F3               	addwf	main@num,f
   387     07DA                     l576:
   388     07DA  3010               	movlw	16
   389     07DB  0273               	subwf	main@num,w
   390     07DC  1C03               	skipc
   391     07DD  2FDF               	goto	u11
   392     07DE  2FE0               	goto	u10
   393     07DF                     u11:
   394     07DF  2FE3               	goto	l582
   395     07E0                     u10:
   396     07E0                     l578:
   397     07E0  01F3               	clrf	main@num
   398     07E1                     l580:
   399     07E1  3001               	movlw	1
   400     07E2  07F2               	addwf	main@dec,f
   401     07E3                     l582:
   402     07E3  3010               	movlw	16
   403     07E4  0272               	subwf	main@dec,w
   404     07E5  1C03               	skipc
   405     07E6  2FE8               	goto	u21
   406     07E7  2FE9               	goto	u20
   407     07E8                     u21:
   408     07E8  2FC2               	goto	l568
   409     07E9                     u20:
   410     07E9                     l584:
   411     07E9  01F2               	clrf	main@dec
   412     07EA  2FC2               	goto	l568
   413     07EB  120A  118A  2800   	ljmp	start
   414     07EE                     __end_of_main:
   415     0002                     ___latbits      equ	2
   416     007E                     btemp           set	126	;btemp
   417     007E                     wtemp0          set	126
   418                           
   419                           	psect	config
   420                           
   421                           ;Config register CONFIG1 @ 0x2007
   422                           ;	Oscillator Selection bits
   423                           ;	FOSC = XT, XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT and RA7/OSC1/CLKIN
   424                           ;	Watchdog Timer Enable bit
   425                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
   426                           ;	Power-up Timer Enable bit
   427                           ;	PWRTE = OFF, PWRT disabled
   428                           ;	RE3/MCLR pin function select bit
   429                           ;	MCLRE = 0x1, unprogrammed default
   430                           ;	Code Protection bit
   431                           ;	CP = OFF, Program memory code protection is disabled
   432                           ;	Data Code Protection bit
   433                           ;	CPD = OFF, Data memory code protection is disabled
   434                           ;	Brown Out Reset Selection bits
   435                           ;	BOREN = ON, BOR enabled
   436                           ;	Internal External Switchover bit
   437                           ;	IESO = 0x1, unprogrammed default
   438                           ;	Fail-Safe Clock Monitor Enabled bit
   439                           ;	FCMEN = 0x1, unprogrammed default
   440                           ;	Low Voltage Programming Enable bit
   441                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
   442                           ;	In-Circuit Debugger Mode bit
   443                           ;	DEBUG = 0x1, unprogrammed default
   444     2007                     	org	8199
   445     2007  2FF1               	dw	12273
   446                           
   447                           ;Config register CONFIG2 @ 0x2008
   448                           ;	Brown-out Reset Selection bit
   449                           ;	BOR4V = 0x1, unprogrammed default
   450                           ;	Flash Program Memory Self Write Enable bits
   451                           ;	WRT = OFF, Write protection off
   452     2008                     	org	8200
   453     2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        16
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      4       4
    BANK0            80      0      16
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 4     4      0      60
                                              0 COMMON     4     4      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BANK3               96      0       0      0.0%
BITBANK3            96      0       0      0.0%
BANK2               96      0       0      0.0%
BITBANK2            96      0       0      0.0%
BANK1               80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BANK0               80      0      16     20.0%
BITBANK0            80      0       0      0.0%
COMMON              14      4       4     28.6%
BITCOMMON           14      0       0      0.0%
DATA                 0      0      20      0.0%
STACK                0      0       0      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Jun 05 17:33:11 2025

                      pc 0002                       u10 07E0                       u11 07DF  
                     u20 07E9                       u21 07E8                       u37 07D3  
                     fsr 0004                      l570 07CA                      l580 07E1  
                    l572 07CF                      l582 07E3                      l574 07D8  
                    l566 07BC                      l584 07E9                      l576 07DA  
                    l568 07C2                      l578 07E0                      fsr0 0004  
                    indf 0000                     _main 07BC                     btemp 007E  
                   start 0000                    ?_main 0070                    _PORTB 0006  
                  _PORTD 0008                    _TRISB 0086                    _TRISD 0088  
                  pclath 000A                    status 0003                    wtemp0 007E  
        __initialization 07EE             __end_of_main 07EE                   ??_main 0070  
                 _digito 0020  __end_of__initialization 07FC           __pcstackCOMMON 0070  
           __pidataBANK0 0799               __pmaintext 07BC                  main@dec 0072  
                main@num 0073     end_of_initialization 07FC      start_initialization 07EE  
             init_fetch0 07A9              __pdataBANK0 0020                ___latbits 0002  
               init_ram0 07AD  
