$date
	Mon Feb  3 22:22:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 1 ! Qn $end
$var wire 1 " Q $end
$var reg 1 # CLK $end
$var reg 1 $ R $end
$var reg 1 % S $end
$scope module uut $end
$var wire 1 # CLK $end
$var wire 1 $ R $end
$var wire 1 % S $end
$var reg 1 " Q $end
$var reg 1 ! Qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5
1#
#10
0#
1%
#15
1"
1#
#20
0#
1$
0%
#25
1!
0"
1#
#30
0#
1%
#35
x!
x"
1#
#40
0#
0$
0%
#45
1#
#50
0#
1%
#55
0!
1"
1#
#60
0#
1$
0%
#65
1!
0"
1#
#70
0#
1%
#75
x!
x"
1#
#80
0#
