// Seed: 493866871
module module_0 (
    input tri  id_0,
    input tri0 id_1,
    input wand id_2,
    input wor  id_3
);
  always begin : LABEL_0
    if (id_3) #1 id_5 = 1;
  end
  if (1) id_6(.id_0(id_1), .id_1(1), .id_2(id_3), .id_3(id_3));
  reg id_7, id_8;
  always id_8 <= 1'h0;
  wire id_9, id_10, id_11, id_12;
  assign module_1.type_17 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1#(
        .id_11(1),
        .id_12(id_11 * id_2),
        .id_13(1 - id_6),
        .id_14(id_13[1]),
        .id_15(id_15)
    ),
    input wand id_2,
    output tri1 id_3,
    output supply0 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    output wire id_8,
    input wor id_9
);
  supply0 id_16 = 1 / id_11;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5
  );
endmodule
