{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:bFI3QPDXJZMC", "title": "Power-management architecture of the intel microarchitecture code-named sandy bridge", "published_by": "Ieee micro 32 (2), 20-27, 2012", "authors": ["E Rotem", "A Naveh", "A Ananthakrishnan", "E Weissmann", "D Rajwan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12198892673979052063", "cited_by": 595.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:hqOjcs7Dif8C", "title": "Method and apparatus to control power consumption of a plurality of processor cores", "published_by": "US Patent 8,650,424, 2014", "authors": ["E Rotem", "O Lamdan", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2429917035363204636", "cited_by": 203.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:RYcK_YlVTxYC", "title": "Power and Thermal Management in the Intel Core Duo Processor.", "published_by": "Intel Technology Journal 10 (2), 2006", "authors": ["A Naveh", "E Rotem", "A Mendelson", "S Gochman", "R Chabukswar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9217922821445846001", "cited_by": 193.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:f2IySw72cVMC", "title": "Inside 6th-generation intel core: New microarchitecture code-named skylake", "published_by": "IEEE Micro 37 (2), 52-62, 2017", "authors": ["J Doweck", "WF Kao", "AK Lu", "J Mandelblat", "A Rahatekar", "L Rappoport", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12052789557265376718", "cited_by": 190.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:1sJd4Hv_s6UC", "title": "Dynamically allocating a power budget over multiple domains of a processor", "published_by": "US Patent 8,769,316, 2014", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "E Weissmann", "N Shulman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13055026878576030028", "cited_by": 173.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:BrmTIyaxlBUC", "title": "Power management coordination in multi-core processors", "published_by": "US Patent 7,966,511, 2011", "authors": ["A Naveh", "E Rotem", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16159387125179518907", "cited_by": 163.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:r0BpntZqJG4C", "title": "Dynamically controlling cache size to maximize energy efficiency", "published_by": "US Patent 9,158,693, 2015", "authors": ["AN Ananthakrishnan", "E Rotem", "E Weissmann", "D Rajwan", "N Shulman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6697148238640613416", "cited_by": 155.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:g5m5HwL7SMYC", "title": "Controlling a turbo mode frequency of a processor", "published_by": "US Patent 8,943,340, 2015", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "E Wiessman", "R Wells", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9737220175681269236", "cited_by": 153.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:O3NaXMp0MMsC", "title": "Enabling a non-core domain to control memory bandwidth in a processor", "published_by": "US Patent 8,832,478, 2014", "authors": ["AN Ananthakrishnan", "IM Sodhi", "E Rotem", "D Rajwan", "E Wiessman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8658406299823528575", "cited_by": 139.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:L8Ckcad2t8MC", "title": "Controlling temperature of multiple domains of a multi-domain processor using a cross domain margin", "published_by": "US Patent 8,954,770, 2015", "authors": ["AN Ananthakrishan", "T Ziv", "D Rajwan", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4817867872800056981", "cited_by": 137.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:mvPsJ3kp5DgC", "title": "Controlling operating frequency of a core domain via a non-core domain of a multi-domain processor", "published_by": "US Patent 9,026,815, 2015", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "JJ Shrall", "EC Samson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16256159198958134594", "cited_by": 136.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:lSLTfruPkqcC", "title": "Estimating temperature of a processor core in a low power state without thermal sensor information", "published_by": "US Patent 9,074,947, 2015", "authors": ["AN Ananthakrishnan", "E Rotem", "I Feit", "T Ziv", "D Rajwan", "N Shulman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9381986242763800529", "cited_by": 130.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:PELIpwtuRlgC", "title": "Power management architecture of the 2nd generation intel\u00ae core microarchitecture, formerly codenamed sandy bridge", "published_by": "2011 IEEE Hot Chips 23 Symposium (HCS), 1-33, 2011", "authors": ["E Rotem", "A Naveh", "D Rajwan", "A Ananthakrishnan", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=357100201436597313", "cited_by": 118.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:ZHo1McVdvXMC", "title": "Introduction to Intel Core Duo Processor Architecture.", "published_by": "Intel Technology Journal 10 (2), 2006", "authors": ["S Gochman", "A Mendelson", "A Naveh", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10175553133719508129", "cited_by": 117.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:EUQCXRtRnyEC", "title": "Method, system, and apparatus for selecting a maximum operation point based on number of active cores and performance level of each of the active cores", "published_by": "US Patent 7,502,948, 2009", "authors": ["E Rotem", "O Lamdan", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12717415222853520260", "cited_by": 106.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:D_sINldO8mEC", "title": "Temperature measurement in the intel (R) coretm duo processor", "published_by": "arXiv preprint arXiv:0709.1861, 2007", "authors": ["E Rotem", "J Hermerding", "A Cohen", "H Cain"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16075005317417952588", "cited_by": 92.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:b0M2c_1WBrUC", "title": "Power management for multiple processor cores", "published_by": "US Patent 8,402,290, 2013", "authors": ["L Finkelstein", "E Rotem", "A Cohen", "R Ronen", "D Rajwan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12912739625951190135", "cited_by": 72.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:K3LRdlH-MEoC", "title": "Controlling operation of a voltage supply according to the activity of a multi-core integrated circuit component or of multiple IC components", "published_by": "US Patent App. 10/442,595, 2005", "authors": ["E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14419546308305728714", "cited_by": 66.0, "year": 2005.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:Y5dfb0dijaUC", "title": "Analysis of thermal monitor features of the intel pentium m processor", "published_by": "TACS Workshop at ISCA-31, 2004", "authors": ["E Rotem", "A Naveh", "M Moffie", "A Mendelson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17752744968830480272", "cited_by": 63.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&citation_for_view=fkFQ4DcAAAAJ:qjMakFHDy7sC", "title": "Device and method for on-die temperature measurement", "published_by": "US Patent 7,878,016, 2011", "authors": ["E Rotem", "JG Hermerding", "E Distefano", "B Cooper"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1130343491663028169", "cited_by": 60.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:Y0pCki6q_DkC", "title": "Energy aware race to halt: A down to EARtH approach for platform energy management", "published_by": "IEEE Computer Architecture Letters 13 (1), 25-28, 2012", "authors": ["R Efraim", "R Ginosar", "C Weiser", "A Mendelson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2650667614668601229", "cited_by": 59.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:5nxA0vEk-isC", "title": "Multiple clock and voltage domains for chip multi processors", "published_by": "Proceedings of the 42nd Annual IEEE/ACM International Symposium on\u00a0\u2026, 2009", "authors": ["E Rotem", "A Mendelson", "R Ginosar", "U Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2587365115518605493", "cited_by": 58.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:8AbLer7MMksC", "title": "Method and apparatus for controlling power management state transitions", "published_by": "US Patent 7,363,523, 2008", "authors": ["T Kurts", "A Naveh", "E Rotem", "BM Dendinger", "JP Rodriguez", "E Knoll", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15547494534894029028", "cited_by": 57.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:_B80troHkn4C", "title": "Intel architecture, code name Skylake deep dive: A new architecture to manage power performance and energy efficiency", "published_by": "Intel Developer Forum 24, 1-43, 2015", "authors": ["E Rotem", "SP Engineer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6999230806282931478", "cited_by": 54.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:blknAaTinKkC", "title": "Method and apparatus for thermally managed resource allocation", "published_by": "US Patent App. 10/331,611, 2004", "authors": ["E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7971421907011844386", "cited_by": 52.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:4JMBOYKVnBMC", "title": "Method and apparatus of power management of processor", "published_by": "US Patent 7,818,596, 2010", "authors": ["RJ Fenger", "A Aggarwal", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6394897337419762907", "cited_by": 47.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:j3f4tGmQtD8C", "title": "Migrating tasks between asymmetric computing elements of a multi-core processor", "published_by": "US Patent 10,185,566, 2019", "authors": ["A Naveh", "Y Yosef", "E Weissmann", "A Aggarwal", "E Rotem", "A Mendelson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8500758731744357519", "cited_by": 46.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:8k81kl-MbHgC", "title": "Deterministic management of dynamic thermal response of processors", "published_by": "US Patent 8,707,060, 2014", "authors": ["E Rotem", "D Rajwan", "L Finkelstein"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2617126889901853097", "cited_by": 46.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:t6usbXjVLHcC", "title": "Managing power consumption in a multi-core processor", "published_by": "US Patent 9,069,555, 2015", "authors": ["E Fetzer", "RJ Reidlinger", "D Soltis", "WJ Bowhill", "S Shrimali", "K Sistla", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17533464806507056930", "cited_by": 44.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:eflP2zaiRacC", "title": "Method for optimizing voltage-frequency setup in multi-core processor systems", "published_by": "US Patent 8,245,070, 2012", "authors": ["L Finkelstein", "Y Abulafia", "A Cohen", "R Ronen", "D Rajwan", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16090768551719872220", "cited_by": 44.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:4DMP91E08xMC", "title": "Providing an asymmetric multicore processor system transparently to an operating system", "published_by": "US Patent 9,720,730, 2017", "authors": ["B Ginzburg", "I Osadchiy", "R Ronen", "E Weissmann", "M Mishaeli", "A Naveh", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4067332466201752218", "cited_by": 42.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:HoB7MX3m0LUC", "title": "Method and apparatus for controlling multiple resources using thermal related parameters", "published_by": "US Patent 7,069,189, 2006", "authors": ["E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9870441173717109320", "cited_by": 40.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:MXK_kJrjxJIC", "title": "Method, apparatus, and system for energy efficiency and energy conservation including thread consolidation", "published_by": "US Patent 9,075,610, 2015", "authors": ["E Weissmann", "E Rotem", "AN Ananthakrishnan", "A Naveh", "HA Salah", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2837625845843504085", "cited_by": 37.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:YsMSGLbcyi4C", "title": "Power and thermal constraints of modern system-on-a-chip computer", "published_by": "19th International Workshop on Thermal Investigations of ICs and Systems\u00a0\u2026, 2013", "authors": ["E Rotem", "R Ginosar", "A Mendelson", "UC Weiser"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1420164301652577008", "cited_by": 37.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:yD5IFk8b50cC", "title": "Method and apparatus of power management of processor", "published_by": "US Patent 8,458,498, 2013", "authors": ["E Rotem", "B Cooper", "G Therien", "E Weissmann", "A Aggarwal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11602832553998882499", "cited_by": 36.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:rO6llkc54NcC", "title": "Method and apparatus to control temperature of processor", "published_by": "US Patent 7,386,737, 2008", "authors": ["L Finkelstein", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10346898466499836760", "cited_by": 35.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:j8SEvjWlNXcC", "title": "SysScale: Exploiting multi-domain dynamic voltage and frequency scaling for energy efficient mobile processors", "published_by": "2020 ACM/IEEE 47th Annual International Symposium on Computer Architecture\u00a0\u2026, 2020", "authors": ["J Haj-Yahya", "M Alser", "J Kim", "AG Ya\u011fl\u0131k\u00e7\u0131", "N Vijaykumar", "E Rotem", "O Mutlu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3093269944152367604", "cited_by": 34.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:4fKUyHm3Qg0C", "title": "Techniques to manage operational parameters for a processor", "published_by": "US Patent 9,032,223, 2015", "authors": ["E Rotem", "E Distefano", "J Hermerding", "R Korner", "Y Yosef"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15116752644558660628", "cited_by": 32.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:hMod-77fHWUC", "title": "Device, system and method of thermal control", "published_by": "US Patent 7,461,272, 2008", "authors": ["E Rotem", "L Finkelstein"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8090587469612707717", "cited_by": 30.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:SeFeTyx0c_EC", "title": "Apparatus and method for high current protection", "published_by": "US Patent 8,539,269, 2013", "authors": ["E Rotem", "AN Ananthakrishnan", "D Rajwan", "K Luria", "R Korner", "D Baum"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9942775847125184365", "cited_by": 27.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:_Qo2XoVZTnwC", "title": "Techniques to manage power for a mobile device", "published_by": "US Patent App. 11/024,538, 2006", "authors": ["A Naveh", "E Rotem", "A Berkovits", "A Mendelson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6231800907262654699", "cited_by": 27.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:wbdj-CoPYUoC", "title": "Controlling current transients in a processor", "published_by": "US Patent 9,092,210, 2015", "authors": ["E Rotem", "N Rosenzweig", "D Rajwan", "N Shulman", "A Naveh", "E Weissmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16897460968467032295", "cited_by": 26.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:p2g8aNsByqUC", "title": "Adaptive thermal-based frequency-bounds control", "published_by": "US Patent 7,463,993, 2008", "authors": ["L Finkelstein", "E Rotem", "O Lamdan", "A Cohen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13707042673607293182", "cited_by": 26.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:P5F9QuxV20EC", "title": "Method and apparatus to estimate energy consumed by central processing unit core", "published_by": "US Patent 7,757,103, 2010", "authors": ["G Savransky", "E Rotem", "I Anati", "O Lamdan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13086146730744185501", "cited_by": 25.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:olpn-zPbct0C", "title": "Controlling standby power of low power devices", "published_by": "US Patent 7,401,241, 2008", "authors": ["E Rotem", "A Naveh", "A Kornfeld", "T Kurts"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17245073259957800608", "cited_by": 24.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:35r97b3x0nAC", "title": "Techniques for reducing the connected-standby energy consumption of mobile devices", "published_by": "2020 IEEE International Symposium on High Performance Computer Architecture\u00a0\u2026, 2020", "authors": ["J Haj-Yahya", "Y Sazeides", "M Alser", "E Rotem", "O Mutlu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7671359155180347347", "cited_by": 23.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:V3AGJWp-ZtQC", "title": "Operating point management in multi-core architectures", "published_by": "US Patent 9,619,009, 2017", "authors": ["E Rotem", "O Lamdan", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16581687130334799467", "cited_by": 23.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:1qzjygNMrQYC", "title": "Techniques and system for managing platform temperature", "published_by": "US Patent 9,268,378, 2016", "authors": ["E Rotem", "A Naveh", "D Rajwan", "N Shulman", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16684115977638360138", "cited_by": 23.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:dTyEYWd-f8wC", "title": "Methods, systems, and apparatuses to facilitate configuration of a hardware device in a platform", "published_by": "US Patent 9,171,165, 2015", "authors": ["R Efraim", "R Korner", "D Rajwan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8797674820108038790", "cited_by": 23.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:BqipwSGYUEgC", "title": "Method and apparatus to monitor power consumption of processor", "published_by": "US Patent 7,430,672, 2008", "authors": ["E Rotem", "O Lamdan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8376015444971018720", "cited_by": 22.0, "year": 2008.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:UxriW0iASnsC", "title": "H-EARtH: Heterogeneous multicore platform energy management", "published_by": "Computer 49 (10), 47-55, 2016", "authors": ["E Rotem", "UC Weiser", "A Mendelson", "R Ginosar", "E Weissmann", "Y Aizik"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13460596342362201522", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:_Ybze24A_UAC", "title": "Computing platform interface with memory management", "published_by": "US Patent 6,701,567, 2004", "authors": ["GMTPDAAADHJJSERKVSEWMKSJJAVNCMARRGM Doran"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8963939251230475132", "cited_by": 21.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:pqnbT2bcN3wC", "title": "Power management coordination in multi-core processors", "published_by": "US Patent 8,726,048, 2014", "authors": ["A Naveh", "E Rotem", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9783833655443369825", "cited_by": 20.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:eJXPG6dFmWUC", "title": "Method and apparatus for monitoring power in integrated circuits", "published_by": "US Patent App. 11/173,993, 2007", "authors": ["B Karr", "J Hermerding", "E Rotem", "O Lamdan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15953810543790917621", "cited_by": 20.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:35N4QoGY0k4C", "title": "Forcing a processor into a low power state", "published_by": "US Patent 9,760,158, 2017", "authors": ["E Weissmann", "Y Aizik", "D Rajwan", "N Rosenzweig", "E Rotem", "B Cooper", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9477906806279953942", "cited_by": 18.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:xtRiw3GOFMkC", "title": "Controlling power consumption through multiple power limits over multiple time intervals", "published_by": "US Patent App. 13/340,433, 2013", "authors": ["E Rotem", "AN Ananthakrishnan", "D Rajwan", "E Weissmann", "A Naveh", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13041959970676508502", "cited_by": 17.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:WbkHhVStYXYC", "title": "Power management for processing unit", "published_by": "US Patent 8,386,807, 2013", "authors": ["E Rotem", "D Baum", "R Doron", "O Vikinski", "R Korner", "K Luria"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14017346316070424036", "cited_by": 17.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:vRqMK49ujn8C", "title": "Method and apparatus to control current transients in a processor", "published_by": "US Patent 9,411,395, 2016", "authors": ["N Rosenzweig", "Z Sperber", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15011699649940337794", "cited_by": 16.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:aqlVkmm33-oC", "title": "Mapping a performance request to an operating frequency in a processor", "published_by": "US Patent 9,348,401, 2016", "authors": ["E Weissmann", "E Rotem", "P Diefenbaugh", "G Therien", "N Rosenzweig"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3969632458134125202", "cited_by": 16.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:zA6iFVUQeVQC", "title": "User level control of power management policies", "published_by": "US Patent 9,098,261, 2015", "authors": ["KV Sistla", "J Shrall", "SH Gunther", "E Rotem", "A Naveh", "E Weissmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10718206169180402670", "cited_by": 16.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:Wp0gIr-vW9MC", "title": "Efficient integrated switching voltage regulator comprising switches coupled to bridge drivers to provide regulated power supply to power domains", "published_by": "US Patent 9,003,209, 2015", "authors": ["G Sizikov", "M Zelikson", "E Rotem", "E Fayneh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4163706819873572211", "cited_by": 16.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:2osOgNQ5qMEC", "title": "Compiler-directed power management for superscalars", "published_by": "ACM Transactions on Architecture and Code Optimization (TACO) 11 (4), 1-21, 2015", "authors": ["J Haj-Yihia", "YB Asher", "E Rotem", "A Yasin", "R Ginosar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=849825535274319705", "cited_by": 16.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:0EnyYjriUFMC", "title": "Method and apparatus for electrical isolation of semiconductor device", "published_by": "US Patent 7,501,699, 2009", "authors": ["P Gauche", "R Mongia", "A Waizman", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2437676567877664997", "cited_by": 16.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:hC7cP41nSMkC", "title": "Enhancing power-performance efficiency in a computer system when bursts of activity occurs when operating in low power", "published_by": "US Patent 9,600,058, 2017", "authors": ["HA Salah", "E Weissmann", "E Rotem", "PS Diefenbaugh", "JD Schwartz", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5107081833055550893", "cited_by": 15.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:fQNAKQ3IYiAC", "title": "Dynamically managing thermal levels in a processing system", "published_by": "US Patent 7,934,110, 2011", "authors": ["L Finkelstein", "A Cohen", "R Ronen", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15858075313217961228", "cited_by": 15.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:9vf0nzSNQJEC", "title": "Efficiency-based determination of operational characteristics", "published_by": "US Patent App. 12/122,221, 2009", "authors": ["D Baum", "D Rybnikov", "E Rotem", "R Komer"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13343012744459180298", "cited_by": 15.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:pyW8ca7W8N0C", "title": "System and method to profile an unconstrained power of a processor", "published_by": "US Patent App. 11/025,171, 2006", "authors": ["O Lamdan", "E Rotem", "L Finkelstein"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12025429056338436760", "cited_by": 15.0, "year": 2006.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:tuHXwOkdijsC", "title": "Intel alder lake cpu architectures", "published_by": "IEEE Micro 42 (3), 13-19, 2022", "authors": ["E Rotem", "A Yoaz", "L Rappoport", "SJ Robinson", "JY Mandelblat", "A Gihon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6661460834063971817", "cited_by": 14.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:tYavs44e6CUC", "title": "Alder lake architecture", "published_by": "2021 IEEE Hot Chips 33 Symposium (HCS), 1-23, 2021", "authors": ["E Rotem", "Y Mandelblat", "V Basin", "E Weissmann", "A Gihon", "R Chabukswar", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=665805391613966056", "cited_by": 14.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:YFjsv_pBGBYC", "title": "A comprehensive evaluation of power delivery schemes for modern microprocessors", "published_by": "20th International Symposium on Quality Electronic Design (ISQED), 123-130, 2019", "authors": ["J Haj-Yahya", "E Rotem", "A Mendelson", "A Chattopadhyay"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8369697713330711353", "cited_by": 14.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:geHnlv5EZngC", "title": "Controlling performance states of processing engines of a processor", "published_by": "US Patent 9,760,160, 2017", "authors": ["E Weissmann", "E Rotem", "HA Salah", "Y Aizik", "D Rajwan", "N Rosenzweig", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15512454180289216158", "cited_by": 14.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:Tyk-4Ss8FVUC", "title": "Controlling a guaranteed frequency of a processor", "published_by": "US Patent 9,710,043, 2017", "authors": ["E Weissmann", "HA Salah", "E Rotem", "GM Therien", "N Shulman", "E Natanzon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1236770129340215026", "cited_by": 14.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:sSrBHYA8nusC", "title": "Adjusting power consumption of a processing element based on types of workloads to be executed", "published_by": "US Patent 9,652,018, 2017", "authors": ["E Rotem", "N Rosenzweig", "D Rajwan", "A Naveh", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15326185521955378332", "cited_by": 14.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:_FxGoFyzp5QC", "title": "Determining an effective stress level on a processor", "published_by": "US Patent 9,098,561, 2015", "authors": ["D Shapira", "E Rotem", "DR Moran"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1911793085493946693", "cited_by": 14.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:a0OBvERweLwC", "title": "Method and apparatus for on-die temperature sensing and control", "published_by": "US Patent App. 12/651,435, 2010", "authors": ["E Rotem", "JG Hermerding", "E Distefano", "B Cooper"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11635682180136358169", "cited_by": 14.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:maZDTaKrznsC", "title": "Dynamically controlling cache size to maximize energy efficiency", "published_by": "US Patent 9,471,490, 2016", "authors": ["AN Ananthakrishnan", "E Rotem", "E Weissmann", "D Rajwan", "N Shulman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7718120189147525900", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:2P1L_qKh6hAC", "title": "Inside 6th gen Intel\u00aeCore\u2122: New microarchitecture code named skylake", "published_by": "2016 IEEE Hot Chips 28 Symposium (HCS), 1-39, 2016", "authors": ["I Anati", "D Blythe", "J Doweck", "H Jiang", "W Kao", "J Mandelblat", "L Rappoport", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9532110939735266177", "cited_by": 13.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:k_IJM867U9cC", "title": "Dynamic bus parking", "published_by": "US Patent 7,529,955, 2009", "authors": ["T Kurts", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7705103545752284218", "cited_by": 13.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:hFOr9nPyWt4C", "title": "Method and apparatus to calibrate thermometer", "published_by": "US Patent 7,181,357, 2007", "authors": ["E Rotem", "B Cooper", "B Karr", "R Rangarajan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5446994848010957704", "cited_by": 12.0, "year": 2007.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:zYLM7Y9cAGgC", "title": "Mechanism for saving and retrieving micro-architecture context", "published_by": "US Patent 11,243,768, 2022", "authors": ["E Rotem", "E Weissmann", "B Ginzburg", "A Naveh", "N Shulman", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18032412987090601339", "cited_by": 11.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:Se3iqnhoufwC", "title": "Overheat detection in thermally controlled devices", "published_by": "US Patent 7,656,635, 2010", "authors": ["E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2270906112704645357", "cited_by": 11.0, "year": 2010.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:JoZmwDi-zQgC", "title": "Power reduction apparatus and method", "published_by": "US Patent App. 12/215,289, 2009", "authors": ["M Levit", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6493868152748135194", "cited_by": 11.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:bnK-pcrLprsC", "title": "Current control for a multicore processor", "published_by": "US Patent 10,613,611, 2020", "authors": ["A Gendler", "E Rotem", "N Rosenzweig", "KV Sistla", "AV Choubal", "A Varma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=664278595285846856", "cited_by": 10.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:J-pR_7NvFogC", "title": "Dynamically updating at least one power management operational parameter pertaining to a turbo mode of a processor for increased performance", "published_by": "US Patent 9,983,644, 2018", "authors": ["S Zobel", "M Levit", "E Rotem", "E Weissmann", "D Rajwan", "D Shapira", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16767769623554706540", "cited_by": 10.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:4TOpqqG69KYC", "title": "System maximum current protection", "published_by": "US Patent 9,477,243, 2016", "authors": ["E Rotem", "N Rosenzweig", "D Rajwan", "N Shulman", "G Leibovich", "T Ziv", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3836146837188489672", "cited_by": 10.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:qxL8FJ1GzNcC", "title": "Total platform power control", "published_by": "US Patent 9,395,774, 2016", "authors": ["E Rotem", "IIJG Hermerding", "R Ma", "JP Rodriguez", "N Rosenzweig"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3878034740935538730", "cited_by": 10.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:LPZeul_q3PIC", "title": "Dynamically allocating a power budget over multiple domains of a processor", "published_by": "US Patent 8,775,833, 2014", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "E Weissmann", "N Shulman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15680813037857611243", "cited_by": 10.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:3fE2CSJIrl8C", "title": "Method and apparatus for measurement of electronics device skin temperature", "published_by": "US Patent 7,563,024, 2009", "authors": ["E Rotem", "RK Mongia"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3120343907386784051", "cited_by": 10.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:_kc_bZDykSQC", "title": "System power management", "published_by": "US Patent 10,423,202, 2019", "authors": ["E Rotem", "TF Schiff", "D Rajwan", "JM Jull", "IIJG Hermerding", "N Rosenzweig", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11296765851097665562", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:eMMeJKvmdy0C", "title": "Controlling a performance state of a processor using a combination of package and thread hint information", "published_by": "US Patent 10,379,904, 2019", "authors": ["E Weissmann", "I Hirsh", "E Rotem", "D Rajwan", "AN Ananthakrishnan", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17483884648594105900", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:ML0RJ9NH7IQC", "title": "Controlling forced idle state operation in a processor", "published_by": "US Patent 10,324,519, 2019", "authors": ["E Weissmann", "E Rotem", "Y Aizik", "D Rajwan", "G Leibovich", "N Shulman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14498435286435711076", "cited_by": 9.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:_xSYboBqXhAC", "title": "Method, apparatus, and system for energy efficiency and energy conservation by mitigating performance variations between integrated circuit devices", "published_by": "US Patent 9,753,516, 2017", "authors": ["RD Wells", "AN Ananthakrishnan", "E Rotem", "D Rajwan", "GA Andrew"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12441512898898486204", "cited_by": 9.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:vV6vV6tmYwMC", "title": "Extension of CPU context-state management for micro-architecture state", "published_by": "US Patent 9,361,101, 2016", "authors": ["E Rotem", "E Weissmann", "M Mishaeli", "B Ginzburg", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9401598383622161268", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:SdhP9T11ey4C", "title": "DR amd Avinash Ananthakrishnan, and E. Weissmann.\u201cPower management architecture of the 2nd generation Intel Core microarchitecture, formerly codenamed Sandy Bridge\u201d", "published_by": "Hot Chips, 2011", "authors": ["E Rotem", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10911404579653905942", "cited_by": 9.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:ipzZ9siozwsC", "title": "FlexWatts: A Power-and Workload-Aware Hybrid Power Delivery Network for Energy-Efficient Microprocessors", "published_by": "2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture\u00a0\u2026, 2020", "authors": ["J Haj-Yahya", "M Alser", "JS Kim", "L Orosa", "E Rotem", "A Mendelson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8451964139916139195", "cited_by": 8.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:tS2w5q8j5-wC", "title": "Power management and protection", "published_by": "US Patent 10,739,842, 2020", "authors": ["E Gorbatov", "AB Uan-Zo-Li", "M Abozaed", "E Rotem", "TF Schiff", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14565019332625966325", "cited_by": 8.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:uLbwQdceFCQC", "title": "Mapping a performance request to an operating frequency in a processor", "published_by": "US Patent 10,175,740, 2019", "authors": ["E Weissmann", "E Rotem", "P Diefenbaugh", "G Therien", "N Rosenzweig"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4605397243402157054", "cited_by": 8.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:BwyfMAYsbu0C", "title": "Computing platform interface with memory management", "published_by": "US Patent 10,007,528, 2018", "authors": ["GM Therien", "P Diefenbaugh", "A Aggarwal", "AD Henroid", "JJ Shrall", "E Rotem", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16615145183174421346", "cited_by": 8.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:UeHWp8X0CEIC", "title": "Providing lifetime statistical information for a processor", "published_by": "US Patent 9,904,339, 2018", "authors": ["D Shapira", "E Rotem", "D Rajwan", "N Shulman", "E Natanzon", "N Rosenzweig"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1166368056573071678", "cited_by": 8.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=20&pagesize=80&citation_for_view=fkFQ4DcAAAAJ:SP6oXDckpogC", "title": "Processor operating by selecting smaller of requested frequency and an energy performance gain (EPG) frequency", "published_by": "US Patent 9,671,853, 2017", "authors": ["Y Aizik", "E Weissmann", "E Rotem", "Y Sabin", "D Rajwan", "A Yasin"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13598638762375705931", "cited_by": 8.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:TIZ-Mc8IlK0C", "title": "BurstLink: Techniques for Energy-Efficient Video Display for Conventional and Virtual Reality Systems", "published_by": "MICRO-54: 54th Annual IEEE/ACM International Symposium on Microarchitecture\u00a0\u2026, 2021", "authors": ["J Haj-Yahya", "J Park", "R Bera", "J G\u00f3mez Luna", "E Rotem", "T Shahroodi", "J Kim", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3323574175831622167", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:fPk4N6BV_jEC", "title": "Power management based on real time platform power sensing", "published_by": "US Patent 11,054,877, 2021", "authors": ["D Shapira", "AK Enamandram", "D Cartagena", "K Sistla", "JP Rodriguez", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=906012071240417305", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:dshw04ExmUIC", "title": "Mechanism for saving and retrieving micro-architecture context", "published_by": "US Patent 10,191,742, 2019", "authors": ["E Rotem", "E Weissmann", "B Ginzburg", "A Naveh", "N Shulman", "R Ronen"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=776429217462264708", "cited_by": 7.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:cFHS6HbyZ2cC", "title": "Dynamically controlling cache size to maximize energy efficiency", "published_by": "US Patent 10,067,553, 2018", "authors": ["AN Ananthakrishnan", "E Rotem", "E Weissmann", "D Rajwan", "N Shulman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7227495848800499126", "cited_by": 7.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:u-x6o8ySG0sC", "title": "Apparatus and method for controlling the reliability stress rate on a processor", "published_by": "US Patent 9,317,389, 2016", "authors": ["D Shapira", "KV Sistla", "E Rotem", "N Shulman", "S Zobel", "A Chu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=341297328005768201", "cited_by": 7.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:J_g5lzvAfSwC", "title": "User level control of power management policies", "published_by": "US Patent 9,170,624, 2015", "authors": ["KV Sistla", "J Shrall", "SH Gunther", "E Rotem", "A Naveh", "E Weissmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9188985807869565309", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:HDshCWvjkbEC", "title": "Controlling power consumption by power management link", "published_by": "US Patent 9,612,652, 2017", "authors": ["N Rosenzweig", "E Rotem", "J Haj-Yihia", "O Falik"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5832151786821463947", "cited_by": 6.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:W7OEmFMy1HYC", "title": "Controlling temperature of multiple domains of a multi-domain processor using a cross-domain margin", "published_by": "US Patent 9,235,254, 2016", "authors": ["AN Ananthakrishnan", "T Ziv", "D Rajwan", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1417306506058701432", "cited_by": 6.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:9ZlFYXVOiuMC", "title": "Managing power consumption in a multi-core processor", "published_by": "US Patent 9,075,614, 2015", "authors": ["E Fetzer", "R Riedlinger", "D Soltis", "W Bowhill", "S Shrimali", "K Sistla", "E Rotem", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4488217112367592792", "cited_by": 6.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:LkGwnXOMwfcC", "title": "Overheat detection in thermally controlled devices", "published_by": "US Patent 8,184,422, 2012", "authors": ["E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2123875260858158815", "cited_by": 6.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:KxtntwgDAa4C", "title": "Processor having accelerated user responsiveness in constrained environment", "published_by": "US Patent 10,281,975, 2019", "authors": ["E Rotem", "D Rajwan", "E Weissmann", "N Rosenzweig", "E Distefano", "IF Santos", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=342390476003490994", "cited_by": 5.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:TFP_iSt0sucC", "title": "Integrating a power arbiter in a processor", "published_by": "US Patent 10,001,822, 2018", "authors": ["A Ganor", "E Rotem", "N Winer", "O Vikinski"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12118391906720503757", "cited_by": 5.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:YOwf2qJgpHMC", "title": "Computing system and processor with fast power surge detection and instruction throttle down to provide for low cost power supply unit", "published_by": "US Patent 9,846,463, 2017", "authors": ["K Sistla", "MM Rowland", "E Rotem", "BJ Griffith", "A Varma", "A Suryanarayanan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3758127549268554890", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:mVmsd5A6BfQC", "title": "Power consumption monitoring device for a power source", "published_by": "US Patent 9,500,714, 2016", "authors": ["E Rotem", "N Rosenzweig", "JA Carlson", "PR Lehwalder", "N Shulman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4324534095851678186", "cited_by": 5.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:XiVPGOgt02cC", "title": "Method and apparatus of power management of processor", "published_by": "US Patent 8,874,947, 2014", "authors": ["E Rotem", "B Cooper", "G Therien", "E Weissmann", "A Aggarwal"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17107615080760115390", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:D03iK_w7-QYC", "title": "Operating point management in multi-core architectures", "published_by": "US Patent App. 14/142,822, 2014", "authors": ["E Rotem", "O Lamdan", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11703822007608831456", "cited_by": 5.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:iH-uZ7U-co4C", "title": "Power management for multiple processor cores", "published_by": "US Patent App. 13/847,392, 2013", "authors": ["L Finkelstein", "E Rotem", "A Cohen", "R Ronen", "D Rajwan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6988233474713337534", "cited_by": 5.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:eq2jaN3J8jMC", "title": "Analysis of The Enhanced Intel\u00ae Speedstep\u00ae Technology of the Pentium\u00ae M Processor", "published_by": "Proceedings of the First Workshop on Temperature-Aware Computer Systems (TACS-1), 2004", "authors": ["E Rotem", "A Mendelson", "A Naveh", "M Moffie"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18195352143990968258", "cited_by": 5.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:L7CI7m0gUJcC", "title": "Application priority based power management for a computer device", "published_by": "US Patent App. 16/633,120, 2021", "authors": ["E Rotem", "E Weissmann", "D Rajwan", "Y Aizik", "E Natanzon", "N Rosenzweig", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14396514856894873672", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:abG-DnoFyZgC", "title": "Thread scheduling using processing engine information", "published_by": "US Patent 10,545,793, 2020", "authors": ["AN Ananthakrishnan", "V Dhanraj", "RJ Fenger", "V Garg", "E Gorbatov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12405154547678130013", "cited_by": 4.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:KlAtU1dfN6UC", "title": "System, apparatus and method for loose lock-step redundancy power management", "published_by": "US Patent 10,429,919, 2019", "authors": ["E Rotem", "E Weissmann", "D Rajwan", "N Rosenzweig", "Y Aizik"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7202851935668004218", "cited_by": 4.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:uWQEDVKXjbEC", "title": "Providing an interface for demotion control information in a processor", "published_by": "US Patent 10,379,596, 2019", "authors": ["E Weissmann", "N Rosenzweig", "E Rotem", "Y Ben-Raphael", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17116905780265465962", "cited_by": 4.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:IWHjjKOFINEC", "title": "Performance scalability prediction", "published_by": "US Patent 9,829,957, 2017", "authors": ["A Yasin", "N Rosenzweig", "E Weissmann", "EE Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5058242221209832712", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:QIV2ME_5wuYC", "title": "Method and apparatus for determining thread execution parallelism", "published_by": "US Patent 9,684,541, 2017", "authors": ["E Weissmann", "A Gihon", "E Rotem", "PS Diefenbaugh", "EC Samson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4649259707776276994", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:qUcmZB5y_30C", "title": "Controlling a turbo mode frequency of a processor", "published_by": "US Patent 9,618,997, 2017", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "E Weissmann", "R Wells", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5093274677035211045", "cited_by": 4.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:u9iWguZQMMsC", "title": "Controlling a turbo mode frequency of a processor", "published_by": "US Patent 9,292,068, 2016", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "E Weissmann", "R Wells", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13727004280678858680", "cited_by": 4.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:CHSYGLWDkRkC", "title": "Dynamically allocating a power budget over multiple domains of a processor", "published_by": "US Patent 9,081,557, 2015", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "E Weissmann", "N Shulman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13049438235344437662", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:u5HHmVD_uO8C", "title": "Energy management of highly dynamic server workloads in an heterogeneous data center", "published_by": "2014 24th International Workshop on Power and Timing Modeling, Optimization\u00a0\u2026, 2014", "authors": ["E Rotem", "UC Weisser", "A Mendelson", "A Yassin", "R Ginosar"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=263127019353568559", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:z_wVstp3MssC", "title": "Method and apparatus for providing power state information using in-band signaling", "published_by": "US Patent 10,474,216, 2019", "authors": ["D Rajwan", "D Shapira", "I Feit", "N Shulman", "T Kuzi", "E Weissmann", "T Ziv", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1759201868687282446", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:ufrVoPGSRksC", "title": "Controlling performance states of processing engines of a processor", "published_by": "US Patent 10,372,198, 2019", "authors": ["E Weissmann", "E Rotem", "HA Salah", "Y Aizik", "D Rajwan", "N Rosenzweig", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3491019292363134087", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:NhqRSupF_l8C", "title": "Forcing a processor into a low power state", "published_by": "US Patent 10,345,889, 2019", "authors": ["E Weissmann", "Y Aizik", "D Rajwan", "N Rosenzweig", "E Rotem", "B Cooper", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1463950149788781706", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:5ugPr518TE4C", "title": "System, Apparatus And Method For Performing In-Field Self-Testing Of A Processor", "published_by": "US Patent App. 15/599,587, 2018", "authors": ["A Gendler", "E Rotem", "D Rajwan", "E Weissmann", "M Mishaeli", "I Zegelman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16910766753130150281", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:dhFuZR0502QC", "title": "Collaborative processor and system performance and power management", "published_by": "US Patent 9,454,379, 2016", "authors": ["GM Therien", "PS Diefenbaugh", "A Aggarwal", "AD Henroid", "JJ Shrall", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4807664312912125537", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:M3NEmzRMIkIC", "title": "Collaborative processor and system performance and power management", "published_by": "US Patent 9,442,739, 2016", "authors": ["GM Therien", "PS Diefenbaugh", "A Aggarwal", "AD Henroid", "JJ Shrall", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7748111460481705857", "cited_by": 3.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:UHK10RUVsp4C", "title": "Ball collector for cleaning systems used for fluid conducting tubing", "published_by": "US Patent 6,728,988, 2004", "authors": ["L Chaffee", "T Loper"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5482062620248748409", "cited_by": 3.0, "year": 2004.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:b1wdh0AR-JQC", "title": "DarkGates: A Hybrid Power-Gating Architecture to Mitigate the Performance Impact of Dark-Silicon in High Performance Processors", "published_by": "2022 IEEE International Symposium on High-Performance Computer Architecture\u00a0\u2026, 2022", "authors": ["JH Yahya", "JS Kim", "AG Ya\u011fl\u0131k\u00e7\u0131", "J Park", "E Rotem", "Y Sazeides", "O Mutlu"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17450094613652340926", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:9Nmd_mFXekcC", "title": "Controlling power state demotion in a processor", "published_by": "US Patent 11,216,276, 2022", "authors": ["E Weissmann", "H Abu-Salah", "D Lederman", "N Rosenzweig", "E Rotem", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13924490369537318836", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:M3ejUd6NZC8C", "title": "System, apparatus and method for responsive autonomous hardware performance state control of a processor", "published_by": "US Patent 10,955,899, 2021", "authors": ["HA Salah", "E Rotem", "E Weissmann", "Y Aizik", "DD Lederman"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9543462565125875787", "cited_by": 2.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:5awf1xo2G04C", "title": "System, apparatus and method for processor-external override of hardware performance state control of a processor", "published_by": "US Patent 10,620,682, 2020", "authors": ["N Gupta", "I Hirsh", "E Natanzon", "N Rosenzweig", "E Rotem", "GM Therien", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7132416171221322672", "cited_by": 2.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:Mojj43d5GZwC", "title": "User level control of power management policies", "published_by": "US Patent 10,372,197, 2019", "authors": ["KV Sistla", "J Shrall", "SH Gunther", "E Rotem", "A Naveh", "E Weissmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18380932737796022167", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:LjlpjdlvIbIC", "title": "Processor, method, and system for reducing latency in accessing remote registers", "published_by": "US Patent App. 15/858,878, 2019", "authors": ["E Weissmann", "A Gendler", "E Rotem", "M Cohen", "AK Mallick", "JW Brandt", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13238783450566395265", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:4OULZ7Gr8RgC", "title": "Management of system current constraints with current limits for individual engines", "published_by": "US Patent 10,268,255, 2019", "authors": ["N Rosenzweig", "E Rotem", "A Gendler", "A Varma"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15338776257424513037", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:IjCSPb-OGe4C", "title": "Thread scheduling using processing engine information", "published_by": "US Patent App. 15/720,222, 2019", "authors": ["A Ananthakrishnan", "V Dhanraj", "R Fenger", "V Garg", "E Gorbatov", "S Gunter", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1192794783208007412", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:dQ2og3OwTAUC", "title": "Processor voltage control using running average value", "published_by": "US Patent 10,228,755, 2019", "authors": ["D Rajwan", "E Rotem", "AN Ananthakrishnan", "A Varma", "A Ganor", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13587341781731341474", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:q3oQSFYPqjQC", "title": "Collaborative processor and system performance and power management", "published_by": "US Patent 10,108,433, 2018", "authors": ["GM Therien", "PS Diefenbaugh", "A Aggarwal", "AD Henroid", "JJ Shrall", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5271480971091040281", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:738O_yMBCRsC", "title": "Power consumption monitoring device for a power source", "published_by": "US Patent 9,995,791, 2018", "authors": ["E Rotem", "N Rosenzweig", "JA Carlson", "PR Lehwalder", "N Shulman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14124623982592936472", "cited_by": 2.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:VOx2b1Wkg3QC", "title": "Method and apparatus for selecting an interconnect frequency in a computing system", "published_by": "US Patent 9,811,355, 2017", "authors": ["N Rosenzweig", "E Rotem", "D Rajwan", "N Shulman", "E Weissmann"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15888744079179145845", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:ZeXyd9-uunAC", "title": "Operating point management in multi-core architectures", "published_by": "US Patent 9,785,226, 2017", "authors": ["E Rotem", "O Lamdan", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4906519825285634921", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:9yKSN-GCB0IC", "title": "Enabling a non-core domain to control memory bandwidth in a processor", "published_by": "US Patent 9,354,692, 2016", "authors": ["AN Ananthakrishnan", "IM Sodhi", "E Rotem", "D Rajwan", "E Weissmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=712706895721193608", "cited_by": 2.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:RGFaLdJalmkC", "title": "Controlling operating frequency of a core domain based on operating condition of a non-core domain of a multi-domain processor", "published_by": "US Patent 9,176,565, 2015", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "JJ Shrall", "EC Samson", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8690052086457720070", "cited_by": 2.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:AXPGKjj_ei8C", "title": "Controlling power supply unit power consumption during idle state", "published_by": "US Patent App. 14/211,987, 2014", "authors": ["E Rotem", "BJ Gould", "IIJG Hermerding", "JP Rodriguez", "A Naveh", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18309158699645370144", "cited_by": 2.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:MLfJN-KU85MC", "title": "Power management for multiple processor cores", "published_by": "Retrieved November 18, 2020, 2013", "authors": ["L Finkelstein", "E Rotem", "A Cohen", "R Ronen", "D Rajwan"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8461685049974445091", "cited_by": 2.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:NaGl4SEjCO4C", "title": "Dynamic Bus Parking", "published_by": "US Patent App. 12/435,784, 2009", "authors": ["T Kurts", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9124563206586124782", "cited_by": 2.0, "year": 2009.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:KUbvn5osdkgC", "title": "Apparatuses, methods, and systems for instructions to request a history reset of a processor core", "published_by": "US Patent 11,436,018, 2022", "authors": ["E Weissmann", "M Charney", "M Mishaeli", "R Valentine", "I Ravid", "JW Brandt", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8200609627759570750", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:AvfA0Oy_GE0C", "title": "BurstLink: Techniques for Energy-Efficient Conventional and Virtual Reality Video Display", "published_by": "arXiv preprint arXiv:2104.05119, 2021", "authors": ["J Haj-Yahya", "J Park", "R Bera", "JG Luna", "E Rotem", "T Shahroodi", "J Kim", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8607909350390046634", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:Zph67rFs4hoC", "title": "Autonomous c-state algorithm and computational engine alignment for improved processor power efficiency", "published_by": "US Patent 10,884,483, 2021", "authors": ["J Haj-Yihia", "E Weissmann", "VSR Degalahal", "N Shulman", "T Kuzi", "I Franko", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18334394880849374280", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:yB1At4FlUx8C", "title": "Thread Scheduling Using Processing Engine Information", "published_by": "US Patent App. 16/740,794, 2020", "authors": ["AN Ananthakrishnan", "V Dhanraj", "RJ Fenger", "V Garg", "E Gorbatov", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6694729151792709389", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:nrtMV_XWKgEC", "title": "Leakage degradation control and measurement", "published_by": "US Patent App. 16/833,328, 2020", "authors": ["O Zonensain", "R Rechter", "A Reshef", "M Levit", "N Shulman", "E Rotem"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13326552378968839653", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:ye4kPcJQO24C", "title": "Enabling a non-core domain to control memory bandwidth in a processor", "published_by": "US Patent 10,705,588, 2020", "authors": ["AN Ananthakrishnan", "IM Sodhi", "E Rotem", "D Rajwan", "E Weissmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17580982321442618094", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:TQgYirikUcIC", "title": "Multi-level loops for computer processor control", "published_by": "US Patent 10,678,319, 2020", "authors": ["D Rajwan", "E Rotem", "E Weissmann", "AN Ananthakrishnan", "D Shapira"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17738686019909686135", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:W5xh706n7nkC", "title": "Collaborative processor and system performance and power management", "published_by": "US Patent 10,275,260, 2019", "authors": ["GM Therien", "PS Diefenbaugh", "A Aggarwal", "AD Henroid", "JJ Shrall", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11176605590321472554", "cited_by": 1.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:_Re3VWB3Y0AC", "title": "Extension of CPU context-state management for micro-architecture state", "published_by": "US Patent 10,127,039, 2018", "authors": ["E Rotem", "E Weissmann", "M Mishaeli", "B Ginzburg", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16902851975538261562", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:7T2F9Uy0os0C", "title": "Enabling a non-core domain to control memory bandwidth in a processor", "published_by": "US Patent 10,037,067, 2018", "authors": ["AN Ananthakrishnan", "IM Sodhi", "E Rotem", "D Rajwan", "E Weissmann", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9747235371955654146", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:4MWp96NkSFoC", "title": "Operating point management in multi-core architectures", "published_by": "US Patent 10,013,047, 2018", "authors": ["E Rotem", "O Lamdan", "A Naveh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7206035090637789724", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:HE397vMXCloC", "title": "Enhancing power-performance efficiency in a computer system when bursts of activity occurs when operating in low power", "published_by": "US Patent 10,007,321, 2018", "authors": ["HA Salah", "E Weissmann", "E Rotem", "PS Diefenbaugh", "JD Schwartz", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15192416292910484912", "cited_by": 1.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:e5wmG9Sq2KIC", "title": "Efficient integrated switching voltage regulator", "published_by": "US Patent 9,477,291, 2016", "authors": ["G Sizikov", "M Zelikson", "E Rotem", "E Fayneh"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6179863347556100894", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:bEWYMUwI8FkC", "title": "Restricting clock signal delivery in a processor", "published_by": "US Patent 9,471,088, 2016", "authors": ["A Gendler", "E Rotem", "J Mandelblat", "A Lyakhov", "L Novakovsky", "G Leifman", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7117146936024525041", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:7PzlFSSx8tAC", "title": "Power monitor for an electronic device", "published_by": "US Patent App. 15/037,423, 2016", "authors": ["RM Ma", "JG Hermerding II", "E Rotem", "JP Rodriguez", "JA Carlson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4815544001633025394", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:Dip1O2bNi0gC", "title": "Apparatuses, methods, and systems for instructions to request a history reset of a processor core", "published_by": "US Patent App. 18/311,810, 2023", "authors": ["E Weissmann", "M Charney", "M Mishaeli", "R Valentine", "I Ravid", "JW Brandt", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:xtoqd-5pKcoC", "title": "Intel\u00ae Energy Efficiency Architecture", "published_by": "2023 IEEE Hot Chips 35 Symposium (HCS), 1-17, 2023", "authors": ["E Rotem"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:kz9GbA2Ns4gC", "title": "System, apparatus and method for responsive autonomous hardware performance state control of a processor", "published_by": "US Patent 11,669,146, 2023", "authors": ["HA Salah", "E Rotem", "E Weissman", "Y Aizik", "DD Lederman"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:PoWvk5oyLR8C", "title": "Processor Having Accelerated User Responsiveness In Constrained Environment", "published_by": "US Patent App. 17/880,985, 2023", "authors": ["E Rotem", "D Rajwan", "E Weissmann", "N Rosenzweig", "E Distefano", "IF Santos", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:epqYDVWIO7EC", "title": "Methods and apparatus to improve computing device power management", "published_by": "US Patent 11,650,648, 2023", "authors": ["CL Nge", "M Domeika", "S Soe", "IIJ Hermerding", "W Zhongsheng", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:i2xiXl-TujoC", "title": "Apparatuses, methods, and systems for instructions to request a history reset of a processor core", "published_by": "US Patent 11,645,080, 2023", "authors": ["E Weissmann", "M Charney", "M Mishaeli", "R Valentine", "I Ravid", "JW Brandt", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:SpbeaW3--B0C", "title": "Multi-level loops for computer processor control", "published_by": "US Patent App. 18/048,593, 2023", "authors": ["D Rajwan", "E Rotem", "E Weissmann", "AN Ananthakrishnan", "D Shapira"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:URolC5Kub84C", "title": "System, apparatus and method for adaptive operating voltage in a field programmable gate array (FPGA)", "published_by": "US Patent 11,593,544, 2023", "authors": ["E Rotem", "B Mishori", "E Dagan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:S16KYo8Pm5AC", "title": "Device, method and system to provide thread scheduling hints to a software process", "published_by": "US Patent App. 17/374,728, 2023", "authors": ["V Bassin", "E Weissmann", "E Rotem", "J Mandelblat"], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:vDijr-p_gm4C", "title": "Power control arbitration", "published_by": "US Patent 11,543,878, 2023", "authors": ["E Rotem", "E Weissmann", "E DeHaemer", "A Gendler", "N Shulman", "K Sistla", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:e_rmSamDkqQC", "title": "Predictable battery power management apparatus and method", "published_by": "US Patent App. 17/354,944, 2022", "authors": ["W Zhongsheng", "CL Nge", "SL Yeap", "E Rotem", "J Hermerding II", "A Wadaa"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:uc_IGeMz5qoC", "title": "Multi-level loops for computer processor control", "published_by": "US Patent 11,481,013, 2022", "authors": ["D Rajwan", "E Rotem", "E Weissmann", "AN Ananthakrishnan", "D Shapira"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:-FonjvnnhkoC", "title": "System, Apparatus And Method For Loose Lock-Step Redundancy Power Management", "published_by": "US Patent App. 17/824,984, 2022", "authors": ["E Rotem", "E Weissmann", "D Rajwan", "N Rosenzweig", "Y Aizik"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:kuK5TVdYjLIC", "title": "Processor having accelerated user responsiveness in constrained environment", "published_by": "US Patent 11,435,816, 2022", "authors": ["E Rotem", "D Rajwan", "E Weissmann", "N Rosenzweig", "E Distefano", "IF Santos", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:ILKRHgRFtOwC", "title": "Apparatus and method for adaptively scheduling work on heterogeneous processing resources", "published_by": "US Patent 11,436,118, 2022", "authors": ["E Weissmann", "O Barak", "R Chabukswar", "R Fenger", "E Gorbatov", "M Gupta", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:g3aElNc5_aQC", "title": "System, apparatus and method for loose lock-step redundancy power management", "published_by": "US Patent 11,402,891, 2022", "authors": ["E Rotem", "E Weissmann", "D Rajwan", "N Rosenzweig", "Y Aizik"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:M7yex6snE4oC", "title": "Multi-level cpu high current protection", "published_by": "US Patent App. 17/706,118, 2022", "authors": ["E Rotem", "N Rosenzweig", "D Rajwan", "A Naveh", "E Weissmann"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:k8Z6L05lTy4C", "title": "Current control for a multicore processor", "published_by": "US Patent App. 17/563,605, 2022", "authors": ["A Gendler", "E Rotem", "N Rosenzweig", "KV Sistla", "AV Choubal", "A Varma"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:VaXvl8Fpj5cC", "title": "Dynamic energy performance preference based on workloads using an adaptive algorithm", "published_by": "US Patent App. 17/442,374, 2022", "authors": ["P Sakarda", "E Rotem", "E Weissmann", "HA Salah", "H Beja", "R Fenger", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:LI9QrySNdTsC", "title": "Apparatuses, methods, and systems for hardware control of processor performance levels", "published_by": "US Patent App. 17/527,929, 2022", "authors": ["E Weissmann", "E Rotem", "D Rajwan", "HA Salah", "A Gur", "GM Therien", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:lmc2jWPfTJgC", "title": "Device, method and system for transparently changing a frequency of an interconnect fabric", "published_by": "US Patent App. 17/440,688, 2022", "authors": ["C Ranel", "CJ Lake", "H Doshi", "I Melamed", "V Degalahal", "Y Sabin", "R Patel", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:0KyAp5RtaNEC", "title": "Utilization metrics for processing engines", "published_by": "US Patent 11,354,213, 2022", "authors": ["HA Salah", "AL Brown", "RJ Fenger", "DS Kirubakaran", "AK Mallick", "J Pan", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:hMsQuOkrut0C", "title": "System, apparatus and method for responsive autonomous hardware performance state control of a processor", "published_by": "US Patent 11,340,687, 2022", "authors": ["HA Salah", "E Rotem", "E Weissmann", "Y Aizik", "DD Lederman"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:nb7KW1ujOQ8C", "title": "Multi-level CPU high current protection", "published_by": "US Patent 11,307,628, 2022", "authors": ["E Rotem", "N Rosenzweig", "D Rajwan", "A Naveh", "E Weissmann"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:70eg2SAEIzsC", "title": "Operating point management in multi-core architectures", "published_by": "US Patent 11,287,871, 2022", "authors": ["E Rotem", "O Lamdan", "A Naveh"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:zLWjf1WUPmwC", "title": "Current control for a multicore processor", "published_by": "US Patent 11,237,615, 2022", "authors": ["A Gendler", "E Rotem", "N Rosenzweig", "KV Sistla", "AV Choubal", "A Varma"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:2KloaMYe4IUC", "title": "Collaborative processor and system performance and power management", "published_by": "US Patent 11,221,857, 2022", "authors": ["GM Therien", "PS Diefenbaugh", "A Aggarwal", "AD Henroid", "JJ Shrall", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:VLnqNzywnoUC", "title": "Hardware unit for controlling operating frequency in a processor", "published_by": "US Patent 11,188,138, 2021", "authors": ["M Bitan", "A Gabdulin", "E Rotem", "E Efron", "N Shulman", "DB Shimon", "N Levitin", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:-f6ydRqryjwC", "title": "Apparatuses, methods, and systems for hardware control of processor performance levels", "published_by": "US Patent 11,182,315, 2021", "authors": ["E Weissmann", "E Rotem", "D Rajwan", "HA Salah", "A Gur", "GM Therien", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:uWiczbcajpAC", "title": "Technology for managing per-core performance states", "published_by": "US Patent 11,157,329, 2021", "authors": ["E Weissmann", "H Abu-Salah", "N Rosenzweig", "E Rotem"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:gsN89kCJA0AC", "title": "Power management based on real time platform power sensing", "published_by": "US Patent App. 17/354,821, 2021", "authors": ["D Shapira", "A Enamandram", "D Cartagena", "K Sistla", "JP Rodriguez", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=100&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:WqliGbK-hY8C", "title": "System, apparatus and method for controlling a processor based on effective stress information", "published_by": "US Patent 11,029,744, 2021", "authors": ["E Rotem", "E Natanzon", "D Rajwan", "E Weissmann", "D Shapira", "LP Looi", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:fEOibwPWpKIC", "title": "System, apparatus and method for loose lock-step redundancy power management", "published_by": "US Patent 10,990,154, 2021", "authors": ["E Rotem", "E Weissmann", "D Rajwan", "N Rosenzweig", "Y Aizik"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:-_dYPAW6P2MC", "title": "System, apparatus and method for loose lock-step redundancy power management", "published_by": "US Patent 10,990,155, 2021", "authors": ["E Rotem", "E Weissmann", "D Rajwan", "N Rosenzweig", "Y Aizik"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:ZuybSZzF8UAC", "title": "Processor having accelerated user responsiveness in constrained environment", "published_by": "US Patent 10,990,161, 2021", "authors": ["E Rotem", "D Rajwan", "E Weissmann", "N Rosenzweig", "E Distefano", "IF Santos", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:evX43VCCuoAC", "title": "System, apparatus and method for loose lock-step redundancy power management in a processor", "published_by": "US Patent 10,963,034, 2021", "authors": ["E Rotem", "E Weissmann", "D Rajwan", "N Rosenzweig", "Y Aizik"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:XD-gHx7UXLsC", "title": "Collaborative processor and system performance and power management", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:N5tVd3kTz84C", "title": "Dynamically controlling cache size to maximize energy efficiency", "published_by": "US Patent 10,613,614, 2020", "authors": ["AN Ananthakrishnan", "E Rotem", "E Weissmann", "D Rajwan", "N Shulman", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:t7zJ5fGR-2UC", "title": "Kollaboratives Prozessor-und Systemleistungs-und Energiemanagement", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:dfsIfKJdRG4C", "title": "Dynamically controlling cache size to maximize energy efficiency", "published_by": "US Patent 10,564,699, 2020", "authors": ["AN Ananthakrishnan", "E Rotem", "E Weissmann", "D Rajwan", "N Shulman", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:XiSMed-E-HIC", "title": "Dynamically controlling cache size to maximize energy efficiency", "published_by": "US Patent 10,474,218, 2019", "authors": ["AN Ananthakrishnan", "E Rotem", "E Weissmann", "D Rajwan", "N Shulman", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:eQOLeE2rZwMC", "title": "Computing system and processor with fast power surge detection and instruction throttle down to provide for low cost power supply unit", "published_by": "US Patent 10,429,912, 2019", "authors": ["K Sistla", "M Rowland", "E Rotem", "BJ Griffith", "A Varma", "A Suryanarayanan"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:tzM49s52ZIMC", "title": "Apparatus and method for a user configurable reliability control loop", "published_by": "US Patent 10,289,514, 2019", "authors": ["D Shapira", "KV Sistla", "E Rotem", "E Distefano", "IIJG Hermerding", "E Natanzon"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:Tiz5es2fbqcC", "title": "Utilization Metrics for Processing Engines", "published_by": "US Patent App. 15/720,585, 2019", "authors": ["HA Salah", "AL Brown", "RJ Fenger", "DS Kirubakaran", "AK Mallick", "JJ Pan", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:ZfRJV9d4-WMC", "title": "Enabling a non-core domain to control memory bandwidth in a processor", "published_by": "US Patent 10,248,181, 2019", "authors": ["AN Ananthakrishnan", "IM Sodhi", "E Rotem", "D Rajwan", "E Weissmann", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:GnPB-g6toBAC", "title": "System maximum current protection", "published_by": "US Patent 10,222,851, 2019", "authors": ["E Rotem", "N Rosenzweig", "D Rajwan", "N Shulman", "G Leibovich", "T Ziv", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:roLk4NBRz8UC", "title": "Efficient integrated switching voltage regulator comprising switches coupled to bridge drivers to provide regulated power supply to power domains", "published_by": "US Patent 10,203,742, 2019", "authors": ["G Sizikov", "M Zelikson", "E Rotem", "E Fayneh"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:kRWSkSYxWN8C", "title": "Dynamically Controlling Cache Size To Maximize Energy Efficiency", "published_by": "US Patent App. 16/044,994, 2019", "authors": ["AN Ananthakrishnan", "E Rotem", "E Weissmann", "D Rajwan", "N Shulman", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:Z5m8FVwuT1cC", "title": "Autonomous C-state algorithm and computational engine alignment for improved processor power efficiency", "published_by": "US Patent 10,114,448, 2018", "authors": ["J Haj-Yihia", "E Weissmann", "VSR Degalahal", "N Shulman", "T Kuzi", "I Franko", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:d1gkVwhDpl0C", "title": "Controlling operating frequency of a core domain via a non-core domain of a multi-domain processor", "published_by": "US Patent 9,939,879, 2018", "authors": ["AN Ananthakrishnan", "E Rotem", "D Rajwan", "JJ Shrall", "EC Samson", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:WA5NYHcadZ8C", "title": "User level control of power management policies", "published_by": "US Patent 9,535,487, 2017", "authors": ["KV Sistla", "J Shrall", "SH Gunther", "E Rotem", "A Naveh", "E Weissmann", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:tOudhMTPpwUC", "title": "Apparatus and method to track device usage", "published_by": "US Patent 9,535,812, 2017", "authors": ["D Rajwan", "N Shulman", "D Shapira", "K Luria", "E Rotem"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:B3FOqHPlNUQC", "title": "Method and apparatus to protect a processor against excessive power usage", "published_by": "US Patent 9,292,362, 2016", "authors": ["L Makovsky", "Z Sperber", "E Rotem", "N Rosenzweig", "S Shwartsman", "R Sade", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:ULOm3_A8WrAC", "title": "Method, apparatus, and system for energy efficiency and energy conservation including energy efficient processor thermal throttling using deep power down mode", "published_by": "US Patent 9,122,464, 2015", "authors": ["IM Sodhi", "E Rotem", "A Naveh", "SS Jahagirdar", "V George"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:Fu2w8maKXqMC", "title": "High Performance Computing in Physically Constrained Environments", "published_by": "Technion-Israel Institute of Technology, Faculty of Electrical Engineering, 2014", "authors": ["E Rotem"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:kzcrU_BdoSEC", "title": "Method of forming memory device having capacitor including layer of high dielectric constant", "published_by": "US Patent 10,114,448, 2003", "authors": ["MS Han", "K Kim", "YT Lee"], "cited_by_link": NaN, "cited_by": NaN, "year": 2003.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:WZBGuue-350C", "title": "2014 Index IEEE Computer Architecture Letters Vol. 13", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:EYYDruWGBe4C", "title": "Jack Doweck, Wen-fu Kao", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:vbGhcppDl1QC", "title": "Hybrid Power Delivery Network for Energy-Efficient Microprocessors", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:tkaPQYYpVKoC", "title": "H-EARtH: Heterogeneous Multicore Platform Energy Management", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=fkFQ4DcAAAAJ&cstart=200&pagesize=100&citation_for_view=fkFQ4DcAAAAJ:OU6Ihb5iCvQC", "title": "H-EARtH: Heterogeneous Platform Energy Management", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["5026", "35", "88"], "Since 2018": ["2491", "22", "59"]}, "chart": {"2006": 17, "2007": 41, "2008": 54, "2009": 67, "2010": 109, "2011": 111, "2012": 103, "2013": 218, "2014": 323, "2015": 410, "2016": 470, "2017": 541, "2018": 460, "2019": 541, "2020": 444, "2021": 457, "2022": 378, "2023": 206}}, "co_authors": [{"link": "https://scholar.google.com/citations?user=PiREobkAAAAJ&hl=en", "name": "Avi Mendelson", "ext": "Electrical Engineering and Computer Science, Technion,"}, {"link": "https://scholar.google.com/citations?user=g7fQZt0AAAAJ&hl=en", "name": "Ahmad Yasin", "ext": "Principal engineer, Intel Corporation"}, {"link": "https://scholar.google.com/citations?user=DdgLjsoAAAAJ&hl=en", "name": "Ronny Ronen", "ext": "Technion, Haifa, Israel; EE department"}, {"link": "https://scholar.google.com/citations?user=H4wTb9cAAAAJ&hl=en", "name": "Ran Ginosar", "ext": "Professor of EE & CS, Technion"}, {"link": "https://scholar.google.com/citations?user=ZOxL1jEAAAAJ&hl=en", "name": "Julius Mandelblat", "ext": "Intel"}, {"link": "https://scholar.google.com/citations?user=Oo3wnJ8AAAAJ&hl=en", "name": "Dorit Shapira", "ext": "Power management architect, Intel Corporation"}, {"link": "https://scholar.google.com/citations?user=Pv1CVcIAAAAJ&hl=en", "name": "Jawad Haj-Yahya", "ext": "Rivos Inc."}, {"link": "https://scholar.google.com/citations?user=7BRYaGcAAAAJ&hl=en", "name": "Boris Ginsburg", "ext": "NVIDIA"}, {"link": "https://scholar.google.com/citations?user=ctN8BtoAAAAJ&hl=en", "name": "Uri Weiser", "ext": "Professor, Technion"}], "interests": ["Computer Power and Performance"], "link": "https://scholar.google.com/citations?hl=en&user=fkFQ4DcAAAAJ", "name": "efraim rotem", "affiliates": [{"name": "Intel corporation", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=13927508431068359400"}]}