(pcb "/home/pi/cmoy-nioh/cmoy-nioh.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(22-Jun-2014 BZR 4027)-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  81500 -68000  81500 -123000  156500 -123000  156500 -68000
            81500 -68000)
    )
    (via "Via[0-1]_2000:1000_um" "Via[0-1]_2000:0_um")
    (rule
      (width 500)
      (clearance 1000.1)
      (clearance 1000.1 (type default_smd))
      (clearance 250 (type smd_smd))
    )
  )
  (placement
    (component tk_wima_C_Rect_L7_W2.5_P5
      (place C4 107000 -110000 front 180 (PN 100nF))
      (place C3 130000 -109000 front 90 (PN 100nF))
    )
    (component "tk_SolderWirePad_2x_1mmDrill-nioh"
      (place 9V1 119000 -72000 front 0 (PN Bateria))
    )
    (component tk_Resistor_Horizontal_RM10mm
      (place R3 141000 -88000 front 180 (PN 1k))
      (place R10 97000 -100000 front 0 (PN 100))
      (place R9 141000 -100000 front 180 (PN 100))
      (place R8 107000 -82000 front 180 (PN 100k))
      (place R7 141000 -82000 front 180 (PN 100k))
      (place R4 97000 -88000 front 0 (PN 1k))
      (place R6 97000 -94000 front 0 (PN 10k))
      (place R5 141000 -94000 front 180 (PN 10k))
      (place R2 97000 -76000 front 0 (PN 4,7k))
      (place R1 131000 -76000 front 0 (PN 4,7k))
    )
    (component "tk_Potentiometer_10k-double-nioh"
      (place RV1 121000 -117500 front 0 (PN DUAL_POT))
    )
    (component tk_lumberg
      (place jack_out1 148000 -122000 front 0 (PN lumberg))
      (place jack_in1 90000 -122000 front 0 (PN lumberg))
    )
    (component "tk_DIP-8_W7.62mm"
      (place U1 123000 -93000 front 180 (PN OPA2604A))
    )
    (component tk_c2_Capacitors_ThroughHole:C_Radial_D12.5_L25_P5
      (place C2 91500 -75500 front 180 (PN 470uF))
    )
    (component tk_c1_Capacitors_ThroughHole:C_Radial_D12.5_L25_P5
      (place C1 151500 -75500 front 180 (PN 470uF))
    )
  )
  (library
    (image tk_wima_C_Rect_L7_W2.5_P5
      (outline (path signal 150  -1000 1250  6000 1250))
      (outline (path signal 150  6000 1250  6000 -1250))
      (outline (path signal 150  6000 -1250  -1000 -1250))
      (outline (path signal 150  -1000 -1250  -1000 1250))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Round[A]Pad_1700_um 2 5000 0)
    )
    (image "tk_SolderWirePad_2x_1mmDrill-nioh"
      (pin Round[A]Pad_2499.36_um 1 -2950 0)
      (pin Round[A]Pad_2499.36_um 2 2950 0)
    )
    (image tk_Resistor_Horizontal_RM10mm
      (outline (path signal 150  2540 1270  7620 1270))
      (outline (path signal 150  7620 1270  7620 -1270))
      (outline (path signal 150  7620 -1270  2540 -1270))
      (outline (path signal 150  2540 -1270  2540 1270))
      (outline (path signal 150  2540 0  1270 0))
      (outline (path signal 150  7620 0  8890 0))
      (pin Round[A]Pad_1998.98_um 1 0 0)
      (pin Round[A]Pad_1998.98_um 2 10160 0)
    )
    (image "tk_Potentiometer_10k-double-nioh"
      (outline (path signal 150  -5100 -8950  800 -8900))
      (outline (path signal 150  -4200 -8950  -4200 -15250))
      (outline (path signal 150  -3250 -8950  -3250 -15300))
      (outline (path signal 150  -2550 -8950  -2600 -15250))
      (outline (path signal 150  -1850 -8950  -1850 -15250))
      (outline (path signal 150  -1100 -9000  -1100 -15300))
      (outline (path signal 150  -400 -9000  -400 -15250))
      (outline (path signal 150  250 -8950  250 -15250))
      (outline (path signal 150  850 -8050  -5150 -8000))
      (outline (path signal 150  850 -5300  -5150 -5300))
      (outline (path signal 150  -5150 -5300  -5150 -15300))
      (outline (path signal 150  -5150 -15300  850 -15300))
      (outline (path signal 150  850 -15300  850 -5300))
      (outline (path signal 150  -5550 -300  -5550 -5300))
      (outline (path signal 150  -5550 -5300  1250 -5300))
      (outline (path signal 150  1250 -300  1250 -5300))
      (outline (path signal 150  2700 -300  2700 9400))
      (outline (path signal 150  2700 9400  -7000 9400))
      (outline (path signal 150  -7000 -300  2700 -300))
      (outline (path signal 150  -7000 9400  -7000 -300))
      (pin Round[A]Pad_2000_um (rotate 270) 4 -4350 7300)
      (pin Round[A]Pad_2000_um (rotate 270) 5 -1950 7300)
      (pin Round[A]Pad_2000_um (rotate 270) 6 450 7300)
      (pin Round[A]Pad_2000_um (rotate 270) 2 -1950 4500)
      (pin Round[A]Pad_2000_um (rotate 270) 1 -4350 4500)
      (pin Round[A]Pad_2000_um (rotate 270) 3 450 4500)
    )
    (image tk_lumberg
      (outline (path signal 150  -5720 0  5720 0))
      (outline (path signal 150  5720 0  5720 14300))
      (outline (path signal 150  5720 14300  -5720 14300))
      (outline (path signal 150  -5720 14300  -5730 20))
      (pin Round[A]Pad_2200_um 1 0 2100)
      (pin Round[A]Pad_2200_um 2 4620 6000)
      (pin Round[A]Pad_2200_um 3 -4580 9400)
      (pin Round[A]Pad_1800_um 4 -1980 9000)
      (pin Round[A]Pad_1800_um 5 4110 13200)
    )
    (image "tk_DIP-8_W7.62mm"
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -9915  7485 -8645))
      (outline (path signal 150  135 -9915  135 -8645))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -9915  7485 -9915))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_2000x2000_um 1 0 0)
      (pin Oval[A]Pad_2000x2000_um 2 0 -2540)
      (pin Oval[A]Pad_2000x2000_um 3 0 -5080)
      (pin Oval[A]Pad_2000x2000_um 4 0 -7620)
      (pin Oval[A]Pad_2000x2000_um 5 7620 -7620)
      (pin Oval[A]Pad_2000x2000_um 6 7620 -5080)
      (pin Oval[A]Pad_2000x2000_um 7 7620 -2540)
      (pin Oval[A]Pad_2000x2000_um 8 7620 0)
    )
    (image tk_c2_Capacitors_ThroughHole:C_Radial_D12.5_L25_P5
      (outline (path signal 150  2575 6250  2575 -6250))
      (outline (path signal 150  2715 6246  2715 -6246))
      (outline (path signal 150  2855 6240  2855 -6240))
      (outline (path signal 150  2995 6230  2995 -6230))
      (outline (path signal 150  3135 6218  3135 -6218))
      (outline (path signal 150  3275 6202  3275 -6202))
      (outline (path signal 150  3415 6183  3415 -6183))
      (outline (path signal 150  3555 6160  3555 -6160))
      (outline (path signal 150  3695 6135  3695 -6135))
      (outline (path signal 150  3835 6106  3835 -6106))
      (outline (path signal 150  3975 6073  3975 521))
      (outline (path signal 150  3975 -521  3975 -6073))
      (outline (path signal 150  4115 6038  4115 734))
      (outline (path signal 150  4115 -734  4115 -6038))
      (outline (path signal 150  4255 5999  4255 876))
      (outline (path signal 150  4255 -876  4255 -5999))
      (outline (path signal 150  4395 5956  4395 978))
      (outline (path signal 150  4395 -978  4395 -5956))
      (outline (path signal 150  4535 5909  4535 1052))
      (outline (path signal 150  4535 -1052  4535 -5909))
      (outline (path signal 150  4675 5859  4675 1103))
      (outline (path signal 150  4675 -1103  4675 -5859))
      (outline (path signal 150  4815 5805  4815 1135))
      (outline (path signal 150  4815 -1135  4815 -5805))
      (outline (path signal 150  4955 5748  4955 1149))
      (outline (path signal 150  4955 -1149  4955 -5748))
      (outline (path signal 150  5095 5686  5095 1146))
      (outline (path signal 150  5095 -1146  5095 -5686))
      (outline (path signal 150  5235 5620  5235 1126))
      (outline (path signal 150  5235 -1126  5235 -5620))
      (outline (path signal 150  5375 5549  5375 1087))
      (outline (path signal 150  5375 -1087  5375 -5549))
      (outline (path signal 150  5515 5475  5515 1028))
      (outline (path signal 150  5515 -1028  5515 -5475))
      (outline (path signal 150  5655 5395  5655 945))
      (outline (path signal 150  5655 -945  5655 -5395))
      (outline (path signal 150  5795 5311  5795 831))
      (outline (path signal 150  5795 -831  5795 -5311))
      (outline (path signal 150  5935 5221  5935 670))
      (outline (path signal 150  5935 -670  5935 -5221))
      (outline (path signal 150  6075 5127  6075 409))
      (outline (path signal 150  6075 -409  6075 -5127))
      (outline (path signal 150  6215 5026  6215 -5026))
      (outline (path signal 150  6355 4919  6355 -4919))
      (outline (path signal 150  6495 4807  6495 -4807))
      (outline (path signal 150  6635 4687  6635 -4687))
      (outline (path signal 150  6775 4559  6775 -4559))
      (outline (path signal 150  6915 4424  6915 -4424))
      (outline (path signal 150  7055 4280  7055 -4280))
      (outline (path signal 150  7195 4125  7195 -4125))
      (outline (path signal 150  7335 3960  7335 -3960))
      (outline (path signal 150  7475 3783  7475 -3783))
      (outline (path signal 150  7615 3592  7615 -3592))
      (outline (path signal 150  7755 3383  7755 -3383))
      (outline (path signal 150  7895 3155  7895 -3155))
      (outline (path signal 150  8035 2903  8035 -2903))
      (outline (path signal 150  8175 2619  8175 -2619))
      (outline (path signal 150  8315 2291  8315 -2291))
      (outline (path signal 150  8455 1897  8455 -1897))
      (outline (path signal 150  8595 1383  8595 -1383))
      (outline (path signal 150  8735 433  8735 -433))
      (outline (path signal 150  6150 0  6093.71 -355.369  5930.37 -675.953  5675.95 -930.369
            5355.37 -1093.71  5000 -1150  4644.63 -1093.71  4324.05 -930.369
            4069.63 -675.953  3906.29 -355.369  3850 0  3906.29 355.369
            4069.63 675.953  4324.05 930.369  4644.63 1093.71  5000 1150
            5355.37 1093.71  5675.95 930.369  5930.37 675.953  6093.71 355.369))
      (outline (path signal 150  8787.5 0  8479.77 -1942.94  7586.69 -3695.7  6195.7 -5086.69
            4442.94 -5979.77  2500 -6287.5  557.056 -5979.77  -1195.7 -5086.69
            -2586.69 -3695.7  -3479.77 -1942.94  -3787.5 0  -3479.77 1942.94
            -2586.69 3695.7  -1195.7 5086.69  557.056 5979.77  2500 6287.5
            4442.94 5979.77  6195.7 5086.69  7586.69 3695.7  8479.77 1942.94))
      (pin Round[A]Pad_1700_um 2 5000 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image tk_c1_Capacitors_ThroughHole:C_Radial_D12.5_L25_P5
      (outline (path signal 150  2575 6250  2575 -6250))
      (outline (path signal 150  2715 6246  2715 -6246))
      (outline (path signal 150  2855 6240  2855 -6240))
      (outline (path signal 150  2995 6230  2995 -6230))
      (outline (path signal 150  3135 6218  3135 -6218))
      (outline (path signal 150  3275 6202  3275 -6202))
      (outline (path signal 150  3415 6183  3415 -6183))
      (outline (path signal 150  3555 6160  3555 -6160))
      (outline (path signal 150  3695 6135  3695 -6135))
      (outline (path signal 150  3835 6106  3835 -6106))
      (outline (path signal 150  3975 6073  3975 521))
      (outline (path signal 150  3975 -521  3975 -6073))
      (outline (path signal 150  4115 6038  4115 734))
      (outline (path signal 150  4115 -734  4115 -6038))
      (outline (path signal 150  4255 5999  4255 876))
      (outline (path signal 150  4255 -876  4255 -5999))
      (outline (path signal 150  4395 5956  4395 978))
      (outline (path signal 150  4395 -978  4395 -5956))
      (outline (path signal 150  4535 5909  4535 1052))
      (outline (path signal 150  4535 -1052  4535 -5909))
      (outline (path signal 150  4675 5859  4675 1103))
      (outline (path signal 150  4675 -1103  4675 -5859))
      (outline (path signal 150  4815 5805  4815 1135))
      (outline (path signal 150  4815 -1135  4815 -5805))
      (outline (path signal 150  4955 5748  4955 1149))
      (outline (path signal 150  4955 -1149  4955 -5748))
      (outline (path signal 150  5095 5686  5095 1146))
      (outline (path signal 150  5095 -1146  5095 -5686))
      (outline (path signal 150  5235 5620  5235 1126))
      (outline (path signal 150  5235 -1126  5235 -5620))
      (outline (path signal 150  5375 5549  5375 1087))
      (outline (path signal 150  5375 -1087  5375 -5549))
      (outline (path signal 150  5515 5475  5515 1028))
      (outline (path signal 150  5515 -1028  5515 -5475))
      (outline (path signal 150  5655 5395  5655 945))
      (outline (path signal 150  5655 -945  5655 -5395))
      (outline (path signal 150  5795 5311  5795 831))
      (outline (path signal 150  5795 -831  5795 -5311))
      (outline (path signal 150  5935 5221  5935 670))
      (outline (path signal 150  5935 -670  5935 -5221))
      (outline (path signal 150  6075 5127  6075 409))
      (outline (path signal 150  6075 -409  6075 -5127))
      (outline (path signal 150  6215 5026  6215 -5026))
      (outline (path signal 150  6355 4919  6355 -4919))
      (outline (path signal 150  6495 4807  6495 -4807))
      (outline (path signal 150  6635 4687  6635 -4687))
      (outline (path signal 150  6775 4559  6775 -4559))
      (outline (path signal 150  6915 4424  6915 -4424))
      (outline (path signal 150  7055 4280  7055 -4280))
      (outline (path signal 150  7195 4125  7195 -4125))
      (outline (path signal 150  7335 3960  7335 -3960))
      (outline (path signal 150  7475 3783  7475 -3783))
      (outline (path signal 150  7615 3592  7615 -3592))
      (outline (path signal 150  7755 3383  7755 -3383))
      (outline (path signal 150  7895 3155  7895 -3155))
      (outline (path signal 150  8035 2903  8035 -2903))
      (outline (path signal 150  8175 2619  8175 -2619))
      (outline (path signal 150  8315 2291  8315 -2291))
      (outline (path signal 150  8455 1897  8455 -1897))
      (outline (path signal 150  8595 1383  8595 -1383))
      (outline (path signal 150  8735 433  8735 -433))
      (outline (path signal 150  6150 0  6093.71 -355.369  5930.37 -675.953  5675.95 -930.369
            5355.37 -1093.71  5000 -1150  4644.63 -1093.71  4324.05 -930.369
            4069.63 -675.953  3906.29 -355.369  3850 0  3906.29 355.369
            4069.63 675.953  4324.05 930.369  4644.63 1093.71  5000 1150
            5355.37 1093.71  5675.95 930.369  5930.37 675.953  6093.71 355.369))
      (outline (path signal 150  8787.5 0  8479.77 -1942.94  7586.69 -3695.7  6195.7 -5086.69
            4442.94 -5979.77  2500 -6287.5  557.056 -5979.77  -1195.7 -5086.69
            -2586.69 -3695.7  -3479.77 -1942.94  -3787.5 0  -3479.77 1942.94
            -2586.69 3695.7  -1195.7 5086.69  557.056 5979.77  2500 6287.5
            4442.94 5979.77  6195.7 5086.69  7586.69 3695.7  8479.77 1942.94))
      (pin Round[A]Pad_2200_um 2 5000 0)
      (pin Rect[A]Pad_2200x2200_um 1 0 0)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Round[A]Pad_2200_um
      (shape (circle F.Cu 2200))
      (shape (circle B.Cu 2200))
      (attach off)
    )
    (padstack Round[A]Pad_2499.36_um
      (shape (circle F.Cu 2499.36))
      (shape (circle B.Cu 2499.36))
      (attach off)
    )
    (padstack Oval[A]Pad_2000x2000_um
      (shape (path F.Cu 2000  0 0  0 0))
      (shape (path B.Cu 2000  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2200x2200_um
      (shape (rect F.Cu -1100 -1100 1100 1100))
      (shape (rect B.Cu -1100 -1100 1100 1100))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_2000:1000_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack "Via[0-1]_2000:0_um"
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
  )
  (network
    (net GNDREF
      (pins R3-2 R8-2 R7-1 R4-2 R2-2 R1-1 RV1-4 RV1-1 jack_out1-1 jack_in1-1 C2-2
        C1-1)
    )
    (net "N-0000010"
      (pins R4-1 R6-1 U1-6)
    )
    (net "N-0000011"
      (pins C3-2 R7-2 U1-3)
    )
    (net "N-0000012"
      (pins R10-2 R6-2 U1-7)
    )
    (net "N-0000015"
      (pins R9-2 R5-2 U1-1)
    )
    (net "N-000002"
      (pins RV1-3 jack_in1-2)
    )
    (net "N-000003"
      (pins RV1-6 jack_in1-3)
    )
    (net "N-000004"
      (pins C3-1 RV1-2)
    )
    (net "N-000005"
      (pins C4-1 RV1-5)
    )
    (net "N-000006"
      (pins C4-2 R8-1 U1-5)
    )
    (net "N-000007"
      (pins R9-1 jack_out1-2)
    )
    (net "N-000008"
      (pins R10-1 jack_out1-3)
    )
    (net "N-000009"
      (pins R3-1 R5-1 U1-2)
    )
    (net VCC
      (pins 9V1-1 R2-1 U1-8 C2-1)
    )
    (net VEE
      (pins 9V1-2 R1-2 U1-4 C1-2)
    )
    (class kicad_default ""
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 500)
        (clearance 1000.1)
      )
    )
    (class gn GNDREF
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 700)
        (clearance 1000.1)
      )
    )
    (class sygn1 "N-0000010" "N-0000011" "N-0000012" "N-0000015" "N-000002"
      "N-000003" "N-000004" "N-000005" "N-000006" "N-000007" "N-000008" "N-000009"
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 700)
        (clearance 1000.1)
      )
    )
    (class sygn2
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 700)
        (clearance 1000.1)
      )
    )
    (class sygn3
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 700)
        (clearance 1000.1)
      )
    )
    (class sygn4
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 700)
        (clearance 1000.1)
      )
    )
    (class sygn5
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 700)
        (clearance 1000.1)
      )
    )
    (class vccvee VCC VEE
      (circuit
        (use_via Via[0-1]_2000:1000_um)
      )
      (rule
        (width 700)
        (clearance 1000.1)
      )
    )
  )
  (wiring
  )
)
