<profile>

<section name = "Vivado HLS Report for 'read_data'" level="0">
<item name = "Date">Wed May 26 18:08:29 2021
</item>
<item name = "Version">2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)</item>
<item name = "Project">dct.prj</item>
<item name = "Solution">solution6</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">8.00, 5.96, 1.00</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">67, 67, 67, 67, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- RD_Loop_Row_RD_Loop_Col">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 76</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 93</column>
<column name="Register">-, -, 44, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="c_2_fu_290_p2">+, 0, 0, 13, 4, 1</column>
<column name="indvar_flatten_next_fu_227_p2">+, 0, 0, 15, 7, 1</column>
<column name="r_2_fu_233_p2">+, 0, 0, 13, 1, 4</column>
<column name="tmp_9_fu_279_p2">+, 0, 0, 15, 6, 6</column>
<column name="exitcond_flatten_fu_221_p2">icmp, 0, 0, 4, 7, 8</column>
<column name="exitcond_fu_239_p2">icmp, 0, 0, 2, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="c_mid2_fu_245_p3">select, 0, 0, 4, 1, 1</column>
<column name="tmp_mid2_v_v_fu_253_p3">select, 0, 0, 4, 1, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="c_phi_fu_214_p4">9, 2, 4, 8</column>
<column name="c_reg_210">9, 2, 4, 8</column>
<column name="indvar_flatten_reg_188">9, 2, 7, 14</column>
<column name="r_phi_fu_203_p4">9, 2, 4, 8</column>
<column name="r_reg_199">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_pp0_iter1_tmp_2_reg_332">3, 0, 3, 0</column>
<column name="ap_reg_pp0_iter1_tmp_mid2_v_v_reg_321">4, 0, 4, 0</column>
<column name="c_mid2_reg_315">4, 0, 4, 0</column>
<column name="c_reg_210">4, 0, 4, 0</column>
<column name="exitcond_flatten_reg_306">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_188">7, 0, 7, 0</column>
<column name="r_reg_199">4, 0, 4, 0</column>
<column name="tmp_2_reg_332">3, 0, 3, 0</column>
<column name="tmp_mid2_v_v_reg_321">4, 0, 4, 0</column>
<column name="tmp_reg_327">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, read_data, return value</column>
<column name="input_r_address0">out, 6, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="buf_0_address0">out, 3, ap_memory, buf_0, array</column>
<column name="buf_0_ce0">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_we0">out, 1, ap_memory, buf_0, array</column>
<column name="buf_0_d0">out, 16, ap_memory, buf_0, array</column>
<column name="buf_1_address0">out, 3, ap_memory, buf_1, array</column>
<column name="buf_1_ce0">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_we0">out, 1, ap_memory, buf_1, array</column>
<column name="buf_1_d0">out, 16, ap_memory, buf_1, array</column>
<column name="buf_2_address0">out, 3, ap_memory, buf_2, array</column>
<column name="buf_2_ce0">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_we0">out, 1, ap_memory, buf_2, array</column>
<column name="buf_2_d0">out, 16, ap_memory, buf_2, array</column>
<column name="buf_3_address0">out, 3, ap_memory, buf_3, array</column>
<column name="buf_3_ce0">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_we0">out, 1, ap_memory, buf_3, array</column>
<column name="buf_3_d0">out, 16, ap_memory, buf_3, array</column>
<column name="buf_4_address0">out, 3, ap_memory, buf_4, array</column>
<column name="buf_4_ce0">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_we0">out, 1, ap_memory, buf_4, array</column>
<column name="buf_4_d0">out, 16, ap_memory, buf_4, array</column>
<column name="buf_5_address0">out, 3, ap_memory, buf_5, array</column>
<column name="buf_5_ce0">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_we0">out, 1, ap_memory, buf_5, array</column>
<column name="buf_5_d0">out, 16, ap_memory, buf_5, array</column>
<column name="buf_6_address0">out, 3, ap_memory, buf_6, array</column>
<column name="buf_6_ce0">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_we0">out, 1, ap_memory, buf_6, array</column>
<column name="buf_6_d0">out, 16, ap_memory, buf_6, array</column>
<column name="buf_7_address0">out, 3, ap_memory, buf_7, array</column>
<column name="buf_7_ce0">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_we0">out, 1, ap_memory, buf_7, array</column>
<column name="buf_7_d0">out, 16, ap_memory, buf_7, array</column>
</table>
</item>
</section>
</profile>
