Benchmark: c432

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
date
Fri May 14 00:06:20 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c432
set search_path [concat * $search_path]
* . /opt/programs/synopsys/dc/libraries/syn /opt/programs/synopsys/dc/minpower/syn /opt/programs/synopsys/dc/dw/syn_ver /opt/programs/synopsys/dc/dw/sim_ver
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set_dont_use [get_lib_cells NangateOpenCellLibrary/*]
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
1
set_attribute [get_lib_cells NangateOpenCellLibrary/NAND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/AND2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/NOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/OR2_*] dont_use false
Information: Attribute 'dont_use' is set on 3 objects. (UID-186)
NangateOpenCellLibrary/OR2_X1 NangateOpenCellLibrary/OR2_X2 NangateOpenCellLibrary/OR2_X4
set_attribute [get_lib_cells NangateOpenCellLibrary/XOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XOR2_X1 NangateOpenCellLibrary/XOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/XNOR2_*] dont_use false
Information: Attribute 'dont_use' is set on 2 objects. (UID-186)
NangateOpenCellLibrary/XNOR2_X1 NangateOpenCellLibrary/XNOR2_X2
set_attribute [get_lib_cells NangateOpenCellLibrary/INV_*] dont_use false
Information: Attribute 'dont_use' is set on 6 objects. (UID-186)
NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32
analyze -library WORK -format sverilog ../Results/$design/${design}_lock.v
Running PRESTO HDLC
Compiling source file ../Results/c432/c432_lock.v
Presto compilation completed successfully.
1
elaborate ${design}_lock
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'c432_lock'.
1
create_clock -name VCLK -period 10  -waveform {0 5}
Warning: Creating virtual clock named 'VCLK' with no sources. (UID-348)
1
set input_ports  [all_inputs]
{G1GAT G4GAT G8GAT G11GAT G14GAT G17GAT G21GAT G24GAT G27GAT G30GAT G34GAT G37GAT G40GAT G43GAT G47GAT G50GAT G53GAT G56GAT G60GAT G63GAT G66GAT G69GAT G73GAT G76GAT G79GAT G82GAT G86GAT G89GAT G92GAT G95GAT G99GAT G102GAT G105GAT G108GAT G112GAT G115GAT}
set output_ports [all_outputs]
{G421GAT}
set_input_delay -max 1 [get_ports $input_ports ] -clock VCLK
1
set_input_delay -min 0 [get_ports $input_ports ] -clock VCLK
1
set_output_delay -max 2 [get_ports $output_ports ] -clock VCLK
1
set_output_delay -min 1 [get_ports $output_ports ] -clock VCLK
1
ungroup -flatten -all
Warning: Design has no hierarchy.  No cells can be ungrouped. (UID-228)
0
compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/dw_foundation.sldb'
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | M-2016.12-DWBB_201612.2 |     *     |
| Licensed DW Building Blocks        | M-2016.12-DWBB_201612.2 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'c432_lock'

Loaded alib file './alib-52/Nangate_Library_slow_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'c432_lock'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442

  Beginning Delay Optimization
  ----------------------------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -increment 
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Warning: DesignWare synthetic library dw_foundation.sldb is added to the synthetic_library in the current command. (UISN-40)

Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442

  Beginning Delay Optimization
  ----------------------------
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:00     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
    0:00:01     113.8      0.00       0.0       0.0                           1782.9442
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
set bus_naming_style "%s_%d"
%s_%d
define_name_rules verilog -target_bus_naming_style "%s_%d"
1
change_names -rules verilog -hier
1
write -format verilog -hierarchy -output ../Results/$design/${design}_lock_synth_2ip.v 
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v'.
Warning: Bus naming style currently specified as %s_%d, verilog syntax requires bus naming style to be "[]".  (VO-13)
1
exit

Thank you...

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set start [clock seconds]
1620936390
date
Fri May 14 00:06:30 2021
set_host_options -max_cores 8
1
set compile_seqmap_propagate_constants     false
false
set compile_seqmap_propagate_high_effort   false
false
set compile_enable_register_merging        false
false
set timing_separate_clock_gating_group     true
true
set design   [getenv "DESIGN"]
c432
set keysize  [getenv "KEYSIZE"]
32
define_design_lib WORK -path ./work
1
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
read_verilog -netlist ../Results/$design/${design}_lock_synth_2ip.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/c432_lock.db:c432_lock'
Loaded 1 design.
Current design is 'c432_lock'.
c432_lock
set netList [get_attribute [get_nets] full_name]
G1GAT G4GAT G8GAT G11GAT G14GAT G17GAT G21GAT G24GAT G27GAT G30GAT G34GAT G37GAT G40GAT G43GAT G47GAT G50GAT G53GAT G56GAT G60GAT G63GAT G66GAT G69GAT G73GAT G76GAT G79GAT G82GAT G86GAT G89GAT G92GAT G95GAT G99GAT G102GAT G105GAT G108GAT G112GAT G115GAT G421GAT n166 n167 n168 n169 n170 n171 n172 n173 n174 n175 n176 n177 n178 n179 n180 n181 n182 n183 n184 n185 n186 n187 n188 n189 n190 n191 n192 n193 n194 n195 n196 n197 n198 n199 n200 n201 n202 n203 n204 n205 n206 n207 n208 n209 n210 n211 n212 n213 n214 n215 n216 n217 n218 n219 n220 n221 n222 n223 n224 n225 n226 n227 n228 n229 n230 n231 n232 n233 n234 n235 n236 n237 n238 n239 n240 n241 n242 n243 n244 n245 n246 n247 n248 n249 n250 n251 n252 n253 n254 n255 n256 n257 n258 n259 n260 n261 n262 n263 n264 n265 n266 n267 n268 n269 n270 n271 n272 n273 n274 n275 n276 n277 n278 n279 n280 n281 n282 n283 n284 n285 n286 n287 n288 n289 n290 n291 n292 n293 n294 n295 n296 n297 n298 n299 n300 n301 n302 n303 n304 n305 n306 n307 n308 n309 n310
echo -n "" > ../Results/$design/mcas_nets.txt
foreach n $netList {
    set cellSize [sizeof_collection [all_fanin -to $n -only_cells]]
    set inSize [sizeof_collection [all_fanin -to $n -startpoints_only]]

    if { $keysize == $inSize  && $cellSize < [expr $keysize*2]} {
        echo "net: $n, size: $cellSize"
	echo $n >> ../Results/$design/mcas_nets.txt
    }
}
net: n310, size: 38
set end [clock seconds]
1620936392
puts "Time: [expr ($end - $start)]"
Time: 2
exit

Thank you...
Flipsignal is: n310

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version M-2016.12-SP2 for linux64 - Feb 23, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
#!/usr/bin/tclsh
set design [getenv "DESIGN"]
c432
set flipsignal [getenv "FLIPSIGNAL"]
n310
set lib [getenv LIB]
2ip
set target_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
set link_library {../../../library_files/Nangate_Library_slow_ccs.db}
../../../library_files/Nangate_Library_slow_ccs.db
sh mkdir -p ../Results
sh mkdir -p ../Results/$design
#read_verilog -netlist ../Results/${design}/CASlock_${design}_lock_synth_${lib}.v
read_verilog -netlist ../Results/${design}/${design}_lock_synth_${lib}.v
Loading db file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/library_files/Nangate_Library_slow_ccs.db'
Information: Using CCS timing libraries. (TIM-024)
Loading db file '/opt/programs/synopsys/dc/libraries/syn/gtech.db'
Loading db file '/opt/programs/synopsys/dc/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Loading verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v'
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/c432_lock_synth_2ip.v
Verilog netlist reader completed successfully.
Current design is now '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/c432_lock.db:c432_lock'
Loaded 1 design.
Current design is 'c432_lock'.
c432_lock
create_port CASOP -direction "out"
Creating port 'CASOP' in design 'c432_lock'.
1
connect_net $flipsignal CASOP
Connecting net 'n310' to port 'CASOP'.
1
proc listdiff {a b} {
    set diff {}
    foreach i $a {
        if { [lsearch -exact $b $i]==-1} {
            lappend diff $i
        }
    }
    return $diff
}
set all_ports [get_attribute [get_ports * -filter "direction == out"] full_name]
G421GAT CASOP
set rem_ports [listdiff $all_ports CASOP]
G421GAT
foreach f $rem_ports {
    remove_port $f
}
Removing port 'G421GAT' in design 'c432_lock'.
set all_cells [get_attribute [get_cells] full_name]
U169 U170 U171 U172 U173 U174 U175 U176 U177 U178 U179 U180 U181 U182 U183 U184 U185 U186 U187 U188 U189 U190 U191 U192 U193 U194 U195 U196 U197 U198 U199 U200 U201 U202 U203 U204 U205 U206 U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314
set cur_cells [get_attribute [all_fanin -to CASOP -only_cells] full_name]
U181 U182 U178 U183 U179 U184 U180 U185 U177 U187 U186 U188 U189 U174 U190 U175 U191 U176 U192 U173 U193 U172 U194 U171 U195 U196 U170 U197 U198 U199 U200 U201 U202 U203 U169 U204 U205 U206
echo $cur_cells
U181 U182 U178 U183 U179 U184 U180 U185 U177 U187 U186 U188 U189 U174 U190 U175 U191 U176 U192 U173 U193 U172 U194 U171 U195 U196 U170 U197 U198 U199 U200 U201 U202 U203 U169 U204 U205 U206
set rem_cells [listdiff $all_cells $cur_cells]
U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314
echo $rem_cells
U207 U208 U209 U210 U211 U212 U213 U214 U215 U216 U217 U218 U219 U220 U221 U222 U223 U224 U225 U226 U227 U228 U229 U230 U231 U232 U233 U234 U235 U236 U237 U238 U239 U240 U241 U242 U243 U244 U245 U246 U247 U248 U249 U250 U251 U252 U253 U254 U255 U256 U257 U258 U259 U260 U261 U262 U263 U264 U265 U266 U267 U268 U269 U270 U271 U272 U273 U274 U275 U276 U277 U278 U279 U280 U281 U282 U283 U284 U285 U286 U287 U288 U289 U290 U291 U292 U293 U294 U295 U296 U297 U298 U299 U300 U301 U302 U303 U304 U305 U306 U307 U308 U309 U310 U311 U312 U313 U314
foreach c $rem_cells {
    remove_cell $c
}
Removing cell 'U207' in design 'c432_lock'.
Removing cell 'U208' in design 'c432_lock'.
Removing cell 'U209' in design 'c432_lock'.
Removing cell 'U210' in design 'c432_lock'.
Removing cell 'U211' in design 'c432_lock'.
Removing cell 'U212' in design 'c432_lock'.
Removing cell 'U213' in design 'c432_lock'.
Removing cell 'U214' in design 'c432_lock'.
Removing cell 'U215' in design 'c432_lock'.
Removing cell 'U216' in design 'c432_lock'.
Removing cell 'U217' in design 'c432_lock'.
Removing cell 'U218' in design 'c432_lock'.
Removing cell 'U219' in design 'c432_lock'.
Removing cell 'U220' in design 'c432_lock'.
Removing cell 'U221' in design 'c432_lock'.
Removing cell 'U222' in design 'c432_lock'.
Removing cell 'U223' in design 'c432_lock'.
Removing cell 'U224' in design 'c432_lock'.
Removing cell 'U225' in design 'c432_lock'.
Removing cell 'U226' in design 'c432_lock'.
Removing cell 'U227' in design 'c432_lock'.
Removing cell 'U228' in design 'c432_lock'.
Removing cell 'U229' in design 'c432_lock'.
Removing cell 'U230' in design 'c432_lock'.
Removing cell 'U231' in design 'c432_lock'.
Removing cell 'U232' in design 'c432_lock'.
Removing cell 'U233' in design 'c432_lock'.
Removing cell 'U234' in design 'c432_lock'.
Removing cell 'U235' in design 'c432_lock'.
Removing cell 'U236' in design 'c432_lock'.
Removing cell 'U237' in design 'c432_lock'.
Removing cell 'U238' in design 'c432_lock'.
Removing cell 'U239' in design 'c432_lock'.
Removing cell 'U240' in design 'c432_lock'.
Removing cell 'U241' in design 'c432_lock'.
Removing cell 'U242' in design 'c432_lock'.
Removing cell 'U243' in design 'c432_lock'.
Removing cell 'U244' in design 'c432_lock'.
Removing cell 'U245' in design 'c432_lock'.
Removing cell 'U246' in design 'c432_lock'.
Removing cell 'U247' in design 'c432_lock'.
Removing cell 'U248' in design 'c432_lock'.
Removing cell 'U249' in design 'c432_lock'.
Removing cell 'U250' in design 'c432_lock'.
Removing cell 'U251' in design 'c432_lock'.
Removing cell 'U252' in design 'c432_lock'.
Removing cell 'U253' in design 'c432_lock'.
Removing cell 'U254' in design 'c432_lock'.
Removing cell 'U255' in design 'c432_lock'.
Removing cell 'U256' in design 'c432_lock'.
Removing cell 'U257' in design 'c432_lock'.
Removing cell 'U258' in design 'c432_lock'.
Removing cell 'U259' in design 'c432_lock'.
Removing cell 'U260' in design 'c432_lock'.
Removing cell 'U261' in design 'c432_lock'.
Removing cell 'U262' in design 'c432_lock'.
Removing cell 'U263' in design 'c432_lock'.
Removing cell 'U264' in design 'c432_lock'.
Removing cell 'U265' in design 'c432_lock'.
Removing cell 'U266' in design 'c432_lock'.
Removing cell 'U267' in design 'c432_lock'.
Removing cell 'U268' in design 'c432_lock'.
Removing cell 'U269' in design 'c432_lock'.
Removing cell 'U270' in design 'c432_lock'.
Removing cell 'U271' in design 'c432_lock'.
Removing cell 'U272' in design 'c432_lock'.
Removing cell 'U273' in design 'c432_lock'.
Removing cell 'U274' in design 'c432_lock'.
Removing cell 'U275' in design 'c432_lock'.
Removing cell 'U276' in design 'c432_lock'.
Removing cell 'U277' in design 'c432_lock'.
Removing cell 'U278' in design 'c432_lock'.
Removing cell 'U279' in design 'c432_lock'.
Removing cell 'U280' in design 'c432_lock'.
Removing cell 'U281' in design 'c432_lock'.
Removing cell 'U282' in design 'c432_lock'.
Removing cell 'U283' in design 'c432_lock'.
Removing cell 'U284' in design 'c432_lock'.
Removing cell 'U285' in design 'c432_lock'.
Removing cell 'U286' in design 'c432_lock'.
Removing cell 'U287' in design 'c432_lock'.
Removing cell 'U288' in design 'c432_lock'.
Removing cell 'U289' in design 'c432_lock'.
Removing cell 'U290' in design 'c432_lock'.
Removing cell 'U291' in design 'c432_lock'.
Removing cell 'U292' in design 'c432_lock'.
Removing cell 'U293' in design 'c432_lock'.
Removing cell 'U294' in design 'c432_lock'.
Removing cell 'U295' in design 'c432_lock'.
Removing cell 'U296' in design 'c432_lock'.
Removing cell 'U297' in design 'c432_lock'.
Removing cell 'U298' in design 'c432_lock'.
Removing cell 'U299' in design 'c432_lock'.
Removing cell 'U300' in design 'c432_lock'.
Removing cell 'U301' in design 'c432_lock'.
Removing cell 'U302' in design 'c432_lock'.
Removing cell 'U303' in design 'c432_lock'.
Removing cell 'U304' in design 'c432_lock'.
Removing cell 'U305' in design 'c432_lock'.
Removing cell 'U306' in design 'c432_lock'.
Removing cell 'U307' in design 'c432_lock'.
Removing cell 'U308' in design 'c432_lock'.
Removing cell 'U309' in design 'c432_lock'.
Removing cell 'U310' in design 'c432_lock'.
Removing cell 'U311' in design 'c432_lock'.
Removing cell 'U312' in design 'c432_lock'.
Removing cell 'U313' in design 'c432_lock'.
Removing cell 'U314' in design 'c432_lock'.
set PI [get_attribute  [get_ports * -filter "direction == in"] full_name]
G1GAT G4GAT G8GAT G11GAT G14GAT G17GAT G21GAT G24GAT G27GAT G30GAT G34GAT G37GAT G40GAT G43GAT G47GAT G50GAT G53GAT G56GAT G60GAT G63GAT G66GAT G69GAT G73GAT G76GAT G79GAT G82GAT G86GAT G89GAT G92GAT G95GAT G99GAT G102GAT G105GAT G108GAT G112GAT G115GAT
foreach p $PI {
    set len [sizeof_collection  [all_connected $p]]
    echo $len
    if {$len < 2} {
        echo $p
        remove_port $p
    }
}
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
2
1
G105GAT
Removing port 'G105GAT' in design 'c432_lock'.
1
G108GAT
Removing port 'G108GAT' in design 'c432_lock'.
1
G112GAT
Removing port 'G112GAT' in design 'c432_lock'.
1
G115GAT
Removing port 'G115GAT' in design 'c432_lock'.
write -format verilog -hierarchy -output ../Results/$design/CASlock_${design}_${flipsignal}_${lib}.v
Writing verilog file '/home/nsl278/from_newnano/CASLock_TCHES_Artifact/IFS-SAT_attack/Attack/Results/c432/CASlock_c432_n310_2ip.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
exit

Thank you...
  NAND2_X1 U169 ( .A1(G95GAT), .A2(G92GAT), .ZN(n194) );
  NOR2_X1 U170 ( .A1(G63GAT), .A2(G69GAT), .ZN(n186) );
  INV_X1 U171 ( .A(G60GAT), .ZN(n183) );
  INV_X1 U172 ( .A(G56GAT), .ZN(n201) );
  NAND2_X1 U173 ( .A1(G50GAT), .A2(G53GAT), .ZN(n180) );
  INV_X1 U174 ( .A(G43GAT), .ZN(n212) );
  NOR2_X1 U175 ( .A1(n212), .A2(G47GAT), .ZN(n242) );
  INV_X1 U176 ( .A(n242), .ZN(n178) );
  INV_X1 U177 ( .A(G24GAT), .ZN(n208) );
  INV_X1 U178 ( .A(G21GAT), .ZN(n231) );
  NOR2_X1 U179 ( .A1(G14GAT), .A2(n231), .ZN(n166) );
  NAND2_X1 U180 ( .A1(G17GAT), .A2(n166), .ZN(n170) );
  INV_X1 U181 ( .A(G4GAT), .ZN(n167) );
  NOR2_X1 U182 ( .A1(G1GAT), .A2(n167), .ZN(n207) );
  NOR2_X1 U183 ( .A1(n207), .A2(G8GAT), .ZN(n168) );
  NOR2_X1 U184 ( .A1(n168), .A2(G11GAT), .ZN(n169) );
  NOR2_X1 U185 ( .A1(n170), .A2(n169), .ZN(n171) );
  NOR2_X1 U186 ( .A1(n208), .A2(n171), .ZN(n173) );
  NAND2_X1 U187 ( .A1(G30GAT), .A2(G27GAT), .ZN(n172) );
  NOR2_X1 U188 ( .A1(n173), .A2(n172), .ZN(n174) );
  NOR2_X1 U189 ( .A1(G34GAT), .A2(n174), .ZN(n175) );
  OR2_X1 U190 ( .A1(G40GAT), .A2(n175), .ZN(n176) );
  NOR2_X1 U191 ( .A1(G37GAT), .A2(n176), .ZN(n177) );
  NOR2_X1 U192 ( .A1(n178), .A2(n177), .ZN(n179) );
  NOR2_X1 U193 ( .A1(n180), .A2(n179), .ZN(n181) );
  NOR2_X1 U194 ( .A1(n201), .A2(n181), .ZN(n182) );
  NOR2_X1 U195 ( .A1(n183), .A2(n182), .ZN(n184) );
  NOR2_X1 U196 ( .A1(G66GAT), .A2(n184), .ZN(n185) );
  NAND2_X1 U197 ( .A1(n186), .A2(n185), .ZN(n187) );
  NOR2_X1 U198 ( .A1(G73GAT), .A2(n187), .ZN(n188) );
  NOR2_X1 U199 ( .A1(G79GAT), .A2(n188), .ZN(n189) );
  NAND2_X1 U200 ( .A1(G76GAT), .A2(n189), .ZN(n190) );
  NAND2_X1 U201 ( .A1(n190), .A2(G82GAT), .ZN(n191) );
  AND2_X1 U202 ( .A1(n191), .A2(G86GAT), .ZN(n192) );
  NOR2_X1 U203 ( .A1(G89GAT), .A2(n192), .ZN(n193) );
  NOR2_X1 U204 ( .A1(n194), .A2(n193), .ZN(n195) );
  NOR2_X1 U205 ( .A1(G99GAT), .A2(n195), .ZN(n196) );
  NAND2_X1 U206 ( .A1(n196), .A2(G102GAT), .ZN(n310) );
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 2164; decisions: 0
UNSAT model!
finished solver loop. fail_count = -1
key=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
iteration=1; backbones_count=0; cube_count=1272; cpu_time=0.003998; maxrss=2.08594
inputs=32 keys=64 outputs=1 gates=128
iteration: 1; vars: 928; clauses: 819; decisions: 156
iteration: 2; vars: 1182; clauses: 1451; decisions: 614
iteration: 3; vars: 1436; clauses: 635; decisions: 803
iteration: 4; vars: 1690; clauses: 1255; decisions: 953
iteration: 5; vars: 1944; clauses: 494; decisions: 1104
iteration: 6; vars: 2198; clauses: 475; decisions: 1255
iteration: 7; vars: 2452; clauses: 436; decisions: 1433
iteration: 8; vars: 2706; clauses: 428; decisions: 1608
iteration: 9; vars: 2960; clauses: 422; decisions: 1751
iteration: 10; vars: 3214; clauses: 410; decisions: 1889
iteration: 11; vars: 3468; clauses: 410; decisions: 2027
iteration: 12; vars: 3722; clauses: 434; decisions: 2166
iteration: 13; vars: 3976; clauses: 383; decisions: 2297
iteration: 14; vars: 4230; clauses: 369; decisions: 2428
iteration: 15; vars: 4484; clauses: 355; decisions: 2572
iteration: 16; vars: 4738; clauses: 353; decisions: 2691
iteration: 17; vars: 4992; clauses: 338; decisions: 2806
iteration: 18; vars: 5246; clauses: 338; decisions: 2925
iteration: 19; vars: 5500; clauses: 352; decisions: 3038
iteration: 20; vars: 5754; clauses: 326; decisions: 3150
iteration: 21; vars: 6008; clauses: 326; decisions: 3257
iteration: 22; vars: 6262; clauses: 328; decisions: 3368
iteration: 23; vars: 6516; clauses: 300; decisions: 3473
iteration: 24; vars: 6770; clauses: 318; decisions: 3580
iteration: 25; vars: 7024; clauses: 292; decisions: 3696
iteration: 26; vars: 7278; clauses: 302; decisions: 3793
iteration: 27; vars: 7532; clauses: 308; decisions: 3895
iteration: 28; vars: 7786; clauses: 308; decisions: 3996
iteration: 29; vars: 8040; clauses: 318; decisions: 4096
iteration: 30; vars: 8294; clauses: 304; decisions: 4196
iteration: 31; vars: 8548; clauses: 298; decisions: 4296
iteration: 32; vars: 8802; clauses: 294; decisions: 4394
iteration: 33; vars: 9056; clauses: 284; decisions: 4487
iteration: 34; vars: 9310; clauses: 284; decisions: 4579
iteration: 35; vars: 9564; clauses: 292; decisions: 4670
iteration: 36; vars: 9818; clauses: 263; decisions: 4759
iteration: 37; vars: 10072; clauses: 252; decisions: 4852
iteration: 38; vars: 10326; clauses: 252; decisions: 4935
iteration: 39; vars: 10580; clauses: 258; decisions: 5016
iteration: 40; vars: 10834; clauses: 228; decisions: 5091
iteration: 41; vars: 11088; clauses: 692; decisions: 5165
iteration: 42; vars: 11342; clauses: 198; decisions: 5167
finished solver loop. fail_count = 0
key=1001011011100011101111110011111000000000000000000000000000000001
iteration=42; backbones_count=0; cube_count=27322; cpu_time=0.226965; maxrss=2.87109
equivalent
