Starting process: IPCFG

GenerateCore within package Core_Generate 1.0.0 in file LatticeIP_generate.tcl
Starting process: '"/usr/local/diamond/3.11_x64/bin/lin64/synpwrap" -rem -e SDI_IP -target lattice-ecp3'

End process: completed successfully.

Starting process: '"/usr/local/diamond/3.11_x64/ispfpga/bin/lin64/edif2ngd" -ip "/home/diamond/SharedFolder/SDI/SDI/tri_rate_sdi_phy_v1.5/lib/../.." -ic tri_rate_sdi_phy_v1.5 -nopropwarn -l latticeecp3 "../syn_results/SDI_IP.edi" "SDI_IP.ngo"'
edif2ngd:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
No device specified. Will use default.

Writing the design to SDI_IP.ngo...

Total CPU Time: 0 secs  
Total REAL Time: 0 secs  
Peak Memory Usage: 44 MB

End process: completed successfully.

=============================================================================
Filelist generated by IPexpress    01/23/2021    00:35:31          
Filename: SDI_IP_filelist.log                                         
Copyright(c) 2013 Lattice Semiconductor Corporation. All rights reserved.   
=============================================================================
-----------------------------------------------------------------------------
Basic IP Core Files
Output Directory: /home/diamond/SharedFolder/SDI2 
-----------------------------------------------------------------------------
  SDI_IP.lpc
      : IP ispLEVER LPC File
  SDI_IP.ngo
      : IP ispLEVER Database File
  SDI_IP_bb.v
      : IP Verilog Blackbox Module
  SDI_IP_inst.v
      : IP Verilog Instantiation Template
  SDI_IP_beh.v
      : IP Verilog Behavioral Sim Model
  SDI_IP_gen.log
      : IP Status Log
  SDI_IP_generate.log
      : IP Generate Log
-----------------------------------------------------------------------------
Supplemental Implementation and Simulation Files:

Testbench files common to all Tri-rate SDI PHY configurations
    ../sdi_eval/testbench/sdi_tb.v 

Models common to all Tri-rate SDI PHY configurations 
    ../sdi_eval/models/ecp3 

Evaluation source files specific to SDI_IP configuration
    ../sdi_eval/SDI_IP/src/rtl/top/ecp3 
    ../sdi_eval/SDI_IP/src/rtl/templates/ecp3 
    ../sdi_eval/SDI_IP/src/params 
    ../sdi_eval/SDI_IP/src/beh_rtl/ecp3 

Simulation files specific to SDI_IP configuration
    ../sdi_eval/SDI_IP/sim/modelsim 

Implementation files specific to SDI_IP configuration
    ../sdi_eval/SDI_IP/impl 

Total Warnings:  0


Total Errors:  0



