TimeQuest Timing Analyzer report for top_7seg_clock2
Mon Dec 26 13:33:57 2022
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_100MHz'
 13. Slow 1200mV 85C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 14. Slow 1200mV 85C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 15. Slow 1200mV 85C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 16. Slow 1200mV 85C Model Hold: 'clk_100MHz'
 17. Slow 1200mV 85C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 18. Slow 1200mV 85C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 19. Slow 1200mV 85C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 20. Slow 1200mV 85C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 21. Slow 1200mV 85C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 22. Slow 1200mV 85C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 23. Slow 1200mV 85C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 24. Slow 1200mV 85C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 25. Slow 1200mV 85C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_100MHz'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 85C Model Metastability Report
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'clk_100MHz'
 42. Slow 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 43. Slow 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 44. Slow 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 45. Slow 1200mV 0C Model Hold: 'clk_100MHz'
 46. Slow 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 47. Slow 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 48. Slow 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 49. Slow 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 50. Slow 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 51. Slow 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 52. Slow 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 53. Slow 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 54. Slow 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_100MHz'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 59. Setup Times
 60. Hold Times
 61. Clock to Output Times
 62. Minimum Clock to Output Times
 63. Slow 1200mV 0C Model Metastability Report
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'clk_100MHz'
 70. Fast 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 71. Fast 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 72. Fast 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 73. Fast 1200mV 0C Model Hold: 'clk_100MHz'
 74. Fast 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 75. Fast 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 76. Fast 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 77. Fast 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 78. Fast 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 79. Fast 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 80. Fast 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 81. Fast 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 82. Fast 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_100MHz'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Fast 1200mV 0C Model Metastability Report
 92. Multicorner Timing Analysis Summary
 93. Setup Times
 94. Hold Times
 95. Clock to Output Times
 96. Minimum Clock to Output Times
 97. Board Trace Model Assignments
 98. Input Transition Times
 99. Signal Integrity Metrics (Slow 1200mv 0c Model)
100. Signal Integrity Metrics (Slow 1200mv 85c Model)
101. Signal Integrity Metrics (Fast 1200mv 0c Model)
102. Setup Transfers
103. Hold Transfers
104. Recovery Transfers
105. Removal Transfers
106. Report TCCS
107. Report RSKM
108. Unconstrained Paths
109. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; top_7seg_clock2                                                   ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; Clock Name                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                        ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+
; clk_100MHz                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_100MHz }                                                                 ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 }          ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 }          ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg } ;
+----------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                               ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note ;
+------------+-----------------+----------------------------------------------------------------------------+------+
; 242.95 MHz ; 242.95 MHz      ; clk_100MHz                                                                 ;      ;
; 404.04 MHz ; 404.04 MHz      ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;      ;
; 406.5 MHz  ; 406.5 MHz       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;      ;
; 409.84 MHz ; 409.84 MHz      ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;      ;
+------------+-----------------+----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                 ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -3.116 ; -54.569       ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -1.475 ; -5.473        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -1.460 ; -6.234        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -1.440 ; -6.446        ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -0.063 ; -0.063        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.458  ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 0.715  ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.724  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                              ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -2.468 ; -14.808       ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -0.403 ; -2.418        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.227  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                              ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.102 ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.797 ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 2.937 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -3.000 ; -59.540       ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -1.285 ; -7.710        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -1.285 ; -7.710        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -1.285 ; -7.710        ;
+----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_100MHz'                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.116 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 4.042      ;
; -3.030 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.956      ;
; -3.011 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.937      ;
; -3.006 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.932      ;
; -2.940 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.866      ;
; -2.904 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.830      ;
; -2.892 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.818      ;
; -2.879 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.805      ;
; -2.791 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.718      ;
; -2.788 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.714      ;
; -2.734 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.660      ;
; -2.717 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.079     ; 3.636      ;
; -2.716 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.643      ;
; -2.686 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.612      ;
; -2.670 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.597      ;
; -2.670 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.597      ;
; -2.669 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.596      ;
; -2.657 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.577      ;
; -2.656 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.576      ;
; -2.654 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.581      ;
; -2.627 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.077     ; 3.548      ;
; -2.626 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.552      ;
; -2.604 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.511     ; 3.091      ;
; -2.597 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.511     ; 3.084      ;
; -2.587 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.513      ;
; -2.584 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.511      ;
; -2.584 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.511      ;
; -2.583 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.510      ;
; -2.575 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.502      ;
; -2.571 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.491      ;
; -2.570 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.490      ;
; -2.560 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.487      ;
; -2.560 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.487      ;
; -2.559 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.486      ;
; -2.553 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.479      ;
; -2.547 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.467      ;
; -2.546 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.466      ;
; -2.546 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.466      ;
; -2.538 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.465      ;
; -2.537 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.464      ;
; -2.534 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.461      ;
; -2.534 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.461      ;
; -2.533 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.460      ;
; -2.525 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.445      ;
; -2.521 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.441      ;
; -2.520 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.440      ;
; -2.516 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.436      ;
; -2.514 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.440      ;
; -2.513 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.439      ;
; -2.462 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.389      ;
; -2.458 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.385      ;
; -2.445 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.079     ; 3.364      ;
; -2.443 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.363      ;
; -2.443 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.363      ;
; -2.442 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.368      ;
; -2.436 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.363      ;
; -2.434 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.360      ;
; -2.428 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.354      ;
; -2.427 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.353      ;
; -2.422 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.349      ;
; -2.422 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.349      ;
; -2.416 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.342      ;
; -2.410 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.337      ;
; -2.407 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.327      ;
; -2.407 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.327      ;
; -2.404 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.330      ;
; -2.403 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.329      ;
; -2.400 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.327      ;
; -2.398 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.325      ;
; -2.397 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.324      ;
; -2.397 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.324      ;
; -2.395 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.315      ;
; -2.395 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.315      ;
; -2.389 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.309      ;
; -2.384 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.079     ; 3.303      ;
; -2.383 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.309      ;
; -2.382 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.302      ;
; -2.382 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.302      ;
; -2.378 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.304      ;
; -2.377 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.303      ;
; -2.373 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.077     ; 3.294      ;
; -2.362 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.511     ; 2.849      ;
; -2.352 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.278      ;
; -2.339 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.265      ;
; -2.314 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.240      ;
; -2.306 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.233      ;
; -2.306 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.233      ;
; -2.300 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.226      ;
; -2.296 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.222      ;
; -2.292 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.079     ; 3.211      ;
; -2.291 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.211      ;
; -2.291 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.078     ; 3.211      ;
; -2.289 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.215      ;
; -2.286 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.213      ;
; -2.284 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.211      ;
; -2.279 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; 0.343      ; 3.620      ;
; -2.273 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.200      ;
; -2.265 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.510     ; 2.753      ;
; -2.260 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.187      ;
; -2.260 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.072     ; 3.186      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.475 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 2.395      ;
; -1.397 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 2.317      ;
; -1.356 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 2.276      ;
; -1.276 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 2.196      ;
; -1.215 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 2.135      ;
; -1.171 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 2.091      ;
; -1.092 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 2.012      ;
; -0.985 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.905      ;
; -0.947 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.867      ;
; -0.934 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.854      ;
; -0.862 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.782      ;
; -0.834 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.754      ;
; -0.828 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.748      ;
; -0.796 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.716      ;
; -0.756 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.676      ;
; -0.735 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.655      ;
; -0.721 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.641      ;
; -0.678 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.598      ;
; -0.569 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.489      ;
; -0.291 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.211      ;
; -0.254 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.174      ;
; -0.243 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.163      ;
; -0.212 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 1.132      ;
; 0.079  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.078     ; 0.841      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.460 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.431      ;
; -1.370 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.341      ;
; -1.343 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.314      ;
; -1.317 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.288      ;
; -1.306 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.277      ;
; -1.284 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.255      ;
; -1.253 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.224      ;
; -1.221 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.192      ;
; -1.214 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.185      ;
; -1.213 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.184      ;
; -1.211 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.182      ;
; -1.202 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.173      ;
; -1.201 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.172      ;
; -1.199 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.170      ;
; -1.186 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.157      ;
; -1.159 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.130      ;
; -1.153 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.124      ;
; -1.130 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.101      ;
; -1.051 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.022      ;
; -1.048 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.019      ;
; -1.028 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.999      ;
; -0.936 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.907      ;
; -0.934 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.905      ;
; -0.924 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.895      ;
; -0.693 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.664      ;
; -0.210 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.043     ; 1.185      ;
; -0.191 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.043     ; 1.166      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.440 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.410      ;
; -1.435 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.405      ;
; -1.429 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.399      ;
; -1.428 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.398      ;
; -1.413 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.383      ;
; -1.412 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.382      ;
; -1.313 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.283      ;
; -1.307 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.277      ;
; -1.302 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.272      ;
; -1.297 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.267      ;
; -1.296 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.266      ;
; -1.264 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.234      ;
; -1.263 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.233      ;
; -1.187 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.157      ;
; -1.184 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.154      ;
; -1.180 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.150      ;
; -1.180 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.150      ;
; -1.179 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.149      ;
; -1.165 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.135      ;
; -1.056 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 2.026      ;
; -0.717 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 1.687      ;
; -0.667 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 1.637      ;
; -0.665 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 1.635      ;
; -0.571 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 1.541      ;
; -0.422 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.048     ; 1.392      ;
; -0.177 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.152      ;
; -0.177 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.152      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_100MHz'                                                                                                                                                                                                                                                                     ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.063 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz  ; 0.000        ; 3.005      ; 3.380      ;
; 0.414  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.096      ; 0.696      ;
; 0.431  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 0.696      ;
; 0.431  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 0.696      ;
; 0.441  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz  ; -0.500       ; 3.005      ; 3.384      ;
; 0.444  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.708      ;
; 0.577  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.096      ; 0.859      ;
; 0.577  ; controller:ctr|state_t.s10                                                     ; controller:ctr|state_t.s11                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 0.842      ;
; 0.584  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.096      ; 0.866      ;
; 0.585  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.096      ; 0.867      ;
; 0.635  ; controller:ctr|state_t.s20                                                     ; controller:ctr|state_t.s21                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 0.900      ;
; 0.644  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.908      ;
; 0.646  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.910      ;
; 0.646  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.910      ;
; 0.650  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.914      ;
; 0.659  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.923      ;
; 0.659  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.923      ;
; 0.659  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.923      ;
; 0.660  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.924      ;
; 0.660  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.924      ;
; 0.661  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.925      ;
; 0.678  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 0.942      ;
; 0.717  ; controller:ctr|state_t.s21                                                     ; controller:ctr|state_t.s22                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.509      ; 1.412      ;
; 0.757  ; controller:ctr|state_t.s00                                                     ; controller:ctr|state_t.s10                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.022      ;
; 0.758  ; controller:ctr|state_t.s00                                                     ; controller:ctr|state_t.s01                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.023      ;
; 0.962  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.226      ;
; 0.963  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.227      ;
; 0.973  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.237      ;
; 0.977  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.241      ;
; 0.977  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.241      ;
; 0.977  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.241      ;
; 0.978  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.242      ;
; 0.986  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.250      ;
; 0.986  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.250      ;
; 0.988  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.252      ;
; 0.991  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.255      ;
; 0.991  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.255      ;
; 0.991  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.255      ;
; 0.994  ; controller:ctr|state_t.s10                                                     ; controller:ctr|state_t.s20                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.259      ;
; 0.996  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.260      ;
; 1.000  ; controller:ctr|state_t.s11                                                     ; controller:ctr|state_t.s12                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.265      ;
; 1.007  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.271      ;
; 1.033  ; controller:ctr|state_t.s22                                                     ; controller:ctr|state_t.s20                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; -0.333     ; 0.886      ;
; 1.080  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.510      ; 1.776      ;
; 1.083  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.347      ;
; 1.084  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.348      ;
; 1.089  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.353      ;
; 1.095  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.510      ; 1.791      ;
; 1.097  ; controller:ctr|state_t.s21                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.362      ;
; 1.097  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.361      ;
; 1.098  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.362      ;
; 1.098  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.362      ;
; 1.099  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.363      ;
; 1.099  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.363      ;
; 1.099  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.363      ;
; 1.103  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.367      ;
; 1.103  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.367      ;
; 1.103  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.367      ;
; 1.108  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.372      ;
; 1.112  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.085      ; 1.383      ;
; 1.112  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.376      ;
; 1.114  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.378      ;
; 1.117  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.381      ;
; 1.117  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.381      ;
; 1.122  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.386      ;
; 1.139  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.403      ;
; 1.150  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.415      ;
; 1.163  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.427      ;
; 1.166  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.430      ;
; 1.180  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.510      ; 1.876      ;
; 1.192  ; controller:ctr|state_t.s12                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.457      ;
; 1.200  ; controller:ctr|state_t.s11                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.465      ;
; 1.209  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.473      ;
; 1.210  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.474      ;
; 1.214  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.478      ;
; 1.216  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.510      ; 1.912      ;
; 1.219  ; controller:ctr|state_t.s20                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.484      ;
; 1.224  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.488      ;
; 1.225  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.489      ;
; 1.225  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.489      ;
; 1.229  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.493      ;
; 1.229  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.493      ;
; 1.230  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.494      ;
; 1.231  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.085      ; 1.502      ;
; 1.234  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.498      ;
; 1.238  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.085      ; 1.509      ;
; 1.238  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.502      ;
; 1.240  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.504      ;
; 1.265  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.529      ;
; 1.276  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.541      ;
; 1.278  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.543      ;
; 1.280  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.510      ; 1.976      ;
; 1.305  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.510      ; 2.001      ;
; 1.311  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.510      ; 2.007      ;
; 1.315  ; controller:ctr|state_t.s10                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.580      ;
; 1.327  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.078      ; 1.591      ;
; 1.330  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.096      ; 1.612      ;
; 1.331  ; controller:ctr|state_t.s12                                                     ; controller:ctr|state_t.s11                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.079      ; 1.596      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.458 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 0.722      ;
; 0.659 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 0.923      ;
; 0.678 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 0.942      ;
; 0.692 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 0.956      ;
; 0.797 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.061      ;
; 0.829 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.093      ;
; 0.887 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.151      ;
; 0.890 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.154      ;
; 0.937 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.201      ;
; 0.943 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.207      ;
; 0.976 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.240      ;
; 0.996 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.260      ;
; 1.001 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.265      ;
; 1.011 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.275      ;
; 1.016 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.280      ;
; 1.075 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.339      ;
; 1.086 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.350      ;
; 1.094 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.358      ;
; 1.107 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.371      ;
; 1.131 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.395      ;
; 1.223 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.487      ;
; 1.248 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.512      ;
; 1.342 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.606      ;
; 1.353 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.078      ; 1.617      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.715 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 0.944      ;
; 0.722 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 0.951      ;
; 0.806 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.040      ;
; 0.808 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.042      ;
; 0.881 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.115      ;
; 0.881 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.115      ;
; 0.950 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.184      ;
; 0.951 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.185      ;
; 0.991 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.225      ;
; 0.991 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.225      ;
; 1.021 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.255      ;
; 1.046 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.280      ;
; 1.048 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.282      ;
; 1.116 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.350      ;
; 1.116 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.350      ;
; 1.119 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.353      ;
; 1.119 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.353      ;
; 1.361 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.595      ;
; 1.375 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.609      ;
; 1.377 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.611      ;
; 1.420 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.654      ;
; 1.421 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.655      ;
; 1.421 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 1.655      ;
; 1.870 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 2.104      ;
; 1.872 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 2.106      ;
; 1.997 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 2.231      ;
; 2.000 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.048      ; 2.234      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.724 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.043      ; 0.953      ;
; 0.750 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.043      ; 0.979      ;
; 0.775 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.008      ;
; 0.777 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.010      ;
; 0.836 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.069      ;
; 0.836 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.069      ;
; 0.838 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.071      ;
; 0.951 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.184      ;
; 0.953 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.186      ;
; 1.046 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.279      ;
; 1.047 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.280      ;
; 1.050 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.283      ;
; 1.172 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.405      ;
; 1.204 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.437      ;
; 1.222 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.455      ;
; 1.367 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.600      ;
; 1.367 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.600      ;
; 1.368 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.601      ;
; 1.478 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.711      ;
; 1.488 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.721      ;
; 1.498 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.731      ;
; 1.541 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.774      ;
; 1.634 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.867      ;
; 1.757 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.990      ;
; 1.759 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.992      ;
; 1.763 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.996      ;
; 1.765 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.998      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.468 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.878     ; 1.588      ;
; -2.468 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.878     ; 1.588      ;
; -2.468 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.878     ; 1.588      ;
; -2.468 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.878     ; 1.588      ;
; -2.468 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.878     ; 1.588      ;
; -2.468 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.878     ; 1.588      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.403 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.006      ; 1.407      ;
; -0.403 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.006      ; 1.407      ;
; -0.403 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.006      ; 1.407      ;
; -0.403 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.006      ; 1.407      ;
; -0.403 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.006      ; 1.407      ;
; -0.403 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.006      ; 1.407      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.227 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 1.057      ; 1.818      ;
; 0.227 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 1.057      ; 1.818      ;
; 0.227 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 1.057      ; 1.818      ;
; 0.227 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 1.057      ; 1.818      ;
; 0.227 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 1.057      ; 1.818      ;
; 0.227 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 1.057      ; 1.818      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.102 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.377      ; 1.695      ;
; 0.102 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.377      ; 1.695      ;
; 0.102 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.377      ; 1.695      ;
; 0.102 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.377      ; 1.695      ;
; 0.102 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.377      ; 1.695      ;
; 0.102 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.377      ; 1.695      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.797 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.264      ; 1.267      ;
; 0.797 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.264      ; 1.267      ;
; 0.797 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.264      ; 1.267      ;
; 0.797 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.264      ; 1.267      ;
; 0.797 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.264      ; 1.267      ;
; 0.797 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.264      ; 1.267      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 2.937 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.680     ; 1.463      ;
; 2.937 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.680     ; 1.463      ;
; 2.937 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.680     ; 1.463      ;
; 2.937 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.680     ; 1.463      ;
; 2.937 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.680     ; 1.463      ;
; 2.937 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.680     ; 1.463      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_100MHz'                                                                                                              ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_100MHz ; Rise       ; clk_100MHz                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s00                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s01                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s10                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s11                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s12                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s20                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s21                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s22                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ;
; 0.252  ; 0.440        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s00                                                     ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s01                                                     ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s10                                                     ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s11                                                     ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s12                                                     ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s20                                                     ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s21                                                     ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s22                                                     ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ;
; 0.259  ; 0.447        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; 0.268  ; 0.456        ; 0.188          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; 0.324  ; 0.544        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ;
; 0.331  ; 0.551        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ;
; 0.332  ; 0.552        ; 0.220          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; 0.225  ; 0.445        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[0]|clk                                   ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[1]|clk                                   ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[2]|clk                                   ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[3]|clk                                   ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[4]|clk                                   ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[5]|clk                                   ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|combout                                  ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|inclk[0]                         ;
; 0.488  ; 0.488        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|outclk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|bL|temp3|q                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|bL|temp3|q                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|datac                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|datac                                    ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|inclk[0]                         ;
; 0.510  ; 0.510        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|outclk                           ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|combout                                  ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[0]|clk                                   ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[1]|clk                                   ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[2]|clk                                   ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[3]|clk                                   ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[4]|clk                                   ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[5]|clk                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; 0.324  ; 0.512        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[0]|clk                                     ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[1]|clk                                     ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[2]|clk                                     ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[3]|clk                                     ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[4]|clk                                     ;
; 0.477  ; 0.477        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[5]|clk                                     ;
; 0.486  ; 0.486        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|bR|temp3|q                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|bR|temp3|q                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|datac                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|datac                                      ;
; 0.511  ; 0.511        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|combout                                    ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[0]|clk                                     ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[1]|clk                                     ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[2]|clk                                     ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[3]|clk                                     ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[4]|clk                                     ;
; 0.519  ; 0.519        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[5]|clk                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                 ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.217  ; 0.405        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; 0.217  ; 0.405        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; 0.217  ; 0.405        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; 0.217  ; 0.405        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; 0.217  ; 0.405        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; 0.217  ; 0.405        ; 0.188          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.368  ; 0.588        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; 0.368  ; 0.588        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; 0.368  ; 0.588        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; 0.368  ; 0.588        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; 0.368  ; 0.588        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; 0.368  ; 0.588        ; 0.220          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[0]|clk                                     ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[1]|clk                                     ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[2]|clk                                     ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[3]|clk                                     ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[4]|clk                                     ;
; 0.370  ; 0.370        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|uno|clk_out_reg|q                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|uno|clk_out_reg|q                                      ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[0]|clk                                     ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[1]|clk                                     ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[2]|clk                                     ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[3]|clk                                     ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[4]|clk                                     ;
; 0.624  ; 0.624        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[5]|clk                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B0        ; clk_100MHz ; 3.874 ; 4.348 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; 3.901 ; 4.329 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; 1.991 ; 2.370 ; Rise       ; clk_100MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B0        ; clk_100MHz ; -1.525 ; -1.932 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; -2.036 ; -2.462 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; -1.521 ; -1.876 ; Rise       ; clk_100MHz      ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                              ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 15.299 ; 15.173 ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 11.404 ; 11.423 ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 15.088 ; 15.151 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 11.247 ; 11.295 ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 11.279 ; 11.245 ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 14.774 ; 14.719 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 15.299 ; 15.173 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 11.233 ; 11.344 ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 18.854 ; 18.945 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.085 ; 17.193 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 18.854 ; 18.945 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.290 ; 17.270 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.071 ; 16.963 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.582 ; 17.483 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.556 ; 17.475 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.069 ; 16.970 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.030 ; 9.927  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.611 ; 10.710 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.792 ; 10.696 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.876 ; 10.783 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.660  ; 9.757  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.646 ; 10.487 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.913 ; 14.805 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.582 ; 13.715 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.449 ; 13.403 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.439 ; 13.423 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.087 ; 14.029 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.028 ; 14.005 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.913 ; 14.805 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.123 ; 14.099 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 10.844 ; 10.930 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.081 ; 13.040 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.275 ; 13.243 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.474 ; 13.510 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.072 ; 13.106 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.809 ; 13.819 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.168 ; 13.203 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.891  ;        ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.619 ; 17.812 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.583 ; 17.634 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.564 ; 17.560 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.588 ; 17.556 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.259 ; 17.232 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.269 ; 17.272 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.619 ; 17.600 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.573 ; 17.545 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 12.930 ; 13.027 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.218 ; 15.330 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.228 ; 15.342 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.687 ; 15.827 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.065 ; 16.853 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.499 ; 17.812 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.466 ; 17.590 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;        ; 5.956  ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                      ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 9.564  ; 9.666  ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 10.069 ; 10.029 ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 13.636 ; 13.672 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 9.564  ; 9.666  ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 9.950  ; 9.859  ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 13.308 ; 13.224 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 12.230 ; 12.268 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 9.909  ; 9.957  ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.787  ; 8.906  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.165  ; 9.319  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.972 ; 11.092 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.399  ; 9.423  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.185  ; 9.048  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.738  ; 9.557  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.675  ; 9.550  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.183  ; 9.052  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.167  ; 9.040  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.253  ; 9.337  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.831  ; 9.781  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.913  ; 9.865  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.787  ; 8.906  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.690  ; 9.578  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.967  ; 5.931  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.067  ; 6.198  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.967  ; 5.931  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.987  ; 5.950  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.582  ; 6.475  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.589  ; 6.455  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.418  ; 7.221  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.615  ; 6.539  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.508  ; 7.600  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.136  ; 7.006  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.472  ; 7.360  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.378  ; 7.508  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.184  ; 7.211  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 8.049  ; 7.983  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.082  ; 7.211  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.681  ;        ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.635  ; 8.579  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.885  ; 8.964  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.930  ; 8.881  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.949  ; 8.899  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.635  ; 8.579  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.660  ; 8.585  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.978  ; 8.905  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.929  ; 8.871  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 9.775  ; 9.836  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 9.995  ; 9.891  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 9.998  ; 9.947  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 10.225 ; 10.371 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 11.679 ; 11.670 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 12.127 ; 12.275 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 11.933 ; 12.063 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;        ; 5.743  ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                         ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                 ; Note                                                          ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
; 264.06 MHz ; 250.0 MHz       ; clk_100MHz                                                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
; 452.28 MHz ; 437.64 MHz      ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; limit due to minimum period restriction (tmin)                ;
; 454.34 MHz ; 437.64 MHz      ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; limit due to minimum period restriction (tmin)                ;
; 457.04 MHz ; 437.64 MHz      ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+----------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -2.787 ; -45.903       ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -1.211 ; -4.314        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -1.201 ; -5.023        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -1.188 ; -5.186        ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -0.006 ; -0.006        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.414  ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 0.651  ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.660  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -2.128 ; -12.768       ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -0.182 ; -1.092        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.327  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.104 ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.631 ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 2.668 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -3.000 ; -59.540       ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -1.285 ; -7.710        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -1.285 ; -7.710        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -1.285 ; -7.710        ;
+----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_100MHz'                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.787 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.723      ;
; -2.701 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.637      ;
; -2.681 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.617      ;
; -2.678 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.614      ;
; -2.608 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.544      ;
; -2.553 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.489      ;
; -2.550 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.486      ;
; -2.519 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.455      ;
; -2.471 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.407      ;
; -2.444 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.380      ;
; -2.414 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.342      ;
; -2.394 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.332      ;
; -2.382 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.318      ;
; -2.361 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.299      ;
; -2.360 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.298      ;
; -2.360 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.298      ;
; -2.355 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.291      ;
; -2.351 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.281      ;
; -2.351 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.281      ;
; -2.329 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.267      ;
; -2.282 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.468     ; 2.813      ;
; -2.276 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.468     ; 2.807      ;
; -2.275 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.213      ;
; -2.274 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.212      ;
; -2.274 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.212      ;
; -2.273 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.211      ;
; -2.265 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.195      ;
; -2.265 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.195      ;
; -2.256 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.067     ; 3.188      ;
; -2.255 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.193      ;
; -2.254 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.192      ;
; -2.254 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.192      ;
; -2.245 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.175      ;
; -2.245 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.175      ;
; -2.236 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.172      ;
; -2.225 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.155      ;
; -2.215 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.151      ;
; -2.214 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.150      ;
; -2.209 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.147      ;
; -2.208 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.146      ;
; -2.208 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.146      ;
; -2.206 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.144      ;
; -2.203 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.133      ;
; -2.199 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.129      ;
; -2.199 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.129      ;
; -2.194 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.124      ;
; -2.181 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.119      ;
; -2.181 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.119      ;
; -2.173 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.111      ;
; -2.172 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.110      ;
; -2.172 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.102      ;
; -2.172 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.102      ;
; -2.152 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.088      ;
; -2.131 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.059      ;
; -2.129 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.065      ;
; -2.128 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.064      ;
; -2.127 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.063      ;
; -2.126 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.064      ;
; -2.123 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.061      ;
; -2.123 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.061      ;
; -2.117 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 3.045      ;
; -2.117 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.047      ;
; -2.117 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.047      ;
; -2.114 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.044      ;
; -2.114 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 3.044      ;
; -2.109 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.045      ;
; -2.109 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.045      ;
; -2.108 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.044      ;
; -2.082 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.020      ;
; -2.070 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.468     ; 2.601      ;
; -2.069 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.005      ;
; -2.064 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 3.000      ;
; -2.063 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.999      ;
; -2.062 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 3.000      ;
; -2.061 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 2.999      ;
; -2.061 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 2.999      ;
; -2.052 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.982      ;
; -2.052 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.982      ;
; -2.052 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 2.990      ;
; -2.044 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 2.982      ;
; -2.044 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 2.982      ;
; -2.043 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.979      ;
; -2.035 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.971      ;
; -2.035 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.067     ; 2.967      ;
; -2.035 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.965      ;
; -2.035 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.965      ;
; -2.031 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.967      ;
; -2.026 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.956      ;
; -2.017 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 2.955      ;
; -2.017 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.061     ; 2.955      ;
; -2.008 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.938      ;
; -2.008 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.938      ;
; -2.000 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.936      ;
; -1.996 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.932      ;
; -1.987 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.071     ; 2.915      ;
; -1.985 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.921      ;
; -1.980 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.916      ;
; -1.977 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.063     ; 2.913      ;
; -1.952 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.466     ; 2.485      ;
; -1.944 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.069     ; 2.874      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.211 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 2.140      ;
; -1.142 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 2.071      ;
; -1.105 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 2.034      ;
; -1.035 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.964      ;
; -1.005 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.934      ;
; -0.935 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.864      ;
; -0.896 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.825      ;
; -0.786 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.715      ;
; -0.741 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.670      ;
; -0.731 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.660      ;
; -0.677 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.606      ;
; -0.644 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.573      ;
; -0.625 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.554      ;
; -0.616 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.545      ;
; -0.575 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.504      ;
; -0.569 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.498      ;
; -0.554 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.483      ;
; -0.524 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.453      ;
; -0.421 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.350      ;
; -0.167 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.096      ;
; -0.123 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.052      ;
; -0.114 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.043      ;
; -0.093 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 1.022      ;
; 0.166  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.070     ; 0.763      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -1.201 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.173      ;
; -1.129 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.101      ;
; -1.121 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.093      ;
; -1.095 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.067      ;
; -1.064 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.036      ;
; -1.049 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.021      ;
; -1.036 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 2.008      ;
; -0.992 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.964      ;
; -0.989 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.961      ;
; -0.988 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.960      ;
; -0.986 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.958      ;
; -0.980 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.952      ;
; -0.976 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.948      ;
; -0.975 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.947      ;
; -0.973 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.945      ;
; -0.957 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.929      ;
; -0.922 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.894      ;
; -0.899 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.871      ;
; -0.846 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.818      ;
; -0.843 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.815      ;
; -0.842 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.814      ;
; -0.783 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.755      ;
; -0.740 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.712      ;
; -0.727 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.699      ;
; -0.530 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.047     ; 1.502      ;
; -0.082 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.039     ; 1.062      ;
; -0.072 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.039     ; 1.052      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -1.188 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.164      ;
; -1.186 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.162      ;
; -1.185 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.161      ;
; -1.183 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.159      ;
; -1.182 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.158      ;
; -1.170 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.146      ;
; -1.076 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.052      ;
; -1.070 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.046      ;
; -1.067 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.043      ;
; -1.066 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.042      ;
; -1.063 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.039      ;
; -1.052 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.028      ;
; -1.049 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 2.025      ;
; -1.007 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.983      ;
; -1.006 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.982      ;
; -0.969 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.945      ;
; -0.963 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.939      ;
; -0.958 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.934      ;
; -0.948 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.924      ;
; -0.854 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.830      ;
; -0.542 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.518      ;
; -0.512 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.488      ;
; -0.502 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.478      ;
; -0.414 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.390      ;
; -0.285 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.043     ; 1.261      ;
; -0.061 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.039     ; 1.041      ;
; -0.055 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.039     ; 1.035      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_100MHz'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.006 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz  ; 0.000        ; 2.721      ; 3.119      ;
; 0.383  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.085      ; 0.639      ;
; 0.397  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 0.639      ;
; 0.398  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 0.640      ;
; 0.403  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.643      ;
; 0.412  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz  ; -0.500       ; 2.721      ; 3.037      ;
; 0.529  ; controller:ctr|state_t.s10                                                     ; controller:ctr|state_t.s11                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 0.771      ;
; 0.534  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.085      ; 0.790      ;
; 0.536  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.085      ; 0.792      ;
; 0.536  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.085      ; 0.792      ;
; 0.589  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.829      ;
; 0.590  ; controller:ctr|state_t.s20                                                     ; controller:ctr|state_t.s21                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 0.832      ;
; 0.591  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.831      ;
; 0.592  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.832      ;
; 0.594  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.834      ;
; 0.602  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.842      ;
; 0.603  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.843      ;
; 0.605  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.845      ;
; 0.605  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.845      ;
; 0.605  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.845      ;
; 0.605  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.845      ;
; 0.605  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.845      ;
; 0.606  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.846      ;
; 0.621  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 0.861      ;
; 0.669  ; controller:ctr|state_t.s21                                                     ; controller:ctr|state_t.s22                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.306      ;
; 0.697  ; controller:ctr|state_t.s00                                                     ; controller:ctr|state_t.s10                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 0.939      ;
; 0.698  ; controller:ctr|state_t.s00                                                     ; controller:ctr|state_t.s01                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 0.940      ;
; 0.875  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.115      ;
; 0.879  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.119      ;
; 0.879  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.119      ;
; 0.882  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.122      ;
; 0.890  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.130      ;
; 0.890  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.130      ;
; 0.891  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.131      ;
; 0.892  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.132      ;
; 0.892  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.132      ;
; 0.892  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.132      ;
; 0.896  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.136      ;
; 0.901  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.141      ;
; 0.902  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.142      ;
; 0.907  ; controller:ctr|state_t.s10                                                     ; controller:ctr|state_t.s20                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.149      ;
; 0.907  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.147      ;
; 0.918  ; controller:ctr|state_t.s11                                                     ; controller:ctr|state_t.s12                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.160      ;
; 0.927  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.167      ;
; 0.953  ; controller:ctr|state_t.s22                                                     ; controller:ctr|state_t.s20                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; -0.309     ; 0.815      ;
; 0.963  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.600      ;
; 0.973  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.610      ;
; 0.974  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.214      ;
; 0.978  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.218      ;
; 0.989  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.229      ;
; 0.989  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.229      ;
; 0.991  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.231      ;
; 0.991  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.231      ;
; 0.991  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.231      ;
; 0.992  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.232      ;
; 0.992  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.232      ;
; 0.992  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.232      ;
; 1.000  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.077      ; 1.248      ;
; 1.000  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.240      ;
; 1.002  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.242      ;
; 1.002  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.242      ;
; 1.002  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.242      ;
; 1.003  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.243      ;
; 1.006  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.246      ;
; 1.011  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.251      ;
; 1.017  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.257      ;
; 1.021  ; controller:ctr|state_t.s21                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.263      ;
; 1.028  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.270      ;
; 1.045  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.285      ;
; 1.051  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.291      ;
; 1.054  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.294      ;
; 1.084  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.324      ;
; 1.088  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.725      ;
; 1.088  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.328      ;
; 1.095  ; controller:ctr|state_t.s12                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.337      ;
; 1.095  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.335      ;
; 1.098  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.735      ;
; 1.099  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.339      ;
; 1.101  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.341      ;
; 1.102  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.342      ;
; 1.102  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.077      ; 1.350      ;
; 1.102  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.342      ;
; 1.110  ; controller:ctr|state_t.s20                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.352      ;
; 1.110  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.077      ; 1.358      ;
; 1.110  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.350      ;
; 1.110  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.350      ;
; 1.112  ; controller:ctr|state_t.s11                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.354      ;
; 1.112  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.352      ;
; 1.112  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.352      ;
; 1.113  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.353      ;
; 1.138  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.380      ;
; 1.139  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.776      ;
; 1.141  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.383      ;
; 1.157  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.397      ;
; 1.181  ; controller:ctr|state_t.s12                                                     ; controller:ctr|state_t.s11                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.423      ;
; 1.182  ; controller:ctr|state_t.s12                                                     ; controller:ctr|state_t.s10                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.071      ; 1.424      ;
; 1.182  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.819      ;
; 1.194  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.434      ;
; 1.197  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.069      ; 1.437      ;
; 1.198  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.466      ; 1.835      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.414 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 0.655      ;
; 0.604 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 0.845      ;
; 0.618 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 0.859      ;
; 0.632 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 0.873      ;
; 0.730 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 0.971      ;
; 0.752 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 0.993      ;
; 0.818 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.059      ;
; 0.821 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.062      ;
; 0.857 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.098      ;
; 0.859 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.100      ;
; 0.891 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.132      ;
; 0.899 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.140      ;
; 0.910 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.151      ;
; 0.914 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.155      ;
; 0.932 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.173      ;
; 0.977 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.218      ;
; 0.988 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.229      ;
; 0.988 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.229      ;
; 0.995 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.236      ;
; 1.016 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.257      ;
; 1.100 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.341      ;
; 1.119 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.360      ;
; 1.222 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.463      ;
; 1.233 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.070      ; 1.474      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.651 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.039      ; 0.861      ;
; 0.659 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.039      ; 0.869      ;
; 0.744 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 0.958      ;
; 0.746 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 0.960      ;
; 0.801 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.015      ;
; 0.802 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.016      ;
; 0.873 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.087      ;
; 0.874 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.088      ;
; 0.903 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.117      ;
; 0.903 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.117      ;
; 0.922 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.136      ;
; 0.959 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.173      ;
; 0.960 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.174      ;
; 1.016 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.230      ;
; 1.016 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.230      ;
; 1.017 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.231      ;
; 1.017 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.231      ;
; 1.243 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.457      ;
; 1.255 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.469      ;
; 1.256 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.470      ;
; 1.277 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.491      ;
; 1.278 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.492      ;
; 1.278 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.492      ;
; 1.703 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.917      ;
; 1.705 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 1.919      ;
; 1.829 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 2.043      ;
; 1.843 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.043      ; 2.057      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.660 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.039      ; 0.870      ;
; 0.682 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.039      ; 0.892      ;
; 0.697 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 0.915      ;
; 0.699 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 0.917      ;
; 0.760 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 0.978      ;
; 0.761 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 0.979      ;
; 0.763 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 0.981      ;
; 0.868 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.086      ;
; 0.870 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.088      ;
; 0.941 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.159      ;
; 0.955 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.173      ;
; 0.957 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.175      ;
; 1.068 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.286      ;
; 1.082 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.300      ;
; 1.093 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.311      ;
; 1.226 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.444      ;
; 1.228 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.446      ;
; 1.264 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.482      ;
; 1.323 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.541      ;
; 1.332 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.550      ;
; 1.380 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.598      ;
; 1.388 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.606      ;
; 1.510 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.728      ;
; 1.619 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.837      ;
; 1.621 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.839      ;
; 1.624 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.842      ;
; 1.626 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.047      ; 1.844      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; -2.128 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.697     ; 1.430      ;
; -2.128 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.697     ; 1.430      ;
; -2.128 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.697     ; 1.430      ;
; -2.128 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.697     ; 1.430      ;
; -2.128 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.697     ; 1.430      ;
; -2.128 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.697     ; 1.430      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.090      ; 1.271      ;
; -0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.090      ; 1.271      ;
; -0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.090      ; 1.271      ;
; -0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.090      ; 1.271      ;
; -0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.090      ; 1.271      ;
; -0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; 0.090      ; 1.271      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.327 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.970      ; 1.632      ;
; 0.327 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.970      ; 1.632      ;
; 0.327 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.970      ; 1.632      ;
; 0.327 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.970      ; 1.632      ;
; 0.327 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.970      ; 1.632      ;
; 0.327 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.970      ; 1.632      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.104 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.257      ; 1.562      ;
; 0.104 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.257      ; 1.562      ;
; 0.104 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.257      ; 1.562      ;
; 0.104 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.257      ; 1.562      ;
; 0.104 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.257      ; 1.562      ;
; 0.104 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 1.257      ; 1.562      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.631 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.326      ; 1.148      ;
; 0.631 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.326      ; 1.148      ;
; 0.631 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.326      ; 1.148      ;
; 0.631 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.326      ; 1.148      ;
; 0.631 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.326      ; 1.148      ;
; 0.631 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.326      ; 1.148      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 2.668 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.521     ; 1.338      ;
; 2.668 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.521     ; 1.338      ;
; 2.668 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.521     ; 1.338      ;
; 2.668 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.521     ; 1.338      ;
; 2.668 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.521     ; 1.338      ;
; 2.668 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -1.521     ; 1.338      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_100MHz'                                                                                                               ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk_100MHz ; Rise       ; clk_100MHz                                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s00                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s01                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s10                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s11                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s12                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s20                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s21                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; controller:ctr|state_t.s22                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s00                                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s01                                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s10                                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s11                                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s12                                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s20                                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s21                                                     ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ;
; 0.288  ; 0.474        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ;
; 0.288  ; 0.474        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ;
; 0.288  ; 0.474        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; controller:ctr|state_t.s22                                                     ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; 0.297  ; 0.483        ; 0.186          ; Low Pulse Width  ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; 0.298  ; 0.516        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s22                                                     ;
; 0.306  ; 0.524        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ;
; 0.306  ; 0.524        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ;
; 0.306  ; 0.524        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s00                                                     ;
+--------+--------------+----------------+------------------+------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.155  ; 0.373        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; 0.155  ; 0.373        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; 0.155  ; 0.373        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; 0.155  ; 0.373        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; 0.155  ; 0.373        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; 0.155  ; 0.373        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[0]|clk                                   ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[1]|clk                                   ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[2]|clk                                   ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[3]|clk                                   ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[4]|clk                                   ;
; 0.413  ; 0.413        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[5]|clk                                   ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|inclk[0]                         ;
; 0.421  ; 0.421        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|outclk                           ;
; 0.438  ; 0.624        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; 0.438  ; 0.624        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; 0.438  ; 0.624        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; 0.438  ; 0.624        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; 0.438  ; 0.624        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; 0.438  ; 0.624        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|combout                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|bL|temp3|q                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|bL|temp3|q                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|datac                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|datac                                    ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|combout                                  ;
; 0.578  ; 0.578        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|inclk[0]                         ;
; 0.578  ; 0.578        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|outclk                           ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[0]|clk                                   ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[1]|clk                                   ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[2]|clk                                   ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[3]|clk                                   ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[4]|clk                                   ;
; 0.586  ; 0.586        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[5]|clk                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; 0.251  ; 0.469        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; 0.344  ; 0.530        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.482  ; 0.482        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|combout                                    ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[0]|clk                                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[1]|clk                                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[2]|clk                                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[3]|clk                                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[4]|clk                                     ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|bR|temp3|q                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|bR|temp3|q                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|datac                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|datac                                      ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[0]|clk                                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[1]|clk                                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[2]|clk                                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[3]|clk                                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[4]|clk                                     ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[5]|clk                                     ;
; 0.516  ; 0.516        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|combout                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[0]|clk                                     ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[1]|clk                                     ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[2]|clk                                     ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[3]|clk                                     ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[4]|clk                                     ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|uno|clk_out_reg|q                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|uno|clk_out_reg|q                                      ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[0]|clk                                     ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[1]|clk                                     ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[2]|clk                                     ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[3]|clk                                     ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[4]|clk                                     ;
; 0.502  ; 0.502        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[5]|clk                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B0        ; clk_100MHz ; 3.519 ; 3.750 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; 3.513 ; 3.758 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; 1.763 ; 1.981 ; Rise       ; clk_100MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B0        ; clk_100MHz ; -1.352 ; -1.586 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; -1.829 ; -2.074 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; -1.343 ; -1.543 ; Rise       ; clk_100MHz      ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                              ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 13.966 ; 13.774 ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 10.421 ; 10.245 ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 13.572 ; 13.774 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 10.137 ; 10.266 ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 10.302 ; 10.086 ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 13.589 ; 13.243 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 13.966 ; 13.552 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 10.274 ; 10.186 ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 16.997 ; 16.968 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 15.384 ; 15.496 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 16.997 ; 16.968 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 15.609 ; 15.495 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 15.401 ; 15.257 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 15.905 ; 15.680 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 15.887 ; 15.674 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 15.400 ; 15.264 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.067  ; 8.959  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.572  ; 9.705  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.787  ; 9.651  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.873  ; 9.733  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.722  ; 8.818  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.656  ; 9.462  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.533 ; 13.293 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.244 ; 12.352 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.114 ; 12.043 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.150 ; 12.062 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.741 ; 12.610 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.707 ; 12.589 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.533 ; 13.293 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.760 ; 12.664 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 9.778  ; 9.912  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 11.835 ; 11.763 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.037 ; 11.946 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.158 ; 12.240 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 11.764 ; 11.874 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 12.403 ; 12.420 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 11.885 ; 11.936 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.363  ;        ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 16.067 ; 16.276 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.991 ; 16.051 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 16.006 ; 15.900 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 16.033 ; 15.858 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.728 ; 15.627 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.732 ; 15.604 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 16.067 ; 15.898 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 16.022 ; 15.910 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 11.777 ; 11.880 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 13.821 ; 13.943 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 13.828 ; 13.950 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 14.252 ; 14.417 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.429 ; 15.269 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.859 ; 16.276 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.859 ; 16.084 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;        ; 5.308  ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                      ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 8.592  ; 8.769  ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 9.175  ; 9.008  ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 12.223 ; 12.455 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 8.592  ; 8.769  ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 9.061  ; 8.856  ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 12.219 ; 11.875 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 11.118 ; 10.924 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 9.036  ; 8.953  ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 7.903  ; 8.046  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.264  ; 8.404  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.912  ; 9.885  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.512  ; 8.456  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.307  ; 8.159  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.813  ; 8.610  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.793  ; 8.605  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.304  ; 8.163  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.283  ; 8.128  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.349  ; 8.418  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.911  ; 8.794  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.994  ; 8.874  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 7.903  ; 8.046  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.783  ; 8.612  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.387  ; 5.286  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.461  ; 5.557  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.387  ; 5.286  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.405  ; 5.303  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.942  ; 5.832  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.925  ; 5.814  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.710  ; 6.484  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.958  ; 5.881  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.738  ; 6.872  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.434  ; 6.286  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.752  ; 6.605  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.622  ; 6.785  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.455  ; 6.481  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.168  ; 7.121  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.358  ; 6.492  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.153  ;        ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 7.853  ; 7.768  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.131  ; 8.141  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.208  ; 8.028  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.226  ; 8.043  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 7.853  ; 7.768  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 7.857  ; 7.862  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.176  ; 8.062  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.128  ; 8.032  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.887  ; 8.959  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 9.098  ; 8.992  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 9.099  ; 9.042  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 9.284  ; 9.448  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 10.529 ; 10.579 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 11.008 ; 11.230 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 10.830 ; 11.052 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;        ; 5.100  ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                  ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -0.961 ; -11.611       ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -0.201 ; -0.268        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -0.200 ; -0.690        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -0.186 ; -0.513        ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -0.226 ; -0.226        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.207  ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 0.331  ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.335  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                               ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -0.856 ; -5.136        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.182  ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.546  ; 0.000         ;
+----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                               ;
+----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                      ; Slack ; End Point TNS ;
+----------------------------------------------------------------------------+-------+---------------+
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 0.043 ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.495 ; 0.000         ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 1.547 ; 0.000         ;
+----------------------------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                    ;
+----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                      ; Slack  ; End Point TNS ;
+----------------------------------------------------------------------------+--------+---------------+
; clk_100MHz                                                                 ; -3.000 ; -49.888       ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -1.000 ; -6.000        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -1.000 ; -6.000        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -1.000 ; -6.000        ;
+----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_100MHz'                                                                                                                                                                                                       ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.961 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.915      ;
; -0.940 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.894      ;
; -0.919 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.873      ;
; -0.915 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.869      ;
; -0.912 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.866      ;
; -0.911 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.865      ;
; -0.896 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.850      ;
; -0.891 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.845      ;
; -0.872 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.827      ;
; -0.854 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.808      ;
; -0.828 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.783      ;
; -0.823 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.777      ;
; -0.806 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.755      ;
; -0.798 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.753      ;
; -0.782 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.736      ;
; -0.768 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.722      ;
; -0.767 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.716      ;
; -0.767 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.716      ;
; -0.762 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.717      ;
; -0.762 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.040     ; 1.709      ;
; -0.762 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.717      ;
; -0.761 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.716      ;
; -0.759 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.713      ;
; -0.756 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.711      ;
; -0.752 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.706      ;
; -0.746 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.695      ;
; -0.746 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.695      ;
; -0.741 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.696      ;
; -0.741 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.696      ;
; -0.740 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.695      ;
; -0.737 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.692      ;
; -0.732 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.242     ; 1.477      ;
; -0.731 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.242     ; 1.476      ;
; -0.725 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.674      ;
; -0.725 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.674      ;
; -0.721 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.670      ;
; -0.721 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.670      ;
; -0.720 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.675      ;
; -0.719 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.674      ;
; -0.718 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.667      ;
; -0.718 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.667      ;
; -0.716 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.671      ;
; -0.713 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.668      ;
; -0.713 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.668      ;
; -0.712 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.667      ;
; -0.708 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.039     ; 1.656      ;
; -0.706 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.655      ;
; -0.706 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.655      ;
; -0.704 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.039     ; 1.652      ;
; -0.702 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.039     ; 1.650      ;
; -0.702 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.651      ;
; -0.702 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.651      ;
; -0.701 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.656      ;
; -0.701 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.656      ;
; -0.700 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.655      ;
; -0.699 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.039     ; 1.647      ;
; -0.697 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.652      ;
; -0.697 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.652      ;
; -0.697 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.646      ;
; -0.697 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.646      ;
; -0.696 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.651      ;
; -0.694 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.648      ;
; -0.692 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.647      ;
; -0.692 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.647      ;
; -0.691 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.646      ;
; -0.690 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.644      ;
; -0.688 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.643      ;
; -0.685 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.639      ;
; -0.681 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.635      ;
; -0.672 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.626      ;
; -0.671 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.625      ;
; -0.671 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.620      ;
; -0.669 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.040     ; 1.616      ;
; -0.663 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.618      ;
; -0.660 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.609      ;
; -0.660 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.609      ;
; -0.659 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.613      ;
; -0.655 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.610      ;
; -0.654 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.609      ;
; -0.650 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.604      ;
; -0.650 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.604      ;
; -0.637 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.591      ;
; -0.630 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.584      ;
; -0.629 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.578      ;
; -0.629 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.038     ; 1.578      ;
; -0.629 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.583      ;
; -0.628 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; 0.162      ; 1.777      ;
; -0.627 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.582      ;
; -0.625 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.579      ;
; -0.624 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.579      ;
; -0.623 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.578      ;
; -0.623 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.577      ;
; -0.623 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.577      ;
; -0.622 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.576      ;
; -0.622 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.576      ;
; -0.618 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.032     ; 1.573      ;
; -0.616 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.570      ;
; -0.616 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.570      ;
; -0.611 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.242     ; 1.356      ;
; -0.607 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ; clk_100MHz   ; clk_100MHz  ; 1.000        ; -0.033     ; 1.561      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                        ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.201 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 1.147      ;
; -0.159 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 1.105      ;
; -0.141 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 1.087      ;
; -0.099 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 1.045      ;
; -0.067 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 1.013      ;
; -0.057 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 1.003      ;
; 0.006  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.940      ;
; 0.039  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.907      ;
; 0.049  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.897      ;
; 0.053  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.893      ;
; 0.099  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.847      ;
; 0.111  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.835      ;
; 0.112  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.834      ;
; 0.128  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.818      ;
; 0.153  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.793      ;
; 0.172  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.774      ;
; 0.185  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.761      ;
; 0.204  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.742      ;
; 0.251  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.695      ;
; 0.378  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.568      ;
; 0.381  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.565      ;
; 0.389  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.557      ;
; 0.404  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.542      ;
; 0.552  ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; -0.041     ; 0.394      ;
+--------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.200 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.183      ;
; -0.199 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.182      ;
; -0.195 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.178      ;
; -0.194 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.177      ;
; -0.180 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.163      ;
; -0.159 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.142      ;
; -0.116 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.099      ;
; -0.115 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.098      ;
; -0.111 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.094      ;
; -0.111 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.094      ;
; -0.100 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.083      ;
; -0.096 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.079      ;
; -0.090 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.073      ;
; -0.044 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.027      ;
; -0.033 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.016      ;
; -0.028 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.011      ;
; -0.027 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 1.010      ;
; -0.006 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.989      ;
; -0.005 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.988      ;
; 0.023  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.960      ;
; 0.172  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.811      ;
; 0.205  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.778      ;
; 0.225  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.758      ;
; 0.248  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.735      ;
; 0.327  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.024     ; 0.656      ;
; 0.434  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.022     ; 0.551      ;
; 0.434  ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -0.022     ; 0.551      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; -0.186 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.168      ;
; -0.138 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.120      ;
; -0.122 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.104      ;
; -0.115 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.097      ;
; -0.107 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.089      ;
; -0.099 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.081      ;
; -0.092 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.074      ;
; -0.092 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.074      ;
; -0.091 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.073      ;
; -0.091 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.073      ;
; -0.090 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.072      ;
; -0.089 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.071      ;
; -0.074 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.056      ;
; -0.058 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.040      ;
; -0.048 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.030      ;
; -0.036 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.018      ;
; -0.032 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.014      ;
; -0.020 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 1.002      ;
; -0.008 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 0.990      ;
; -0.006 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 0.988      ;
; 0.047  ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 0.935      ;
; 0.054  ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 0.928      ;
; 0.055  ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 0.927      ;
; 0.099  ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 0.883      ;
; 0.209  ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.025     ; 0.773      ;
; 0.416  ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.022     ; 0.569      ;
; 0.425  ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.022     ; 0.560      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_100MHz'                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                      ; To Node                                                                        ; Launch Clock                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.226 ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz  ; 0.000        ; 1.576      ; 1.559      ;
; 0.183  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.048      ; 0.315      ;
; 0.190  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.314      ;
; 0.191  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.315      ;
; 0.202  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.325      ;
; 0.252  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.048      ; 0.384      ;
; 0.255  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.048      ; 0.387      ;
; 0.256  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.048      ; 0.388      ;
; 0.261  ; controller:ctr|state_t.s10                                                     ; controller:ctr|state_t.s11                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.385      ;
; 0.280  ; controller:ctr|state_t.s20                                                     ; controller:ctr|state_t.s21                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.404      ;
; 0.295  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.417      ;
; 0.297  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.419      ;
; 0.297  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.419      ;
; 0.298  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.420      ;
; 0.302  ; controller:ctr|state_t.s21                                                     ; controller:ctr|state_t.s22                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.242      ; 0.628      ;
; 0.302  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.425      ;
; 0.303  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.425      ;
; 0.303  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.426      ;
; 0.303  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.426      ;
; 0.304  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.426      ;
; 0.304  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.426      ;
; 0.312  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.434      ;
; 0.341  ; controller:ctr|state_t.s00                                                     ; controller:ctr|state_t.s10                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.465      ;
; 0.342  ; controller:ctr|state_t.s00                                                     ; controller:ctr|state_t.s01                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.466      ;
; 0.404  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz  ; -0.500       ; 1.576      ; 1.689      ;
; 0.440  ; controller:ctr|state_t.s10                                                     ; controller:ctr|state_t.s20                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.564      ;
; 0.442  ; controller:ctr|state_t.s11                                                     ; controller:ctr|state_t.s12                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.566      ;
; 0.444  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.566      ;
; 0.446  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.568      ;
; 0.453  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.575      ;
; 0.453  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.575      ;
; 0.455  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.577      ;
; 0.456  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.579      ;
; 0.456  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.578      ;
; 0.458  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.580      ;
; 0.461  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.584      ;
; 0.461  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.583      ;
; 0.462  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.584      ;
; 0.464  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.586      ;
; 0.464  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.586      ;
; 0.465  ; controller:ctr|state_t.s22                                                     ; controller:ctr|state_t.s20                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; -0.154     ; 0.395      ;
; 0.465  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.587      ;
; 0.467  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.589      ;
; 0.482  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.241      ; 0.807      ;
; 0.488  ; controller:ctr|state_t.s21                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.612      ;
; 0.494  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.241      ; 0.819      ;
; 0.507  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.629      ;
; 0.509  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.631      ;
; 0.512  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.634      ;
; 0.514  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.637      ;
; 0.515  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.638      ;
; 0.515  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.637      ;
; 0.516  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.639      ;
; 0.516  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.638      ;
; 0.518  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.640      ;
; 0.519  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.641      ;
; 0.521  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.643      ;
; 0.522  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.644      ;
; 0.522  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.645      ;
; 0.522  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.644      ;
; 0.525  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.648      ;
; 0.525  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.045      ; 0.654      ;
; 0.525  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.647      ;
; 0.526  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.650      ;
; 0.527  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.649      ;
; 0.528  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.651      ;
; 0.530  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.652      ;
; 0.530  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.652      ;
; 0.531  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.241      ; 0.856      ;
; 0.533  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.655      ;
; 0.538  ; controller:ctr|state_t.s11                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.662      ;
; 0.544  ; controller:ctr|state_t.s12                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.668      ;
; 0.570  ; controller:ctr|state_t.s20                                                     ; controller:ctr|state_t.s00                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.694      ;
; 0.572  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.241      ; 0.897      ;
; 0.573  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.695      ;
; 0.575  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.697      ;
; 0.576  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.698      ;
; 0.579  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.241      ; 0.904      ;
; 0.581  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.703      ;
; 0.582  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.704      ;
; 0.582  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.705      ;
; 0.584  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.706      ;
; 0.586  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.045      ; 0.715      ;
; 0.587  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.709      ;
; 0.588  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.710      ;
; 0.590  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.712      ;
; 0.591  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.047      ; 0.722      ;
; 0.591  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.045      ; 0.720      ;
; 0.591  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.241      ; 0.916      ;
; 0.591  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.713      ;
; 0.592  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.715      ;
; 0.592  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.716      ;
; 0.593  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.038      ; 0.715      ;
; 0.594  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.039      ; 0.717      ;
; 0.596  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.720      ;
; 0.596  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.241      ; 0.921      ;
; 0.606  ; controller:ctr|state_t.s12                                                     ; controller:ctr|state_t.s11                                                     ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.040      ; 0.730      ;
; 0.606  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ; clk_100MHz                                                                 ; clk_100MHz  ; 0.000        ; 0.242      ; 0.932      ;
+--------+--------------------------------------------------------------------------------+--------------------------------------------------------------------------------+----------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                        ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.207 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.332      ;
; 0.300 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.425      ;
; 0.310 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.435      ;
; 0.316 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.441      ;
; 0.366 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.491      ;
; 0.387 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.512      ;
; 0.403 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.528      ;
; 0.405 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.530      ;
; 0.430 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.555      ;
; 0.438 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.563      ;
; 0.449 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.574      ;
; 0.461 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.586      ;
; 0.463 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.588      ;
; 0.466 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.591      ;
; 0.474 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.599      ;
; 0.499 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.624      ;
; 0.506 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.631      ;
; 0.519 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.644      ;
; 0.524 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.649      ;
; 0.534 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.659      ;
; 0.578 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.703      ;
; 0.595 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.720      ;
; 0.621 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.746      ;
; 0.628 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.041      ; 0.753      ;
+-------+----------------------------------------------------------------+----------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                      ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.331 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.022      ; 0.437      ;
; 0.332 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.022      ; 0.438      ;
; 0.367 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.475      ;
; 0.369 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.477      ;
; 0.417 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.525      ;
; 0.418 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.526      ;
; 0.438 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.546      ;
; 0.439 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.547      ;
; 0.457 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.565      ;
; 0.457 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.565      ;
; 0.476 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.584      ;
; 0.476 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.584      ;
; 0.477 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.585      ;
; 0.519 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.627      ;
; 0.519 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.627      ;
; 0.519 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.627      ;
; 0.519 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.627      ;
; 0.625 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.733      ;
; 0.631 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.739      ;
; 0.636 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.744      ;
; 0.644 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.752      ;
; 0.645 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.753      ;
; 0.645 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.753      ;
; 0.845 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.953      ;
; 0.847 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 0.955      ;
; 0.909 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 1.017      ;
; 0.909 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; 0.024      ; 1.017      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                               ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.335 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.022      ; 0.441      ;
; 0.346 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.022      ; 0.452      ;
; 0.360 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.469      ;
; 0.362 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.471      ;
; 0.377 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.486      ;
; 0.377 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.486      ;
; 0.380 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.489      ;
; 0.432 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.541      ;
; 0.434 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.543      ;
; 0.474 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.583      ;
; 0.476 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.585      ;
; 0.490 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.599      ;
; 0.537 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.646      ;
; 0.540 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.649      ;
; 0.599 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.708      ;
; 0.615 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.724      ;
; 0.633 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.742      ;
; 0.634 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.743      ;
; 0.680 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.789      ;
; 0.686 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.795      ;
; 0.697 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.806      ;
; 0.719 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.828      ;
; 0.743 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.852      ;
; 0.804 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.913      ;
; 0.806 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.915      ;
; 0.806 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.915      ;
; 0.808 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.025      ; 0.917      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; -0.856 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.061     ; 0.782      ;
; -0.856 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.061     ; 0.782      ;
; -0.856 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.061     ; 0.782      ;
; -0.856 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.061     ; 0.782      ;
; -0.856 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.061     ; 0.782      ;
; -0.856 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 1.000        ; -1.061     ; 0.782      ;
+--------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.118     ; 0.687      ;
; 0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.118     ; 0.687      ;
; 0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.118     ; 0.687      ;
; 0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.118     ; 0.687      ;
; 0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.118     ; 0.687      ;
; 0.182 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 1.000        ; -0.118     ; 0.687      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.546 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.475      ; 0.906      ;
; 0.546 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.475      ; 0.906      ;
; 0.546 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.475      ; 0.906      ;
; 0.546 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.475      ; 0.906      ;
; 0.546 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.475      ; 0.906      ;
; 0.546 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 1.000        ; 0.475      ; 0.906      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                        ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 0.043 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.644      ; 0.801      ;
; 0.043 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.644      ; 0.801      ;
; 0.043 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.644      ; 0.801      ;
; 0.043 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.644      ; 0.801      ;
; 0.043 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.644      ; 0.801      ;
; 0.043 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; 0.000        ; 0.644      ; 0.801      ;
+-------+-------------------------------------------------------------------+----------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+
; 0.495 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.015      ; 0.614      ;
; 0.495 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.015      ; 0.614      ;
; 0.495 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.015      ; 0.614      ;
; 0.495 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.015      ; 0.614      ;
; 0.495 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.015      ; 0.614      ;
; 0.495 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 0.000        ; 0.015      ; 0.614      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock ; Latch Clock                                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+
; 1.547 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -0.956     ; 0.695      ;
; 1.547 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -0.956     ; 0.695      ;
; 1.547 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -0.956     ; 0.695      ;
; 1.547 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -0.956     ; 0.695      ;
; 1.547 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -0.956     ; 0.695      ;
; 1.547 ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3 ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ; clk_100MHz   ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; 0.000        ; -0.956     ; 0.695      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------+-------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_100MHz'                                                                                                              ;
+--------+--------------+----------------+-----------------+------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock      ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+-----------------+------------+------------+--------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_100MHz ; Rise       ; clk_100MHz                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s00                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s01                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s10                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s11                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s12                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s20                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s21                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; controller:ctr|state_t.s22                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[16] ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[18] ;
; -0.089 ; 0.095        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[22] ;
; -0.084 ; 0.100        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s22                                                     ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp1              ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp2              ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3              ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp1              ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp2              ;
; -0.076 ; 0.108        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3              ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[15] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[17] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[20] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[21] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[23] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[24] ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[25] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s00                                                     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s01                                                     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s10                                                     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s11                                                     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s12                                                     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s20                                                     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; controller:ctr|state_t.s21                                                     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp1              ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp2              ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bC|temp3              ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg     ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[0]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[10] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[11] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[12] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[13] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[14] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[19] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[1]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[2]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[3]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[4]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[5]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[6]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[7]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[8]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|counter_reg[9]  ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|uno|counter_reg[16]|clk                                             ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|uno|counter_reg[18]|clk                                             ;
; 0.091  ; 0.091        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|uno|counter_reg[22]|clk                                             ;
; 0.096  ; 0.096        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; ctr|state_t.s22|clk                                                            ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|bL|temp1|clk                                                        ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|bL|temp2|clk                                                        ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|bL|temp3|clk                                                        ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|bR|temp1|clk                                                        ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|bR|temp2|clk                                                        ;
; 0.104  ; 0.104        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|bR|temp3|clk                                                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; clk_100MHz ; Rise       ; middle|bin|uno|clk_out_reg|clk                                                 ;
+--------+--------------+----------------+-----------------+------------+------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3'                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[0]|clk                                   ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[1]|clk                                   ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[2]|clk                                   ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[3]|clk                                   ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[4]|clk                                   ;
; 0.383  ; 0.383        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[5]|clk                                   ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[0] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[1] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[2] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[3] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[4] ;
; 0.387  ; 0.603        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|hours:hr|hrs_ctr[5] ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|inclk[0]                         ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|outclk                           ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|combout                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|bL|temp3|q                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|bL|temp3|q                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|datac                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|datac                                    ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or|combout                                  ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|inclk[0]                         ;
; 0.599  ; 0.599        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|inc_hrs_or~clkctrl|outclk                           ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[0]|clk                                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[1]|clk                                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[2]|clk                                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[3]|clk                                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[4]|clk                                   ;
; 0.609  ; 0.609        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 ; Rise       ; middle|bin|hr|hrs_ctr[5]|clk                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3'                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                             ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; 0.288  ; 0.472        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[0] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[1] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[2] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[3] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[4] ;
; 0.307  ; 0.523        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|minutes:min|min_ctr[5] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[0]|clk                                     ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[1]|clk                                     ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[2]|clk                                     ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[3]|clk                                     ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[4]|clk                                     ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[5]|clk                                     ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|bR|temp3|q                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|bR|temp3|q                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|datac                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|datac                                      ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|inc_mins_or|combout                                    ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[0]|clk                                     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[1]|clk                                     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[2]|clk                                     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[3]|clk                                     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[4]|clk                                     ;
; 0.529  ; 0.529        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 ; Rise       ; middle|bin|min|min_ctr[5]|clk                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg'                                                                                                  ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                      ; Clock Edge ; Target                                                            ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; 0.086  ; 0.270        ; 0.184          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.266  ; 0.266        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[0]|clk                                     ;
; 0.266  ; 0.266        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[1]|clk                                     ;
; 0.266  ; 0.266        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[2]|clk                                     ;
; 0.266  ; 0.266        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[3]|clk                                     ;
; 0.266  ; 0.266        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[4]|clk                                     ;
; 0.266  ; 0.266        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[5]|clk                                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|uno|clk_out_reg|q                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|uno|clk_out_reg|q                                      ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[0] ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[1] ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[2] ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[3] ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[4] ;
; 0.503  ; 0.719        ; 0.216          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|seconds:sec|sec_ctr[5] ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[0]|clk                                     ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[1]|clk                                     ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[2]|clk                                     ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[3]|clk                                     ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[4]|clk                                     ;
; 0.725  ; 0.725        ; 0.000          ; High Pulse Width ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; Rise       ; middle|bin|sec|sec_ctr[5]|clk                                     ;
+--------+--------------+----------------+------------------+----------------------------------------------------------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B0        ; clk_100MHz ; 1.824 ; 2.606 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; 1.877 ; 2.582 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; 0.920 ; 1.574 ; Rise       ; clk_100MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B0        ; clk_100MHz ; -0.706 ; -1.384 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; -0.957 ; -1.657 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; -0.685 ; -1.323 ; Rise       ; clk_100MHz      ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                            ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 8.344 ; 8.362 ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 5.817 ; 6.108 ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 8.344 ; 8.017 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 5.941 ; 5.793 ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 5.735 ; 6.012 ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 7.520 ; 8.050 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 7.937 ; 8.362 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 5.785 ; 6.100 ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.723 ; 9.902 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.676 ; 8.626 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.723 ; 9.902 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.638 ; 8.795 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.555 ; 8.617 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.770 ; 8.907 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.755 ; 8.912 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 8.554 ; 8.621 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.161 ; 5.217 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.566 ; 5.489 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.530 ; 5.612 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.587 ; 5.676 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.086 ; 5.061 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.420 ; 5.477 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.274 ; 7.463 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.787 ; 6.779 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.657 ; 6.697 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.591 ; 6.708 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.997 ; 7.076 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.959 ; 7.060 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.274 ; 7.463 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.981 ; 7.079 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 5.494 ; 5.407 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.472 ; 6.480 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.571 ; 6.625 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.737 ; 6.710 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.530 ; 6.461 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 7.141 ; 7.055 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6.549 ; 6.536 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 3.075 ;       ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.993 ; 9.008 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.993 ; 8.946 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.883 ; 8.980 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.735 ; 8.977 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.729 ; 8.795 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.588 ; 8.820 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.759 ; 9.008 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.890 ; 8.978 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6.480 ; 6.460 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 7.544 ; 7.592 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 7.551 ; 7.599 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 7.762 ; 7.723 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.725 ; 8.606 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.910 ; 8.738 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 8.821 ; 8.643 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;       ; 3.313 ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 5.089 ; 5.010 ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 5.168 ; 5.372 ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 7.639 ; 7.231 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 5.140 ; 5.010 ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 5.089 ; 5.280 ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 6.816 ; 7.281 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 6.507 ; 6.881 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 5.134 ; 5.366 ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.669 ; 4.622 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.793 ; 4.794 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.840 ; 6.081 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.813 ; 4.982 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.682 ; 4.724 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.985 ; 5.003 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.935 ; 5.010 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.682 ; 4.726 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.716 ; 4.792 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.865 ; 4.845 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.045 ; 5.173 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.101 ; 5.236 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.669 ; 4.622 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.939 ; 5.043 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.023 ; 3.136 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.143 ; 3.188 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.023 ; 3.136 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.031 ; 3.145 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.351 ; 3.406 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.411 ; 3.391 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.690 ; 3.777 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.335 ; 3.407 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.921 ; 3.854 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.605 ; 3.620 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.780 ; 3.844 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.845 ; 3.806 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.696 ; 3.653 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 4.355 ; 4.298 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.663 ; 3.637 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 2.970 ;       ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.359 ; 4.400 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.580 ; 4.661 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.504 ; 4.703 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.509 ; 4.709 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.359 ; 4.400 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.507 ; 4.405 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.531 ; 4.590 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.506 ; 4.568 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.004 ; 4.964 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.059 ; 5.082 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.072 ; 5.100 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.243 ; 5.208 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6.237 ; 6.137 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6.349 ; 6.178 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6.265 ; 6.096 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;       ; 3.199 ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                       ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                       ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                            ; -3.116  ; -0.226 ; -2.468   ; 0.043   ; -3.000              ;
;  clk_100MHz                                                                 ; -3.116  ; -0.226 ; N/A      ; N/A     ; -3.000              ;
;  middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -1.475  ; 0.207  ; 0.227    ; 0.043   ; -1.285              ;
;  middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -1.440  ; 0.331  ; -2.468   ; 1.547   ; -1.285              ;
;  middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -1.460  ; 0.335  ; -0.403   ; 0.495   ; -1.285              ;
; Design-wide TNS                                                             ; -72.722 ; -0.226 ; -17.226  ; 0.0     ; -82.67              ;
;  clk_100MHz                                                                 ; -54.569 ; -0.226 ; N/A      ; N/A     ; -59.540             ;
;  middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; -5.473  ; 0.000  ; 0.000    ; 0.000   ; -7.710              ;
;  middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; -6.446  ; 0.000  ; -14.808  ; 0.000   ; -7.710              ;
;  middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; -6.234  ; 0.000  ; -2.418   ; 0.000   ; -7.710              ;
+-----------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; B0        ; clk_100MHz ; 3.874 ; 4.348 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; 3.901 ; 4.329 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; 1.991 ; 2.370 ; Rise       ; clk_100MHz      ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; B0        ; clk_100MHz ; -0.706 ; -1.384 ; Rise       ; clk_100MHz      ;
; B1        ; clk_100MHz ; -0.957 ; -1.657 ; Rise       ; clk_100MHz      ;
; reset     ; clk_100MHz ; -0.685 ; -1.323 ; Rise       ; clk_100MHz      ;
+-----------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                                                              ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 15.299 ; 15.173 ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 11.404 ; 11.423 ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 15.088 ; 15.151 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 11.247 ; 11.295 ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 11.279 ; 11.245 ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 14.774 ; 14.719 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 15.299 ; 15.173 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 11.233 ; 11.344 ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 18.854 ; 18.945 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.085 ; 17.193 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 18.854 ; 18.945 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.290 ; 17.270 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.071 ; 16.963 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.582 ; 17.483 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.556 ; 17.475 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 17.069 ; 16.970 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.030 ; 9.927  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.611 ; 10.710 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.792 ; 10.696 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.876 ; 10.783 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 9.660  ; 9.757  ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 10.646 ; 10.487 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.913 ; 14.805 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.582 ; 13.715 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.449 ; 13.403 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.439 ; 13.423 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.087 ; 14.029 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.028 ; 14.005 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.913 ; 14.805 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 14.123 ; 14.099 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 10.844 ; 10.930 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.081 ; 13.040 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.275 ; 13.243 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.474 ; 13.510 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.072 ; 13.106 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.809 ; 13.819 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 13.168 ; 13.203 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.891  ;        ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.619 ; 17.812 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.583 ; 17.634 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.564 ; 17.560 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.588 ; 17.556 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.259 ; 17.232 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.269 ; 17.272 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.619 ; 17.600 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.573 ; 17.545 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 12.930 ; 13.027 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.218 ; 15.330 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.228 ; 15.342 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 15.687 ; 15.827 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.065 ; 16.853 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.499 ; 17.812 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 17.466 ; 17.590 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;        ; 5.956  ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+--------+--------+------------+----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                                                                    ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; Data Port ; Clock Port                                                                 ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                            ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+
; seg[*]    ; clk_100MHz                                                                 ; 5.089 ; 5.010 ; Rise       ; clk_100MHz                                                                 ;
;  seg[42]  ; clk_100MHz                                                                 ; 5.168 ; 5.372 ; Rise       ; clk_100MHz                                                                 ;
;  seg[43]  ; clk_100MHz                                                                 ; 7.639 ; 7.231 ; Rise       ; clk_100MHz                                                                 ;
;  seg[44]  ; clk_100MHz                                                                 ; 5.140 ; 5.010 ; Rise       ; clk_100MHz                                                                 ;
;  seg[45]  ; clk_100MHz                                                                 ; 5.089 ; 5.280 ; Rise       ; clk_100MHz                                                                 ;
;  seg[46]  ; clk_100MHz                                                                 ; 6.816 ; 7.281 ; Rise       ; clk_100MHz                                                                 ;
;  seg[47]  ; clk_100MHz                                                                 ; 6.507 ; 6.881 ; Rise       ; clk_100MHz                                                                 ;
;  seg[48]  ; clk_100MHz                                                                 ; 5.134 ; 5.366 ; Rise       ; clk_100MHz                                                                 ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.669 ; 4.622 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[28]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.793 ; 4.794 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[29]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.840 ; 6.081 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[30]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.813 ; 4.982 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[31]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.682 ; 4.724 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[32]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.985 ; 5.003 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[33]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.935 ; 5.010 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[34]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.682 ; 4.726 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[35]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.716 ; 4.792 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[36]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.865 ; 4.845 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[37]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.045 ; 5.173 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[38]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 5.101 ; 5.236 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[39]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.669 ; 4.622 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
;  seg[41]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 4.939 ; 5.043 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.023 ; 3.136 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[14]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.143 ; 3.188 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[15]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.023 ; 3.136 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[16]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.031 ; 3.145 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[17]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.351 ; 3.406 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[18]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.411 ; 3.391 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[19]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.690 ; 3.777 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[20]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.335 ; 3.407 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[21]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.921 ; 3.854 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[22]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.605 ; 3.620 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[23]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.780 ; 3.844 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[24]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.845 ; 3.806 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[25]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.696 ; 3.653 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[26]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 4.355 ; 4.298 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
;  seg[27]  ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 3.663 ; 3.637 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 2.970 ;       ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; seg[*]    ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.359 ; 4.400 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[0]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.580 ; 4.661 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[1]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.504 ; 4.703 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[2]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.509 ; 4.709 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[3]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.359 ; 4.400 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[4]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.507 ; 4.405 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[5]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.531 ; 4.590 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[6]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 4.506 ; 4.568 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[7]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.004 ; 4.964 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[8]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.059 ; 5.082 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[9]   ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.072 ; 5.100 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[10]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 5.243 ; 5.208 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[11]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6.237 ; 6.137 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[12]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6.349 ; 6.178 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
;  seg[13]  ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6.265 ; 6.096 ; Rise       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
; blink     ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;       ; 3.199 ; Fall       ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ;
+-----------+----------------------------------------------------------------------------+-------+-------+------------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; blink         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[22]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[23]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[24]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[25]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[26]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[27]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[28]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[29]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[30]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[31]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[32]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[33]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[34]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[35]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[36]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[37]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[38]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[39]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[40]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[41]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[42]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[43]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[44]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[45]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[46]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[47]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; seg[48]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_100MHz              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; B1                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; B0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; blink         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; seg[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[32]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[33]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[34]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[35]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[36]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[37]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[38]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[39]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[40]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[41]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[42]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[43]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; seg[44]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[45]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; seg[46]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; seg[47]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; seg[48]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; blink         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; seg[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[32]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[33]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[34]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[35]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[36]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[37]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[38]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[39]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[40]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[41]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[42]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[43]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; seg[44]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[45]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; seg[46]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; seg[47]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; seg[48]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; blink         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; seg[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[25]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[26]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[27]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[28]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[29]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[30]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[31]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[32]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[33]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[34]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[35]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[36]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[37]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[38]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[39]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[40]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[41]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[42]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[43]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; seg[44]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[45]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; seg[46]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; seg[47]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; seg[48]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_100MHz                                                                 ; clk_100MHz                                                                 ; 713      ; 0        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz                                                                 ; 1        ; 1        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 33       ; 0        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 45       ; 0        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 45       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                      ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                 ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_100MHz                                                                 ; clk_100MHz                                                                 ; 713      ; 0        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; clk_100MHz                                                                 ; 1        ; 1        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 33       ; 0        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 45       ; 0        ; 0        ; 0        ;
; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 45       ; 0        ; 0        ; 0        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                  ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_100MHz ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 6        ; 0        ; 0        ; 0        ;
; clk_100MHz ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6        ; 0        ; 0        ; 0        ;
; clk_100MHz ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                   ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
; clk_100MHz ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3          ; 6        ; 0        ; 0        ; 0        ;
; clk_100MHz ; middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3          ; 6        ; 0        ; 0        ; 0        ;
; clk_100MHz ; middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg ; 6        ; 0        ; 0        ; 0        ;
+------------+----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 25    ; 25   ;
; Unconstrained Output Ports      ; 49    ; 49   ;
; Unconstrained Output Port Paths ; 278   ; 278  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Dec 26 13:33:53 2022
Info: Command: quartus_sta top_7seg_clock2 -c top_7seg_clock2
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_7seg_clock2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg
    Info (332105): create_clock -period 1.000 -name clk_100MHz clk_100MHz
    Info (332105): create_clock -period 1.000 -name middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3
    Info (332105): create_clock -period 1.000 -name middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.116
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.116       -54.569 clk_100MHz 
    Info (332119):    -1.475        -5.473 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):    -1.460        -6.234 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):    -1.440        -6.446 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
Info (332146): Worst-case hold slack is -0.063
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.063        -0.063 clk_100MHz 
    Info (332119):     0.458         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):     0.715         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):     0.724         0.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
Info (332146): Worst-case recovery slack is -2.468
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.468       -14.808 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):    -0.403        -2.418 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):     0.227         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
Info (332146): Worst-case removal slack is 0.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.102         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):     0.797         0.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):     2.937         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -59.540 clk_100MHz 
    Info (332119):    -1.285        -7.710 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):    -1.285        -7.710 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):    -1.285        -7.710 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.787
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.787       -45.903 clk_100MHz 
    Info (332119):    -1.211        -4.314 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):    -1.201        -5.023 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):    -1.188        -5.186 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
Info (332146): Worst-case hold slack is -0.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.006        -0.006 clk_100MHz 
    Info (332119):     0.414         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):     0.651         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):     0.660         0.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
Info (332146): Worst-case recovery slack is -2.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.128       -12.768 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):    -0.182        -1.092 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):     0.327         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
Info (332146): Worst-case removal slack is 0.104
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.104         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):     0.631         0.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):     2.668         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -59.540 clk_100MHz 
    Info (332119):    -1.285        -7.710 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):    -1.285        -7.710 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):    -1.285        -7.710 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.961
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.961       -11.611 clk_100MHz 
    Info (332119):    -0.201        -0.268 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):    -0.200        -0.690 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):    -0.186        -0.513 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
Info (332146): Worst-case hold slack is -0.226
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.226        -0.226 clk_100MHz 
    Info (332119):     0.207         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):     0.331         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):     0.335         0.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
Info (332146): Worst-case recovery slack is -0.856
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.856        -5.136 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):     0.182         0.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):     0.546         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
Info (332146): Worst-case removal slack is 0.043
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.043         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):     0.495         0.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
    Info (332119):     1.547         0.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -49.888 clk_100MHz 
    Info (332119):    -1.000        -6.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bL|temp3 
    Info (332119):    -1.000        -6.000 middle_7seg_clock:middle|top_bin_clock:bin|btn_debouncer:bR|temp3 
    Info (332119):    -1.000        -6.000 middle_7seg_clock:middle|top_bin_clock:bin|oneHz_generator:uno|clk_out_reg 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4661 megabytes
    Info: Processing ended: Mon Dec 26 13:33:57 2022
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


