#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55f5aae9e850 .scope module, "PipelinedMIPS_tb" "PipelinedMIPS_tb" 2 3;
 .timescale 0 0;
v0x55f5aaeeaca0_0 .var "Clk", 0 0;
v0x55f5aaeead40_0 .var "Rst", 0 0;
S_0x55f5aae8c440 .scope module, "MIPS_CPU" "PipelinedMIPS" 2 7, 3 11 0, S_0x55f5aae9e850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clk"
    .port_info 1 /INPUT 1 "Rst"
L_0x55f5aaeeae00 .functor BUFZ 1, v0x55f5aaedbf80_0, C4<0>, C4<0>, C4<0>;
L_0x55f5aaeeb9b0 .functor BUFZ 32, v0x55f5aaee8700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f5aaefbf60 .functor AND 1, v0x55f5aaedb330_0, L_0x55f5aaefd980, C4<1>, C4<1>;
L_0x55f5aaefd340 .functor OR 1, L_0x55f5aaefbf60, v0x55f5aaedb520_0, C4<0>, C4<0>;
L_0x55f5aaefd710 .functor XOR 32, L_0x55f5aaefdda0, L_0x55f5aaefe080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f5aaefd980 .functor NOT 1, L_0x55f5aaefd820, C4<0>, C4<0>, C4<0>;
L_0x55f5aaefdad0 .functor AND 1, v0x55f5aaedb330_0, L_0x55f5aaefd980, C4<1>, C4<1>;
v0x55f5aaee7230_0 .net "ALUCnt", 3 0, v0x55f5aaebb3d0_0;  1 drivers
v0x55f5aaee7310_0 .net "ALUOp", 1 0, L_0x55f5aaefedc0;  1 drivers
v0x55f5aaee73d0_0 .net "ALUresult", 31 0, v0x55f5aaec3210_0;  1 drivers
v0x55f5aaee74d0_0 .net "ALUsrc", 0 0, v0x55f5aaedb270_0;  1 drivers
v0x55f5aaee75a0_0 .net "B", 31 0, L_0x55f5aaeff9e0;  1 drivers
v0x55f5aaee76e0_0 .net "Clk", 0 0, v0x55f5aaeeaca0_0;  1 drivers
v0x55f5aaee7780_0 .net "ControlWire1", 7 0, L_0x55f5aaefd440;  1 drivers
v0x55f5aaee7820_0 .net "ControlWire2", 3 0, L_0x55f5aaeff240;  1 drivers
v0x55f5aaee7900_0 .net "ControlWire3", 1 0, L_0x55f5aaf00a50;  1 drivers
v0x55f5aaee7a70_0 .net "DO", 31 0, L_0x55f5aaf00d50;  1 drivers
v0x55f5aaee7b30_0 .var "EX_MEM_pipereg", 72 0;
v0x55f5aaee7bf0_0 .net "Extdata", 31 0, L_0x55f5aaefe500;  1 drivers
v0x55f5aaee7cb0_0 .var "ID_EX_pipereg", 119 0;
v0x55f5aaee7d90_0 .var "IF_ID_pipereg", 63 0;
v0x55f5aaee7e70_0 .net "ImOffset", 31 0, L_0x55f5aaefeb00;  1 drivers
v0x55f5aaee7f30_0 .net "Instruction", 31 0, L_0x55f5aaefc980;  1 drivers
v0x55f5aaee7ff0_0 .net "JA_BA", 31 0, L_0x55f5aaefed20;  1 drivers
v0x55f5aaee81f0_0 .net "JuOffset28", 27 0, L_0x55f5aaefe840;  1 drivers
v0x55f5aaee82b0_0 .net "JuOffset32", 31 0, L_0x55f5aaefd150;  1 drivers
v0x55f5aaee8350_0 .var "MEM_WB_pipereg", 70 0;
v0x55f5aaee8410_0 .net "MEM_memRead", 0 0, L_0x55f5aaf00530;  1 drivers
v0x55f5aaee8500_0 .net "MEM_memWrite", 0 0, L_0x55f5aaf006d0;  1 drivers
v0x55f5aaee85f0_0 .net "Offset_add", 31 0, v0x55f5aaedeb20_0;  1 drivers
v0x55f5aaee8700_0 .var "PC_reg", 31 0;
v0x55f5aaee87c0_0 .net "PCin", 31 0, L_0x55f5aaeebb80;  1 drivers
v0x55f5aaee8860_0 .net "PCout", 31 0, L_0x55f5aaeeb9b0;  1 drivers
v0x55f5aaee8900_0 .net "PCsrc", 0 0, L_0x55f5aaefd340;  1 drivers
v0x55f5aaee89a0_0 .net "Rst", 0 0, v0x55f5aaeead40_0;  1 drivers
v0x55f5aaee8a40_0 .net "Zero", 0 0, L_0x55f5aaeff490;  1 drivers
v0x55f5aaee8b10_0 .net *"_s23", 3 0, L_0x55f5aaefd0b0;  1 drivers
v0x55f5aaee8bb0_0 .net *"_s26", 0 0, L_0x55f5aaefbf60;  1 drivers
v0x55f5aaee8c50_0 .net *"_s32", 31 0, L_0x55f5aaefd710;  1 drivers
v0x55f5aaee8d30_0 .net *"_s35", 0 0, L_0x55f5aaefd820;  1 drivers
v0x55f5aaee8df0_0 .net *"_s51", 1 0, L_0x55f5aaeff010;  1 drivers
v0x55f5aaee8ed0_0 .net *"_s53", 1 0, L_0x55f5aaeff0b0;  1 drivers
v0x55f5aaee8fb0_0 .net *"_s81", 0 0, L_0x55f5aaf00770;  1 drivers
v0x55f5aaee9090_0 .net *"_s83", 0 0, L_0x55f5aaf00920;  1 drivers
v0x55f5aaee9170_0 .net "branch", 0 0, v0x55f5aaedb330_0;  1 drivers
v0x55f5aaee9260_0 .net "branch_zero", 0 0, L_0x55f5aaefdad0;  1 drivers
v0x55f5aaee9300_0 .net "dMemError", 0 0, v0x55f5aaedbf80_0;  1 drivers
v0x55f5aaee93f0_0 .net "data1", 31 0, L_0x55f5aaefdda0;  1 drivers
v0x55f5aaee9490_0 .net "data2", 31 0, L_0x55f5aaefe080;  1 drivers
v0x55f5aaee9560_0 .net "flush", 0 0, L_0x55f5aaeeaf60;  1 drivers
v0x55f5aaee9650_0 .net "flushIF", 0 0, L_0x55f5aaeeb370;  1 drivers
v0x55f5aaee96f0_0 .net "hazard", 0 0, v0x55f5aaede430_0;  1 drivers
v0x55f5aaee97e0_0 .net "iMemError", 0 0, v0x55f5aaedf800_0;  1 drivers
v0x55f5aaee98d0_0 .net "inc4_PC", 31 0, v0x55f5aaee2370_0;  1 drivers
v0x55f5aaee99c0_0 .net "jump", 0 0, v0x55f5aaedb520_0;  1 drivers
v0x55f5aaee9ab0_0 .net "memError", 0 0, L_0x55f5aaeeae00;  1 drivers
v0x55f5aaee9b50_0 .net "memRead", 0 0, v0x55f5aaedb5e0_0;  1 drivers
v0x55f5aaee9bf0_0 .net "memWrite", 0 0, v0x55f5aaedb6a0_0;  1 drivers
v0x55f5aaee9c90_0 .net "memtoreg", 0 0, v0x55f5aaedb760_0;  1 drivers
v0x55f5aaee9d30_0 .net "nop", 0 0, v0x55f5aaee6f40_0;  1 drivers
v0x55f5aaee9e20_0 .net "opCode", 5 0, L_0x55f5aaefce40;  1 drivers
v0x55f5aaee9ec0_0 .net "opCode_nop", 5 0, L_0x55f5aaefeed0;  1 drivers
v0x55f5aaee9fb0_0 .net "rdSel", 4 0, L_0x55f5aaefcd60;  1 drivers
v0x55f5aaeea050_0 .net "regDst", 0 0, v0x55f5aaedb820_0;  1 drivers
v0x55f5aaeea0f0_0 .net "regWrite", 0 0, v0x55f5aaedb8e0_0;  1 drivers
v0x55f5aaeea190_0 .net "rsSel", 4 0, L_0x55f5aaefcbf0;  1 drivers
v0x55f5aaeea280_0 .net "rtSel", 4 0, L_0x55f5aaefccc0;  1 drivers
v0x55f5aaeea370_0 .net "stall", 4 0, v0x55f5aaee7010_0;  1 drivers
v0x55f5aaeea430_0 .net "writeData", 31 0, L_0x55f5aaf01f90;  1 drivers
v0x55f5aaeea520_0 .net "writeReg", 4 0, L_0x55f5aaf00080;  1 drivers
v0x55f5aaeea630_0 .net "writeReg2", 4 0, L_0x55f5aaf00c60;  1 drivers
v0x55f5aaeea6f0_0 .net "writeReg3", 4 0, L_0x55f5aaefcfc0;  1 drivers
v0x55f5aaeeaba0_0 .net "zero_eqdet", 0 0, L_0x55f5aaefd980;  1 drivers
E_0x55f5aae2c580 .event posedge, v0x55f5aaedc230_0;
L_0x55f5aaeeb110 .part L_0x55f5aaeff240, 3, 1;
L_0x55f5aaeeb1b0 .part L_0x55f5aaeff240, 0, 1;
L_0x55f5aaeeb2a0 .part L_0x55f5aaf00a50, 1, 1;
L_0x55f5aaefcbf0 .part v0x55f5aaee7d90_0, 21, 5;
L_0x55f5aaefccc0 .part v0x55f5aaee7d90_0, 16, 5;
L_0x55f5aaefcd60 .part v0x55f5aaee7d90_0, 11, 5;
L_0x55f5aaefce40 .part v0x55f5aaee7d90_0, 26, 6;
L_0x55f5aaefcfc0 .part v0x55f5aaee8350_0, 64, 5;
L_0x55f5aaefd0b0 .part v0x55f5aaee7d90_0, 60, 4;
L_0x55f5aaefd150 .concat [ 28 4 0 0], L_0x55f5aaefe840, L_0x55f5aaefd0b0;
LS_0x55f5aaefd440_0_0 .concat [ 1 1 1 2], v0x55f5aaedb820_0, v0x55f5aaedb5e0_0, v0x55f5aaedb760_0, L_0x55f5aaefedc0;
LS_0x55f5aaefd440_0_4 .concat [ 1 1 1 0], v0x55f5aaedb6a0_0, v0x55f5aaedb8e0_0, v0x55f5aaedb270_0;
L_0x55f5aaefd440 .concat [ 5 3 0 0], LS_0x55f5aaefd440_0_0, LS_0x55f5aaefd440_0_4;
L_0x55f5aaefd820 .reduce/or L_0x55f5aaefd710;
L_0x55f5aaefe140 .part v0x55f5aaee8350_0, 70, 1;
L_0x55f5aaefe690 .part v0x55f5aaee7d90_0, 0, 16;
L_0x55f5aaefe8e0 .part v0x55f5aaee7d90_0, 0, 26;
L_0x55f5aaefebf0 .part v0x55f5aaee7d90_0, 32, 32;
L_0x55f5aaeff010 .part v0x55f5aaee7cb0_0, 111, 2;
L_0x55f5aaeff0b0 .part v0x55f5aaee7cb0_0, 107, 2;
L_0x55f5aaeff240 .concat [ 2 2 0 0], L_0x55f5aaeff0b0, L_0x55f5aaeff010;
L_0x55f5aaeff620 .part v0x55f5aaee7cb0_0, 0, 32;
L_0x55f5aaeff1a0 .part v0x55f5aaee7cb0_0, 109, 2;
L_0x55f5aaeff770 .part v0x55f5aaee7cb0_0, 64, 6;
L_0x55f5aaeff8d0 .part v0x55f5aaee7cb0_0, 114, 6;
L_0x55f5aaeffa80 .part v0x55f5aaee7cb0_0, 32, 32;
L_0x55f5aaeffc40 .part v0x55f5aaee7cb0_0, 64, 32;
L_0x55f5aaeffe40 .part v0x55f5aaee7cb0_0, 113, 1;
L_0x55f5aaf00170 .part v0x55f5aaee7cb0_0, 101, 5;
L_0x55f5aaf00260 .part v0x55f5aaee7cb0_0, 96, 5;
L_0x55f5aaf00440 .part v0x55f5aaee7cb0_0, 106, 1;
L_0x55f5aaf00530 .part v0x55f5aaee7b30_0, 64, 1;
L_0x55f5aaf006d0 .part v0x55f5aaee7b30_0, 66, 1;
L_0x55f5aaf00770 .part v0x55f5aaee7b30_0, 67, 1;
L_0x55f5aaf00920 .part v0x55f5aaee7b30_0, 65, 1;
L_0x55f5aaf00a50 .concat [ 1 1 0 0], L_0x55f5aaf00920, L_0x55f5aaf00770;
L_0x55f5aaf00c60 .part v0x55f5aaee7b30_0, 68, 5;
L_0x55f5aaf01dc0 .part v0x55f5aaee7b30_0, 0, 32;
L_0x55f5aaf00b40 .part v0x55f5aaee7b30_0, 32, 32;
L_0x55f5aaf02030 .part v0x55f5aaee8350_0, 0, 32;
L_0x55f5aaf02260 .part v0x55f5aaee8350_0, 32, 32;
L_0x55f5aaf023e0 .part v0x55f5aaee8350_0, 69, 1;
S_0x55f5aae99f20 .scope module, "ALU0" "ALU" 3 140, 4 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "Zero"
    .port_info 1 /OUTPUT 32 "ALUresult"
    .port_info 2 /INPUT 32 "A"
    .port_info 3 /INPUT 32 "B"
    .port_info 4 /INPUT 4 "AluOp"
v0x55f5aaec1ba0_0 .net "A", 31 0, L_0x55f5aaeff620;  1 drivers
v0x55f5aaec3210_0 .var "ALUresult", 31 0;
v0x55f5aaec4020_0 .net "AluOp", 3 0, v0x55f5aaebb3d0_0;  alias, 1 drivers
v0x55f5aaec4d00_0 .net "B", 31 0, L_0x55f5aaeff9e0;  alias, 1 drivers
v0x55f5aae8dbd0_0 .net "Zero", 0 0, L_0x55f5aaeff490;  alias, 1 drivers
L_0x7faa7549c498 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f5aae9db40_0 .net/2u *"_s0", 31 0, L_0x7faa7549c498;  1 drivers
E_0x55f5aae2c360 .event edge, v0x55f5aaec4d00_0, v0x55f5aaec1ba0_0, v0x55f5aaec4020_0;
L_0x55f5aaeff490 .cmp/eq 32, v0x55f5aaec3210_0, L_0x7faa7549c498;
S_0x55f5aaeda7c0 .scope module, "ALU1" "ALUControl" 3 142, 5 190 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "ALUCnt"
    .port_info 1 /INPUT 2 "AluOp"
    .port_info 2 /INPUT 6 "Funct"
    .port_info 3 /INPUT 6 "Imm"
v0x55f5aaebb3d0_0 .var "ALUCnt", 3 0;
v0x55f5aaedaa10_0 .net "AluOp", 1 0, L_0x55f5aaeff1a0;  1 drivers
v0x55f5aaedaad0_0 .net "Funct", 5 0, L_0x55f5aaeff770;  1 drivers
v0x55f5aaedab90_0 .net "Imm", 5 0, L_0x55f5aaeff8d0;  1 drivers
E_0x55f5aae2bd30 .event edge, v0x55f5aaedaad0_0, v0x55f5aaedaa10_0;
S_0x55f5aaedacf0 .scope module, "CUnit" "Control" 3 111, 5 3 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Instruction"
    .port_info 1 /OUTPUT 1 "ALUsrc"
    .port_info 2 /OUTPUT 1 "RegWrite"
    .port_info 3 /OUTPUT 1 "MemWrite"
    .port_info 4 /OUTPUT 2 "ALUOp"
    .port_info 5 /OUTPUT 1 "MemtoReg"
    .port_info 6 /OUTPUT 1 "MemRead"
    .port_info 7 /OUTPUT 1 "RegDst"
    .port_info 8 /OUTPUT 1 "Branch"
    .port_info 9 /OUTPUT 1 "Jump"
v0x55f5aaedafe0_0 .net "ALUOp", 1 0, L_0x55f5aaefedc0;  alias, 1 drivers
v0x55f5aaedb0e0_0 .var "ALUOp0", 0 0;
v0x55f5aaedb1a0_0 .var "ALUOp1", 0 0;
v0x55f5aaedb270_0 .var "ALUsrc", 0 0;
v0x55f5aaedb330_0 .var "Branch", 0 0;
v0x55f5aaedb440_0 .net "Instruction", 5 0, L_0x55f5aaefeed0;  alias, 1 drivers
v0x55f5aaedb520_0 .var "Jump", 0 0;
v0x55f5aaedb5e0_0 .var "MemRead", 0 0;
v0x55f5aaedb6a0_0 .var "MemWrite", 0 0;
v0x55f5aaedb760_0 .var "MemtoReg", 0 0;
v0x55f5aaedb820_0 .var "RegDst", 0 0;
v0x55f5aaedb8e0_0 .var "RegWrite", 0 0;
E_0x55f5aaec5600 .event edge, v0x55f5aaedb440_0;
L_0x55f5aaefedc0 .concat [ 1 1 0 0], v0x55f5aaedb0e0_0, v0x55f5aaedb1a0_0;
S_0x55f5aaedbae0 .scope module, "DataMemory" "DataMemoryFile" 3 169, 6 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "DMemError"
    .port_info 1 /OUTPUT 32 "ReadData"
    .port_info 2 /INPUT 32 "Address"
    .port_info 3 /INPUT 32 "WriteData"
    .port_info 4 /INPUT 1 "memWrite"
    .port_info 5 /INPUT 1 "memRead"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
v0x55f5aaedbdc0_0 .net "Address", 31 0, L_0x55f5aaf01dc0;  1 drivers
v0x55f5aaedbec0_0 .net "Clk", 0 0, v0x55f5aaeeaca0_0;  alias, 1 drivers
v0x55f5aaedbf80_0 .var "DMemError", 0 0;
v0x55f5aaedc020_0 .net "ReadData", 31 0, L_0x55f5aaf00d50;  alias, 1 drivers
v0x55f5aaedc100_0 .net "ReadData1", 31 0, L_0x55f5aaf01c80;  1 drivers
v0x55f5aaedc230_0 .net "Rst", 0 0, v0x55f5aaeead40_0;  alias, 1 drivers
v0x55f5aaedc2f0_0 .net "WriteData", 31 0, L_0x55f5aaf00b40;  1 drivers
L_0x7faa7549c4e0 .functor BUFT 1, C4<10111010110100001101101011011010>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedc3d0_0 .net/2u *"_s0", 31 0, L_0x7faa7549c4e0;  1 drivers
L_0x7faa7549c570 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedc4b0_0 .net/2u *"_s10", 32 0, L_0x7faa7549c570;  1 drivers
v0x55f5aaedc590_0 .net *"_s12", 32 0, L_0x55f5aaf01020;  1 drivers
v0x55f5aaedc670_0 .net *"_s14", 7 0, L_0x55f5aaf01220;  1 drivers
v0x55f5aaedc750_0 .net *"_s16", 32 0, L_0x55f5aaf012c0;  1 drivers
L_0x7faa7549c5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedc830_0 .net *"_s19", 0 0, L_0x7faa7549c5b8;  1 drivers
L_0x7faa7549c600 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedc910_0 .net/2u *"_s20", 32 0, L_0x7faa7549c600;  1 drivers
v0x55f5aaedc9f0_0 .net *"_s22", 32 0, L_0x55f5aaf01440;  1 drivers
v0x55f5aaedcad0_0 .net *"_s24", 7 0, L_0x55f5aaf015d0;  1 drivers
v0x55f5aaedcbb0_0 .net *"_s26", 32 0, L_0x55f5aaf016c0;  1 drivers
L_0x7faa7549c648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedcc90_0 .net *"_s29", 0 0, L_0x7faa7549c648;  1 drivers
L_0x7faa7549c690 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedcd70_0 .net/2u *"_s30", 32 0, L_0x7faa7549c690;  1 drivers
v0x55f5aaedce50_0 .net *"_s32", 32 0, L_0x55f5aaf017b0;  1 drivers
v0x55f5aaedcf30_0 .net *"_s34", 7 0, L_0x55f5aaf019a0;  1 drivers
v0x55f5aaedd010_0 .net *"_s36", 31 0, L_0x55f5aaf01ad0;  1 drivers
o0x7faa754e5bb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x55f5aaedd0f0_0 name=_s38
v0x55f5aaedd1d0_0 .net *"_s4", 7 0, L_0x55f5aaf00e90;  1 drivers
v0x55f5aaedd2b0_0 .net *"_s6", 32 0, L_0x55f5aaf00f30;  1 drivers
L_0x7faa7549c528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedd390_0 .net *"_s9", 0 0, L_0x7faa7549c528;  1 drivers
v0x55f5aaedd470 .array "dataMem", 63 0, 7 0;
v0x55f5aaedd530_0 .net "memRead", 0 0, L_0x55f5aaf00530;  alias, 1 drivers
v0x55f5aaedd5f0_0 .net "memWrite", 0 0, L_0x55f5aaf006d0;  alias, 1 drivers
E_0x55f5aaec5860 .event posedge, v0x55f5aaedbec0_0;
L_0x55f5aaf00d50 .functor MUXZ 32, L_0x55f5aaf01c80, L_0x7faa7549c4e0, v0x55f5aaedbf80_0, C4<>;
L_0x55f5aaf00e90 .array/port v0x55f5aaedd470, L_0x55f5aaf01020;
L_0x55f5aaf00f30 .concat [ 32 1 0 0], L_0x55f5aaf01dc0, L_0x7faa7549c528;
L_0x55f5aaf01020 .arith/sum 33, L_0x55f5aaf00f30, L_0x7faa7549c570;
L_0x55f5aaf01220 .array/port v0x55f5aaedd470, L_0x55f5aaf01440;
L_0x55f5aaf012c0 .concat [ 32 1 0 0], L_0x55f5aaf01dc0, L_0x7faa7549c5b8;
L_0x55f5aaf01440 .arith/sum 33, L_0x55f5aaf012c0, L_0x7faa7549c600;
L_0x55f5aaf015d0 .array/port v0x55f5aaedd470, L_0x55f5aaf017b0;
L_0x55f5aaf016c0 .concat [ 32 1 0 0], L_0x55f5aaf01dc0, L_0x7faa7549c648;
L_0x55f5aaf017b0 .arith/sum 33, L_0x55f5aaf016c0, L_0x7faa7549c690;
L_0x55f5aaf019a0 .array/port v0x55f5aaedd470, L_0x55f5aaf01dc0;
L_0x55f5aaf01ad0 .concat [ 8 8 8 8], L_0x55f5aaf019a0, L_0x55f5aaf015d0, L_0x55f5aaf01220, L_0x55f5aaf00e90;
L_0x55f5aaf01c80 .functor MUXZ 32, o0x7faa754e5bb8, L_0x55f5aaf01ad0, L_0x55f5aaf00530, C4<>;
S_0x55f5aaedd7b0 .scope module, "HazUnit" "HazardUnit" 3 42, 7 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "hazard"
    .port_info 1 /OUTPUT 1 "flush"
    .port_info 2 /INPUT 5 "EX_Rd"
    .port_info 3 /INPUT 5 "MEM_Rd"
    .port_info 4 /INPUT 5 "ID_Rt"
    .port_info 5 /INPUT 5 "ID_Rs"
    .port_info 6 /INPUT 1 "EX_regWen"
    .port_info 7 /INPUT 1 "EX_memRead"
    .port_info 8 /INPUT 1 "MEM_regWen"
    .port_info 9 /INPUT 1 "branch"
    .port_info 10 /INPUT 1 "jump"
L_0x55f5aaeeae70 .functor OR 1, v0x55f5aaedb520_0, L_0x55f5aaefdad0, C4<0>, C4<0>;
v0x55f5aaedda20_0 .net "EX_Rd", 4 0, L_0x55f5aaf00080;  alias, 1 drivers
v0x55f5aaeddb20_0 .net "EX_memRead", 0 0, L_0x55f5aaeeb1b0;  1 drivers
v0x55f5aaeddbe0_0 .net "EX_regWen", 0 0, L_0x55f5aaeeb110;  1 drivers
v0x55f5aaeddc80_0 .net "ID_Rs", 4 0, L_0x55f5aaefcbf0;  alias, 1 drivers
v0x55f5aaeddd60_0 .net "ID_Rt", 4 0, L_0x55f5aaefccc0;  alias, 1 drivers
v0x55f5aaedde90_0 .net "MEM_Rd", 4 0, L_0x55f5aaf00c60;  alias, 1 drivers
v0x55f5aaeddf70_0 .net "MEM_regWen", 0 0, L_0x55f5aaeeb2a0;  1 drivers
v0x55f5aaede030_0 .net *"_s0", 0 0, L_0x55f5aaeeae70;  1 drivers
L_0x7faa7549c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55f5aaede0f0_0 .net/2u *"_s2", 0 0, L_0x7faa7549c018;  1 drivers
L_0x7faa7549c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5aaede1d0_0 .net/2u *"_s4", 0 0, L_0x7faa7549c060;  1 drivers
v0x55f5aaede2b0_0 .net "branch", 0 0, L_0x55f5aaefdad0;  alias, 1 drivers
v0x55f5aaede370_0 .net "flush", 0 0, L_0x55f5aaeeaf60;  alias, 1 drivers
v0x55f5aaede430_0 .var "hazard", 0 0;
v0x55f5aaede4f0_0 .net "jump", 0 0, v0x55f5aaedb520_0;  alias, 1 drivers
E_0x55f5aaedd980/0 .event edge, v0x55f5aaeddbe0_0, v0x55f5aaedda20_0, v0x55f5aaeddc80_0, v0x55f5aaeddd60_0;
E_0x55f5aaedd980/1 .event edge, v0x55f5aaeddf70_0, v0x55f5aaedde90_0, v0x55f5aaeddb20_0;
E_0x55f5aaedd980 .event/or E_0x55f5aaedd980/0, E_0x55f5aaedd980/1;
L_0x55f5aaeeaf60 .functor MUXZ 1, L_0x7faa7549c060, L_0x7faa7549c018, L_0x55f5aaeeae70, C4<>;
S_0x55f5aaede6d0 .scope module, "ImmAddressAdder" "Add" 3 107, 4 28 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55f5aaede940_0 .net "A", 31 0, L_0x55f5aaefebf0;  1 drivers
v0x55f5aaedea40_0 .net "B", 31 0, L_0x55f5aaefeb00;  alias, 1 drivers
v0x55f5aaedeb20_0 .var "Result", 31 0;
E_0x55f5aaede8c0 .event edge, v0x55f5aaedea40_0, v0x55f5aaede940_0;
S_0x55f5aaedec60 .scope module, "InputSelectALU" "Mux" 3 144, 8 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f5aaeff970 .functor NOT 1, L_0x55f5aaeffe40, C4<0>, C4<0>, C4<0>;
v0x55f5aaedee60_0 .net "I0", 31 0, L_0x55f5aaeffa80;  1 drivers
v0x55f5aaedef40_0 .net "I1", 31 0, L_0x55f5aaeffc40;  1 drivers
v0x55f5aaedf020_0 .net "Out", 31 0, L_0x55f5aaeff9e0;  alias, 1 drivers
v0x55f5aaedf120_0 .net "Sel", 0 0, L_0x55f5aaeffe40;  1 drivers
v0x55f5aaedf1c0_0 .net *"_s0", 0 0, L_0x55f5aaeff970;  1 drivers
L_0x55f5aaeff9e0 .functor MUXZ 32, L_0x55f5aaeffc40, L_0x55f5aaeffa80, L_0x55f5aaeff970, C4<>;
S_0x55f5aaedf370 .scope module, "InstructionMemory" "InstructionMemoryFile" 3 68, 9 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "IMemError"
    .port_info 1 /INPUT 32 "Address"
    .port_info 2 /OUTPUT 32 "Data"
    .port_info 3 /INPUT 1 "Clk"
v0x55f5aaedf540_0 .net "Address", 31 0, v0x55f5aaee8700_0;  1 drivers
v0x55f5aaedf640_0 .net "Clk", 0 0, v0x55f5aaeeaca0_0;  alias, 1 drivers
v0x55f5aaedf730_0 .net "Data", 31 0, L_0x55f5aaefc980;  alias, 1 drivers
v0x55f5aaedf800_0 .var "IMemError", 0 0;
o0x7faa754e6608 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f5aaedf8a0_0 .net "Rst", 0 0, o0x7faa754e6608;  0 drivers
v0x55f5aaedf9b0_0 .net *"_s0", 7 0, L_0x55f5aaeebd00;  1 drivers
v0x55f5aaedfa90_0 .net *"_s10", 7 0, L_0x55f5aaefc0c0;  1 drivers
v0x55f5aaedfb70_0 .net *"_s12", 32 0, L_0x55f5aaefc190;  1 drivers
L_0x7faa7549c138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedfc50_0 .net *"_s15", 0 0, L_0x7faa7549c138;  1 drivers
L_0x7faa7549c180 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55f5aaedfd30_0 .net/2u *"_s16", 32 0, L_0x7faa7549c180;  1 drivers
v0x55f5aaedfe10_0 .net *"_s18", 32 0, L_0x55f5aaefc340;  1 drivers
v0x55f5aaedfef0_0 .net *"_s2", 32 0, L_0x55f5aaeebdc0;  1 drivers
v0x55f5aaedffd0_0 .net *"_s20", 7 0, L_0x55f5aaefc510;  1 drivers
v0x55f5aaee00b0_0 .net *"_s22", 32 0, L_0x55f5aaefc5b0;  1 drivers
L_0x7faa7549c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee0190_0 .net *"_s25", 0 0, L_0x7faa7549c1c8;  1 drivers
L_0x7faa7549c210 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee0270_0 .net/2u *"_s26", 32 0, L_0x7faa7549c210;  1 drivers
v0x55f5aaee0350_0 .net *"_s28", 32 0, L_0x55f5aaefc6f0;  1 drivers
v0x55f5aaee0540_0 .net *"_s30", 7 0, L_0x55f5aaefc880;  1 drivers
L_0x7faa7549c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee0620_0 .net *"_s5", 0 0, L_0x7faa7549c0a8;  1 drivers
L_0x7faa7549c0f0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee0700_0 .net/2u *"_s6", 32 0, L_0x7faa7549c0f0;  1 drivers
v0x55f5aaee07e0_0 .net *"_s8", 32 0, L_0x55f5aaefbec0;  1 drivers
v0x55f5aaee08c0 .array "imembank", 63 0, 7 0;
L_0x55f5aaeebd00 .array/port v0x55f5aaee08c0, L_0x55f5aaefbec0;
L_0x55f5aaeebdc0 .concat [ 32 1 0 0], v0x55f5aaee8700_0, L_0x7faa7549c0a8;
L_0x55f5aaefbec0 .arith/sum 33, L_0x55f5aaeebdc0, L_0x7faa7549c0f0;
L_0x55f5aaefc0c0 .array/port v0x55f5aaee08c0, L_0x55f5aaefc340;
L_0x55f5aaefc190 .concat [ 32 1 0 0], v0x55f5aaee8700_0, L_0x7faa7549c138;
L_0x55f5aaefc340 .arith/sum 33, L_0x55f5aaefc190, L_0x7faa7549c180;
L_0x55f5aaefc510 .array/port v0x55f5aaee08c0, L_0x55f5aaefc6f0;
L_0x55f5aaefc5b0 .concat [ 32 1 0 0], v0x55f5aaee8700_0, L_0x7faa7549c1c8;
L_0x55f5aaefc6f0 .arith/sum 33, L_0x55f5aaefc5b0, L_0x7faa7549c210;
L_0x55f5aaefc880 .array/port v0x55f5aaee08c0, v0x55f5aaee8700_0;
L_0x55f5aaefc980 .concat [ 8 8 8 8], L_0x55f5aaefc880, L_0x55f5aaefc510, L_0x55f5aaefc0c0, L_0x55f5aaeebd00;
S_0x55f5aaee0a00 .scope module, "JumpAddressSel" "Mux" 3 109, 8 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f5aaefd910 .functor NOT 1, v0x55f5aaedb330_0, C4<0>, C4<0>, C4<0>;
v0x55f5aaee0b80_0 .net "I0", 31 0, L_0x55f5aaefd150;  alias, 1 drivers
v0x55f5aaee0c80_0 .net "I1", 31 0, v0x55f5aaedeb20_0;  alias, 1 drivers
v0x55f5aaee0d70_0 .net "Out", 31 0, L_0x55f5aaefed20;  alias, 1 drivers
v0x55f5aaee0e40_0 .net "Sel", 0 0, v0x55f5aaedb330_0;  alias, 1 drivers
v0x55f5aaee0f10_0 .net *"_s0", 0 0, L_0x55f5aaefd910;  1 drivers
L_0x55f5aaefed20 .functor MUXZ 32, v0x55f5aaedeb20_0, L_0x55f5aaefd150, L_0x55f5aaefd910, C4<>;
S_0x55f5aaee1050 .scope module, "MemorySelMux" "Mux" 3 186, 8 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f5aaf010c0 .functor NOT 1, L_0x55f5aaf023e0, C4<0>, C4<0>, C4<0>;
v0x55f5aaee1220_0 .net "I0", 31 0, L_0x55f5aaf02030;  1 drivers
v0x55f5aaee1320_0 .net "I1", 31 0, L_0x55f5aaf02260;  1 drivers
v0x55f5aaee1400_0 .net "Out", 31 0, L_0x55f5aaf01f90;  alias, 1 drivers
v0x55f5aaee14f0_0 .net "Sel", 0 0, L_0x55f5aaf023e0;  1 drivers
v0x55f5aaee15b0_0 .net *"_s0", 0 0, L_0x55f5aaf010c0;  1 drivers
L_0x55f5aaf01f90 .functor MUXZ 32, L_0x55f5aaf02260, L_0x55f5aaf02030, L_0x55f5aaf010c0, C4<>;
S_0x55f5aaee1760 .scope module, "NOPinsert" "Mux6" 3 113, 8 21 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Out"
    .port_info 1 /INPUT 6 "I0"
    .port_info 2 /INPUT 6 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f5aaefee60 .functor NOT 1, v0x55f5aaee6f40_0, C4<0>, C4<0>, C4<0>;
v0x55f5aaee19a0_0 .net "I0", 5 0, L_0x55f5aaefce40;  alias, 1 drivers
L_0x7faa7549c450 .functor BUFT 1, C4<111111>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee1aa0_0 .net "I1", 5 0, L_0x7faa7549c450;  1 drivers
v0x55f5aaee1b80_0 .net "Out", 5 0, L_0x55f5aaefeed0;  alias, 1 drivers
v0x55f5aaee1c80_0 .net "Sel", 0 0, v0x55f5aaee6f40_0;  alias, 1 drivers
v0x55f5aaee1d20_0 .net *"_s0", 0 0, L_0x55f5aaefee60;  1 drivers
L_0x55f5aaefeed0 .functor MUXZ 6, L_0x7faa7549c450, L_0x55f5aaefce40, L_0x55f5aaefee60, C4<>;
S_0x55f5aaee1ed0 .scope module, "PCAddressIncrement" "Add" 3 69, 4 28 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x55f5aaee2190_0 .net "A", 31 0, L_0x55f5aaeeb9b0;  alias, 1 drivers
L_0x7faa7549c258 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee2290_0 .net "B", 31 0, L_0x7faa7549c258;  1 drivers
v0x55f5aaee2370_0 .var "Result", 31 0;
E_0x55f5aaee2110 .event edge, v0x55f5aaee2290_0, v0x55f5aaee2190_0;
S_0x55f5aaee24b0 .scope module, "PCSelect" "Mux" 3 67, 8 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f5aaeebac0 .functor NOT 1, L_0x55f5aaefd340, C4<0>, C4<0>, C4<0>;
v0x55f5aaee2720_0 .net "I0", 31 0, v0x55f5aaee2370_0;  alias, 1 drivers
v0x55f5aaee2810_0 .net "I1", 31 0, L_0x55f5aaefed20;  alias, 1 drivers
v0x55f5aaee28e0_0 .net "Out", 31 0, L_0x55f5aaeebb80;  alias, 1 drivers
v0x55f5aaee29b0_0 .net "Sel", 0 0, L_0x55f5aaefd340;  alias, 1 drivers
v0x55f5aaee2a70_0 .net *"_s0", 0 0, L_0x55f5aaeebac0;  1 drivers
L_0x55f5aaeebb80 .functor MUXZ 32, L_0x55f5aaefed20, v0x55f5aaee2370_0, L_0x55f5aaeebac0, C4<>;
S_0x55f5aaee2c20 .scope module, "RdRtSelRF" "Mux5" 3 146, 8 11 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "Out"
    .port_info 1 /INPUT 5 "I0"
    .port_info 2 /INPUT 5 "I1"
    .port_info 3 /INPUT 1 "Sel"
L_0x55f5aaf00010 .functor NOT 1, L_0x55f5aaf00440, C4<0>, C4<0>, C4<0>;
v0x55f5aaee2e60_0 .net "I0", 4 0, L_0x55f5aaf00170;  1 drivers
v0x55f5aaee2f60_0 .net "I1", 4 0, L_0x55f5aaf00260;  1 drivers
v0x55f5aaee3040_0 .net "Out", 4 0, L_0x55f5aaf00080;  alias, 1 drivers
v0x55f5aaee3140_0 .net "Sel", 0 0, L_0x55f5aaf00440;  1 drivers
v0x55f5aaee31e0_0 .net *"_s0", 0 0, L_0x55f5aaf00010;  1 drivers
L_0x55f5aaf00080 .functor MUXZ 5, L_0x55f5aaf00260, L_0x55f5aaf00170, L_0x55f5aaf00010, C4<>;
S_0x55f5aaee3390 .scope module, "Registers" "RegisterFile" 3 98, 10 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "data1"
    .port_info 1 /OUTPUT 32 "data2"
    .port_info 2 /INPUT 5 "read1"
    .port_info 3 /INPUT 5 "read2"
    .port_info 4 /INPUT 5 "writeReg"
    .port_info 5 /INPUT 32 "writeData"
    .port_info 6 /INPUT 1 "Clk"
    .port_info 7 /INPUT 1 "Rst"
    .port_info 8 /INPUT 1 "regWen"
L_0x55f5aaefdda0 .functor BUFZ 32, L_0x55f5aaefdbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55f5aaefe080 .functor BUFZ 32, L_0x55f5aaefde60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55f5aaee3710_0 .net "Clk", 0 0, v0x55f5aaeeaca0_0;  alias, 1 drivers
v0x55f5aaee3820_0 .net "Rst", 0 0, v0x55f5aaeead40_0;  alias, 1 drivers
v0x55f5aaee38e0_0 .net *"_s0", 31 0, L_0x55f5aaefdbd0;  1 drivers
v0x55f5aaee3980_0 .net *"_s10", 6 0, L_0x55f5aaefdf00;  1 drivers
L_0x7faa7549c2e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee3a40_0 .net *"_s13", 1 0, L_0x7faa7549c2e8;  1 drivers
v0x55f5aaee3b70_0 .net *"_s2", 6 0, L_0x55f5aaefdc70;  1 drivers
L_0x7faa7549c2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee3c50_0 .net *"_s5", 1 0, L_0x7faa7549c2a0;  1 drivers
v0x55f5aaee3d30_0 .net *"_s8", 31 0, L_0x55f5aaefde60;  1 drivers
v0x55f5aaee3e10_0 .net "data1", 31 0, L_0x55f5aaefdda0;  alias, 1 drivers
v0x55f5aaee3f80_0 .net "data2", 31 0, L_0x55f5aaefe080;  alias, 1 drivers
v0x55f5aaee4060_0 .net "read1", 4 0, L_0x55f5aaefcbf0;  alias, 1 drivers
v0x55f5aaee4120_0 .net "read2", 4 0, L_0x55f5aaefccc0;  alias, 1 drivers
v0x55f5aaee41f0_0 .net "regWen", 0 0, L_0x55f5aaefe140;  1 drivers
v0x55f5aaee4290 .array "registerbank", 31 0, 31 0;
v0x55f5aaee4350_0 .net "writeData", 31 0, L_0x55f5aaf01f90;  alias, 1 drivers
v0x55f5aaee4440_0 .net "writeReg", 4 0, L_0x55f5aaefcfc0;  alias, 1 drivers
E_0x55f5aaee3690 .event negedge, v0x55f5aaedbec0_0;
L_0x55f5aaefdbd0 .array/port v0x55f5aaee4290, L_0x55f5aaefdc70;
L_0x55f5aaefdc70 .concat [ 5 2 0 0], L_0x55f5aaefcbf0, L_0x7faa7549c2a0;
L_0x55f5aaefde60 .array/port v0x55f5aaee4290, L_0x55f5aaefdf00;
L_0x55f5aaefdf00 .concat [ 5 2 0 0], L_0x55f5aaefccc0, L_0x7faa7549c2e8;
S_0x55f5aaee4620 .scope module, "Shiftby2" "Shft2" 3 105, 11 10 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 32 "In"
v0x55f5aaee4800_0 .net "In", 31 0, L_0x55f5aaefe500;  alias, 1 drivers
v0x55f5aaee4900_0 .net "Out", 31 0, L_0x55f5aaefeb00;  alias, 1 drivers
v0x55f5aaee49f0_0 .net *"_s1", 29 0, L_0x55f5aaefe9d0;  1 drivers
L_0x7faa7549c408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee4ac0_0 .net/2u *"_s2", 1 0, L_0x7faa7549c408;  1 drivers
L_0x55f5aaefe9d0 .part L_0x55f5aaefe500, 0, 30;
L_0x55f5aaefeb00 .concat [ 2 30 0 0], L_0x7faa7549c408, L_0x55f5aaefe9d0;
S_0x55f5aaee4c00 .scope module, "Shiftby2Jump" "Shft2Jump" 3 102, 11 20 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "Out"
    .port_info 1 /INPUT 26 "In"
v0x55f5aaee4f20_0 .net "In", 25 0, L_0x55f5aaefe8e0;  1 drivers
v0x55f5aaee5020_0 .net "Out", 27 0, L_0x55f5aaefe840;  alias, 1 drivers
L_0x7faa7549c3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee5100_0 .net/2u *"_s0", 1 0, L_0x7faa7549c3c0;  1 drivers
L_0x55f5aaefe840 .concat [ 2 26 0 0], L_0x7faa7549c3c0, L_0x55f5aaefe8e0;
S_0x55f5aaee5250 .scope module, "SignExtend" "SignExt" 3 100, 11 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Out"
    .port_info 1 /INPUT 16 "In"
v0x55f5aaee5460_0 .net "In", 15 0, L_0x55f5aaefe690;  1 drivers
v0x55f5aaee5560_0 .net "Out", 31 0, L_0x55f5aaefe500;  alias, 1 drivers
v0x55f5aaee5650_0 .net *"_s1", 0 0, L_0x55f5aaefe230;  1 drivers
L_0x7faa7549c330 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee5720_0 .net/2u *"_s2", 15 0, L_0x7faa7549c330;  1 drivers
v0x55f5aaee5800_0 .net *"_s4", 31 0, L_0x55f5aaefe2d0;  1 drivers
L_0x7faa7549c378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55f5aaee5930_0 .net/2u *"_s6", 15 0, L_0x7faa7549c378;  1 drivers
v0x55f5aaee5a10_0 .net *"_s8", 31 0, L_0x55f5aaefe410;  1 drivers
L_0x55f5aaefe230 .part L_0x55f5aaefe690, 15, 1;
L_0x55f5aaefe2d0 .concat [ 16 16 0 0], L_0x55f5aaefe690, L_0x7faa7549c330;
L_0x55f5aaefe410 .concat [ 16 16 0 0], L_0x55f5aaefe690, L_0x7faa7549c378;
L_0x55f5aaefe500 .functor MUXZ 32, L_0x55f5aaefe410, L_0x55f5aaefe2d0, L_0x55f5aaefe230, C4<>;
S_0x55f5aaee5b50 .scope module, "pipRegCntrl" "pipeRegControl" 3 44, 12 1 0, S_0x55f5aae8c440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nop"
    .port_info 1 /OUTPUT 5 "stall"
    .port_info 2 /OUTPUT 1 "flushIF"
    .port_info 3 /INPUT 1 "hazard"
    .port_info 4 /INPUT 1 "flush"
    .port_info 5 /INPUT 1 "dmemError"
    .port_info 6 /INPUT 1 "imemError"
    .port_info 7 /INPUT 1 "MEM_memRead"
    .port_info 8 /INPUT 1 "MEM_memWrite"
    .port_info 9 /INPUT 1 "Clk"
    .port_info 10 /INPUT 1 "Rst"
P_0x55f5aaee5d20 .param/l "normal" 0 12 15, C4<00>;
P_0x55f5aaee5d60 .param/l "stall_1" 0 12 16, C4<01>;
P_0x55f5aaee5da0 .param/l "stall_2" 0 12 17, C4<10>;
L_0x55f5aaeeb370 .functor BUFZ 1, L_0x55f5aaeeaf60, C4<0>, C4<0>, C4<0>;
L_0x55f5aaeeb4c0 .functor OR 1, L_0x55f5aaf006d0, L_0x55f5aaf00530, C4<0>, C4<0>;
L_0x55f5aaeeb530 .functor AND 1, v0x55f5aaedbf80_0, L_0x55f5aaeeb4c0, C4<1>, C4<1>;
L_0x55f5aaeeb660 .functor OR 1, L_0x55f5aaeeb530, v0x55f5aaedf800_0, C4<0>, C4<0>;
L_0x55f5aaeeb700 .functor NOT 1, L_0x55f5aaeeb660, C4<0>, C4<0>, C4<0>;
L_0x55f5aaeeb7c0 .functor AND 1, L_0x55f5aaeeb700, v0x55f5aaede430_0, C4<1>, C4<1>;
v0x55f5aaee60b0_0 .net "Clk", 0 0, v0x55f5aaeeaca0_0;  alias, 1 drivers
v0x55f5aaee6170_0 .net "MEM_memRead", 0 0, L_0x55f5aaf00530;  alias, 1 drivers
v0x55f5aaee6230_0 .net "MEM_memWrite", 0 0, L_0x55f5aaf006d0;  alias, 1 drivers
v0x55f5aaee6330_0 .net "Rst", 0 0, v0x55f5aaeead40_0;  alias, 1 drivers
v0x55f5aaee6420_0 .var "State", 1 0;
v0x55f5aaee6510_0 .net *"_s10", 0 0, L_0x55f5aaeeb7c0;  1 drivers
v0x55f5aaee65b0_0 .net *"_s2", 0 0, L_0x55f5aaeeb4c0;  1 drivers
v0x55f5aaee6650_0 .net *"_s8", 0 0, L_0x55f5aaeeb700;  1 drivers
o0x7faa754e7a18 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f5aaee6730_0 .net "branch", 0 0, o0x7faa754e7a18;  0 drivers
v0x55f5aaee67f0_0 .net "dmemError", 0 0, v0x55f5aaedbf80_0;  alias, 1 drivers
v0x55f5aaee6890_0 .net "dmemHaz", 0 0, L_0x55f5aaeeb530;  1 drivers
v0x55f5aaee6930_0 .net "flush", 0 0, L_0x55f5aaeeaf60;  alias, 1 drivers
v0x55f5aaee69d0_0 .net "flushIF", 0 0, L_0x55f5aaeeb370;  alias, 1 drivers
v0x55f5aaee6a70_0 .net "hazType", 1 0, L_0x55f5aaeeb8c0;  1 drivers
v0x55f5aaee6b50_0 .net "hazard", 0 0, v0x55f5aaede430_0;  alias, 1 drivers
v0x55f5aaee6c20_0 .net "imemError", 0 0, v0x55f5aaedf800_0;  alias, 1 drivers
o0x7faa754e7ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55f5aaee6cf0_0 .net "jump", 0 0, o0x7faa754e7ad8;  0 drivers
v0x55f5aaee6ea0_0 .net "memHaz", 0 0, L_0x55f5aaeeb660;  1 drivers
v0x55f5aaee6f40_0 .var "nop", 0 0;
v0x55f5aaee7010_0 .var "stall", 4 0;
E_0x55f5aaee6050 .event edge, v0x55f5aaee6420_0;
L_0x55f5aaeeb8c0 .concat [ 1 1 0 0], L_0x55f5aaeeb7c0, L_0x55f5aaeeb660;
    .scope S_0x55f5aaedd7b0;
T_0 ;
    %wait E_0x55f5aaedd980;
    %load/vec4 v0x55f5aaeddbe0_0;
    %load/vec4 v0x55f5aaedda20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55f5aaedda20_0;
    %load/vec4 v0x55f5aaeddc80_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5aaedda20_0;
    %load/vec4 v0x55f5aaeddd60_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaede430_0, 0;
T_0.2 ;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f5aaeddf70_0;
    %load/vec4 v0x55f5aaedde90_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x55f5aaedde90_0;
    %load/vec4 v0x55f5aaeddc80_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5aaedde90_0;
    %load/vec4 v0x55f5aaeddd60_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaede430_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55f5aaeddb20_0;
    %load/vec4 v0x55f5aaedda20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55f5aaedda20_0;
    %load/vec4 v0x55f5aaeddc80_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v0x55f5aaedda20_0;
    %load/vec4 v0x55f5aaeddd60_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaede430_0, 0;
T_0.10 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaede430_0, 0;
T_0.9 ;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55f5aaee5b50;
T_1 ;
    %wait E_0x55f5aaee3690;
    %load/vec4 v0x55f5aaee6ea0_0;
    %load/vec4 v0x55f5aaee6ea0_0;
    %inv;
    %load/vec4 v0x55f5aaee6b50_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55f5aaee6420_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f5aaee5b50;
T_2 ;
    %wait E_0x55f5aaee6050;
    %load/vec4 v0x55f5aaee6420_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaee6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %jmp T_2.4;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaee6f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %jmp T_2.4;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaee6f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %jmp T_2.4;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaee6f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7010_0, 4, 5;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55f5aaedf370;
T_3 ;
    %vpi_call 9 9 "$readmemh", "Instruction_Memory.txt", v0x55f5aaee08c0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5aaedf800_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x55f5aaee1ed0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5aaee2370_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x55f5aaee1ed0;
T_5 ;
    %wait E_0x55f5aaee2110;
    %load/vec4 v0x55f5aaee2190_0;
    %load/vec4 v0x55f5aaee2290_0;
    %add;
    %store/vec4 v0x55f5aaee2370_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55f5aaee3390;
T_6 ;
    %wait E_0x55f5aaec5860;
    %load/vec4 v0x55f5aaee3820_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call 10 13 "$readmemh", "Register_File.txt", v0x55f5aaee4290 {0 0 0};
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55f5aaee3390;
T_7 ;
    %wait E_0x55f5aaee3690;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5aaee4290, 0, 4;
    %load/vec4 v0x55f5aaee41f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55f5aaee4350_0;
    %load/vec4 v0x55f5aaee4440_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5aaee4290, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55f5aaede6d0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5aaedeb20_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_0x55f5aaede6d0;
T_9 ;
    %wait E_0x55f5aaede8c0;
    %load/vec4 v0x55f5aaede940_0;
    %load/vec4 v0x55f5aaedea40_0;
    %add;
    %store/vec4 v0x55f5aaedeb20_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55f5aaedacf0;
T_10 ;
    %wait E_0x55f5aaec5600;
    %load/vec4 v0x55f5aaedb440_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.5 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.8 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.9 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.10 ;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb270_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x55f5aaedb760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb6a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f5aaedb1a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f5aaedb0e0_0, 0;
    %jmp T_10.12;
T_10.12 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55f5aae99f20;
T_11 ;
    %wait E_0x55f5aae2c360;
    %load/vec4 v0x55f5aaec4020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.0 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %load/vec4 v0x55f5aaec4d00_0;
    %and;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.1 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %load/vec4 v0x55f5aaec4d00_0;
    %or;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.2 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %load/vec4 v0x55f5aaec4d00_0;
    %add;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.3 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %load/vec4 v0x55f5aaec4d00_0;
    %sub;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.4 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %load/vec4 v0x55f5aaec4d00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.12, 8;
T_11.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.12, 8;
 ; End of false expr.
    %blend;
T_11.12;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.5 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %load/vec4 v0x55f5aaec4d00_0;
    %or;
    %inv;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.6 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %ix/getv 4, v0x55f5aaec4d00_0;
    %shiftl 4;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.7 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %ix/getv 4, v0x55f5aaec4d00_0;
    %shiftr 4;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.8 ;
    %load/vec4 v0x55f5aaec1ba0_0;
    %ix/getv 4, v0x55f5aaec4d00_0;
    %shiftr 4;
    %assign/vec4 v0x55f5aaec3210_0, 0;
    %jmp T_11.10;
T_11.10 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55f5aaeda7c0;
T_12 ;
    %wait E_0x55f5aae2bd30;
    %load/vec4 v0x55f5aaedaa10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.3;
T_12.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55f5aaedaad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %pushi/vec4 0, 15, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.11;
T_12.4 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.11;
T_12.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.11;
T_12.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.11;
T_12.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.11;
T_12.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.11;
T_12.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55f5aaebb3d0_0, 0, 4;
    %jmp T_12.11;
T_12.11 ;
    %pop/vec4 1;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55f5aaedbae0;
T_13 ;
    %vpi_call 6 14 "$readmemh", "Data_Memory.txt", v0x55f5aaedd470 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5aaedbf80_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x55f5aaedbae0;
T_14 ;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5aaedbf80_0, 0, 1;
    %delay 8, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5aaedbf80_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x55f5aaedbae0;
T_15 ;
    %wait E_0x55f5aaec5860;
    %load/vec4 v0x55f5aaedd5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55f5aaedc2f0_0;
    %split/vec4 8;
    %ix/getv 3, v0x55f5aaedbdc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5aaedd470, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55f5aaedbdc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5aaedd470, 0, 4;
    %split/vec4 8;
    %load/vec4 v0x55f5aaedbdc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5aaedd470, 0, 4;
    %load/vec4 v0x55f5aaedbdc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55f5aaedd470, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55f5aae8c440;
T_16 ;
    %wait E_0x55f5aae2c580;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f5aaee8700_0, 0, 32;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x55f5aaee7d90_0, 0;
    %pushi/vec4 0, 0, 120;
    %assign/vec4 v0x55f5aaee7cb0_0, 0;
    %pushi/vec4 0, 0, 73;
    %assign/vec4 v0x55f5aaee7b30_0, 0;
    %pushi/vec4 0, 0, 71;
    %assign/vec4 v0x55f5aaee8350_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55f5aae8c440;
T_17 ;
    %wait E_0x55f5aaec5860;
    %load/vec4 v0x55f5aaeea370_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x55f5aaee87c0_0;
    %assign/vec4 v0x55f5aaee8700_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55f5aaee8700_0;
    %assign/vec4 v0x55f5aaee8700_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55f5aae8c440;
T_18 ;
    %wait E_0x55f5aaec5860;
    %load/vec4 v0x55f5aaeea370_0;
    %parti/s 1, 1, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x55f5aaee7f30_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7d90_0, 4, 5;
    %load/vec4 v0x55f5aaee98d0_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7d90_0, 4, 5;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55f5aaee7d90_0;
    %assign/vec4 v0x55f5aaee7d90_0, 0;
T_18.1 ;
    %load/vec4 v0x55f5aaee9650_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.2, 4;
    %pushi/vec4 4227858432, 0, 64;
    %assign/vec4 v0x55f5aaee7d90_0, 0;
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55f5aae8c440;
T_19 ;
    %wait E_0x55f5aaec5860;
    %load/vec4 v0x55f5aaeea370_0;
    %parti/s 1, 2, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0x55f5aaee93f0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7cb0_0, 4, 5;
    %load/vec4 v0x55f5aaee9490_0;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7cb0_0, 4, 5;
    %load/vec4 v0x55f5aaee7bf0_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7cb0_0, 4, 5;
    %load/vec4 v0x55f5aaeea280_0;
    %load/vec4 v0x55f5aaee9fb0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7cb0_0, 4, 5;
    %load/vec4 v0x55f5aaee7780_0;
    %ix/load 4, 106, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7cb0_0, 4, 5;
    %load/vec4 v0x55f5aaee9ec0_0;
    %ix/load 4, 114, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7cb0_0, 4, 5;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55f5aaee9d30_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0x55f5aaee9ec0_0;
    %load/vec4 v0x55f5aaee7780_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %concati/vec4 0, 0, 32;
    %assign/vec4 v0x55f5aaee7cb0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55f5aaee7cb0_0;
    %assign/vec4 v0x55f5aaee7cb0_0, 0;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55f5aae8c440;
T_20 ;
    %wait E_0x55f5aaec5860;
    %load/vec4 v0x55f5aaeea370_0;
    %parti/s 1, 3, 3;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x55f5aaee73d0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7b30_0, 4, 5;
    %load/vec4 v0x55f5aaee7cb0_0;
    %parti/s 32, 32, 7;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7b30_0, 4, 5;
    %load/vec4 v0x55f5aaee7820_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7b30_0, 4, 5;
    %load/vec4 v0x55f5aaeea520_0;
    %ix/load 4, 68, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee7b30_0, 4, 5;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55f5aaee7b30_0;
    %assign/vec4 v0x55f5aaee7b30_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55f5aae8c440;
T_21 ;
    %wait E_0x55f5aaec5860;
    %load/vec4 v0x55f5aaeea370_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0x55f5aaee7a70_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee8350_0, 4, 5;
    %load/vec4 v0x55f5aaee7b30_0;
    %parti/s 32, 0, 2;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee8350_0, 4, 5;
    %load/vec4 v0x55f5aaeea630_0;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee8350_0, 4, 5;
    %load/vec4 v0x55f5aaee7900_0;
    %ix/load 4, 69, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55f5aaee8350_0, 4, 5;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55f5aaee8350_0;
    %assign/vec4 v0x55f5aaee8350_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55f5aae9e850;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5aaeeaca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5aaeead40_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f5aaeead40_0, 0, 1;
T_22.0 ;
    %delay 1, 0;
    %load/vec4 v0x55f5aaeeaca0_0;
    %inv;
    %store/vec4 v0x55f5aaeeaca0_0, 0, 1;
    %jmp T_22.0;
    %end;
    .thread T_22;
    .scope S_0x55f5aae9e850;
T_23 ;
    %vpi_call 2 20 "$dumpfile", "Test.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f5aae9e850 {0 0 0};
    %delay 70, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f5aaeead40_0, 0, 1;
    %vpi_call 2 24 "$finish" {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "PipelinedMIPS_tb.v";
    "./PipelinedMIPS.v";
    "./ALU.v";
    "./Control.v";
    "./Data_Memory_File.v";
    "./HazardUnit.v";
    "./Mux.v";
    "./Instruction_Memory_File.v";
    "./Register_File.v";
    "./SignExtension.v";
    "./PipelineRegisterController.v";
