{
	"author": [
		"Tak-Yung Kim",
		"Taewhan Kim"
	],
	"booktitle": "Proceedings of the 47th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2010",
	"dblpkey": "conf/dac/KimK10",
	"doi": "10.1145/1837274.1837456",
	"ee": "http://doi.acm.org/10.1145/1837274.1837456",
	"pages": "723-728",
	"publisher": "ACM",
	"stemmed": [
		"clock",
		"tree",
		"synthesi",
		"with",
		"pre",
		"bond",
		"testabl",
		"for",
		"d",
		"stack",
		"ic",
		"design"
	],
	"tag": [
		"3d",
		"design",
		"synthesis",
		"testing"
	],
	"title": "Clock tree synthesis with pre-bond testability for 3D stacked IC designs",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2010
}