<profile>

<section name = "Vivado HLS Report for 'Padding_2'" level="0">
<item name = "Date">Fri May 24 00:15:57 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">zynqconn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 6.508, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">993, 993, 993, 993, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">992, 992, 62, -, -, 16, no</column>
<column name=" + Loop 1.1">60, 60, 12, -, -, 5, no</column>
<column name="  ++ Loop 1.1.1">10, 10, 2, -, -, 5, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 195</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 114</column>
<column name="Register">-, -, 131, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="idx_3_fu_182_p2">+, 0, 0, 15, 9, 5</column>
<column name="idx_4_fu_266_p2">+, 0, 0, 15, 9, 1</column>
<column name="indvars_iv_next2_fu_272_p2">+, 0, 0, 15, 9, 3</column>
<column name="indvars_iv_next_fu_228_p2">+, 0, 0, 15, 9, 5</column>
<column name="next_mul_fu_164_p2">+, 0, 0, 15, 9, 5</column>
<column name="tmp1_fu_250_p2">+, 0, 0, 9, 9, 9</column>
<column name="tmp_50_fu_212_p2">+, 0, 0, 15, 9, 3</column>
<column name="tmp_fu_218_p2">+, 0, 0, 15, 5, 5</column>
<column name="tmp_s_fu_256_p2">+, 0, 0, 9, 9, 9</column>
<column name="x_1_fu_244_p2">+, 0, 0, 12, 3, 1</column>
<column name="y_1_fu_198_p2">+, 0, 0, 12, 3, 1</column>
<column name="z_1_fu_176_p2">+, 0, 0, 15, 5, 1</column>
<column name="exitcond3_fu_192_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="exitcond4_fu_170_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="exitcond_fu_238_p2">icmp, 0, 0, 13, 9, 9</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="idx_1_reg_121">9, 2, 9, 18</column>
<column name="idx_2_reg_143">9, 2, 9, 18</column>
<column name="idx_reg_75">9, 2, 9, 18</column>
<column name="indvars_iv1_reg_110">9, 2, 9, 18</column>
<column name="indvars_iv_reg_63">9, 2, 9, 18</column>
<column name="phi_mul_reg_98">9, 2, 9, 18</column>
<column name="x_reg_153">9, 2, 3, 6</column>
<column name="y_reg_132">9, 2, 3, 6</column>
<column name="z_reg_87">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="idx_1_reg_121">9, 0, 9, 0</column>
<column name="idx_2_reg_143">9, 0, 9, 0</column>
<column name="idx_3_reg_295">9, 0, 9, 0</column>
<column name="idx_4_reg_341">9, 0, 9, 0</column>
<column name="idx_reg_75">9, 0, 9, 0</column>
<column name="indvars_iv1_reg_110">9, 0, 9, 0</column>
<column name="indvars_iv_reg_63">9, 0, 9, 0</column>
<column name="next_mul_reg_282">9, 0, 9, 0</column>
<column name="phi_mul_reg_98">9, 0, 9, 0</column>
<column name="tmp_50_reg_308">9, 0, 9, 0</column>
<column name="tmp_cast_reg_313">5, 0, 9, 4</column>
<column name="tmp_s_reg_331">9, 0, 9, 0</column>
<column name="x_1_reg_326">3, 0, 3, 0</column>
<column name="x_reg_153">3, 0, 3, 0</column>
<column name="y_1_reg_303">3, 0, 3, 0</column>
<column name="y_reg_132">3, 0, 3, 0</column>
<column name="z_1_reg_290">5, 0, 5, 0</column>
<column name="z_reg_87">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Padding.2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Padding.2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Padding.2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Padding.2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Padding.2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Padding.2, return value</column>
<column name="out_V_address0">out, 9, ap_memory, out_V, array</column>
<column name="out_V_ce0">out, 1, ap_memory, out_V, array</column>
<column name="out_V_we0">out, 1, ap_memory, out_V, array</column>
<column name="out_V_d0">out, 16, ap_memory, out_V, array</column>
<column name="in_V_address0">out, 9, ap_memory, in_V, array</column>
<column name="in_V_ce0">out, 1, ap_memory, in_V, array</column>
<column name="in_V_q0">in, 16, ap_memory, in_V, array</column>
</table>
</item>
</section>
</profile>
