// Seed: 1490148931
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output supply0 module_0,
    output wire id_3,
    input wire id_4,
    output wire id_5,
    input supply1 id_6,
    output tri id_7
);
  assign id_3 = id_6 ? id_1 : id_6;
  assign id_2 = id_4 + id_4;
  assign module_1.id_2 = 0;
endmodule
module module_0 (
    input wire id_0,
    input wand id_1,
    input wire id_2,
    input tri0 id_3,
    input tri id_4,
    input wand module_1,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    output wor id_9,
    output logic id_10,
    output supply0 id_11,
    input wand id_12,
    input wand id_13,
    input supply1 id_14,
    output supply0 id_15,
    output wand id_16
);
  initial begin : LABEL_0
    id_10 = 1 == 1'b0;
  end
  module_0 modCall_1 (
      id_15,
      id_4,
      id_16,
      id_11,
      id_1,
      id_16,
      id_8,
      id_9
  );
endmodule
