Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 17:23:47 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_7/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.053        0.000                      0                 1023        0.019        0.000                      0                 1023        1.870        0.000                       0                  1024  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.145}        4.290           233.100         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.053        0.000                      0                 1023        0.019        0.000                      0                 1023        1.870        0.000                       0                  1024  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.145ns period=4.290ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.145ns period=4.290ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.290ns  (vclock rise@4.290ns - vclock rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.945ns (46.310%)  route 2.255ns (53.690%))
  Logic Levels:           19  (CARRY8=10 LUT2=2 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 5.613 - 4.290 ) 
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.371ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.759ns (routing 0.001ns, distribution 0.758ns)
  Clock Net Delay (Destination): 0.653ns (routing 0.001ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, routed)        0.759     1.720    demux/CLK
    SLICE_X112Y530       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y530       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     1.799 r  demux/sel_reg[0]/Q
                         net (fo=71, routed)          0.366     2.165    demux/sel[0]
    SLICE_X112Y526       CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.191     2.356 r  demux/sel_reg[8]_i_6/O[4]
                         net (fo=36, routed)          0.330     2.686    demux/sel_reg[0]_0[4]
    SLICE_X112Y522       LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     2.809 r  demux/sel[8]_i_249/O
                         net (fo=1, routed)           0.010     2.819    demux/sel[8]_i_249_n_0
    SLICE_X112Y522       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.974 f  demux/sel_reg[8]_i_213/CO[7]
                         net (fo=1, routed)           0.026     3.000    demux/sel_reg[8]_i_213_n_0
    SLICE_X112Y523       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     3.077 f  demux/sel_reg[8]_i_195/CO[5]
                         net (fo=30, routed)          0.245     3.322    demux_n_9
    SLICE_X114Y524       LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.372 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.187     3.559    sel[8]_i_138_n_0
    SLICE_X113Y526       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     3.611 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.014     3.625    demux/sel[8]_i_73_0[3]
    SLICE_X113Y526       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.781 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     3.807    demux/sel_reg[8]_i_81_n_0
    SLICE_X113Y527       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.883 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.173     4.056    demux_n_89
    SLICE_X114Y529       LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     4.153 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.091     4.244    sel[8]_i_32_n_0
    SLICE_X114Y527       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     4.279 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     4.290    demux/sel[8]_i_25_0[5]
    SLICE_X114Y527       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     4.445 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     4.471    demux/sel_reg[8]_i_19_n_0
    SLICE_X114Y528       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.547 r  demux/sel_reg[8]_i_22/O[1]
                         net (fo=4, routed)           0.190     4.737    demux_n_103
    SLICE_X114Y530       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051     4.788 r  sel[8]_i_28/O
                         net (fo=1, routed)           0.009     4.797    sel[8]_i_28_n_0
    SLICE_X114Y530       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     4.997 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.164     5.161    sel_reg[8]_i_18_n_11
    SLICE_X113Y529       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     5.200 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.015     5.215    demux/sel_reg[5]_0[6]
    SLICE_X113Y529       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.332 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     5.358    demux/sel_reg[8]_i_4_n_0
    SLICE_X113Y530       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.414 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.205     5.619    demux/sel_reg[8]_i_5_n_15
    SLICE_X112Y530       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     5.743 r  demux/sel[1]_i_2/O
                         net (fo=2, routed)           0.092     5.835    demux/sel[1]_i_2_n_0
    SLICE_X112Y530       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     5.871 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.049     5.920    demux/sel20_in[1]
    SLICE_X112Y530       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.290     4.290 r  
    AR14                                              0.000     4.290 r  clk (IN)
                         net (fo=0)                   0.000     4.290    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.649 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.649    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.649 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.936    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.960 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, routed)        0.653     5.613    demux/CLK
    SLICE_X112Y530       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.371     5.984    
                         clock uncertainty           -0.035     5.949    
    SLICE_X112Y530       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.974    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          5.974    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                  0.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 demux/genblk1[150].z_reg[150][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.145ns period=4.290ns})
  Destination:            genblk1[150].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.145ns period=4.290ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.059ns (42.754%)  route 0.079ns (57.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.317ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      0.647ns (routing 0.001ns, distribution 0.646ns)
  Clock Net Delay (Destination): 0.775ns (routing 0.001ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, routed)        0.647     1.317    demux/CLK
    SLICE_X114Y505       FDRE                                         r  demux/genblk1[150].z_reg[150][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y505       FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.376 r  demux/genblk1[150].z_reg[150][2]/Q
                         net (fo=1, routed)           0.079     1.455    genblk1[150].reg_in/D[2]
    SLICE_X114Y504       FDRE                                         r  genblk1[150].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1023, routed)        0.775     1.736    genblk1[150].reg_in/CLK
    SLICE_X114Y504       FDRE                                         r  genblk1[150].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.360     1.377    
    SLICE_X114Y504       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     1.437    genblk1[150].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.145 }
Period(ns):         4.290
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.290       3.000      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.145       1.870      SLICE_X114Y514  demux/genblk1[110].z_reg[110][1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.145       1.870      SLICE_X114Y514  demux/genblk1[110].z_reg[110][1]/C



