Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 29 02:09:59 2023
| Host         : DESKTOP-DR9NJIM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.715        0.000                      0                  518        0.089        0.000                      0                  518        3.750        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.715        0.000                      0                  518        0.089        0.000                      0                  518        3.750        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_6_11/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.886ns (24.107%)  route 2.789ns (75.893%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.634     8.273    inst_IF/led_OBUF[1]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.120     8.393 r  inst_IF/reg_file_reg_r1_0_7_6_11_i_1/O
                         net (fo=3, routed)           0.608     9.001    inst_ID/reg_file_reg_r1_0_7_6_11/DIA1
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.526     9.949    inst_ID/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.208    
                         clock uncertainty           -0.035    10.172    
    SLICE_X10Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.456     9.716    inst_ID/reg_file_reg_r1_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.716    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.883ns (24.052%)  route 2.788ns (75.948%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.633     8.272    inst_IF/led_OBUF[1]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.117     8.389 r  inst_IF/reg_file_reg_r1_0_7_6_11_i_3/O
                         net (fo=3, routed)           0.608     8.997    inst_ID/reg_file_reg_r1_0_7_6_11/DIB1
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.526     9.949    inst_ID/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.208    
                         clock uncertainty           -0.035    10.172    
    SLICE_X10Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431     9.741    inst_ID/reg_file_reg_r1_0_7_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.741    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_7_0_5/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.677ns  (logic 0.885ns (24.066%)  route 2.792ns (75.934%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.602     8.241    inst_IF/led_OBUF[1]
    SLICE_X7Y89          LUT3 (Prop_lut3_I1_O)        0.119     8.360 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=3, routed)           0.644     9.003    inst_ID/reg_file_reg_r2_0_7_0_5/DIC1
    SLICE_X6Y89          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.601    10.024    inst_ID/reg_file_reg_r2_0_7_0_5/WCLK
    SLICE_X6Y89          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y89          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452     9.795    inst_ID/reg_file_reg_r2_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.801ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_0_5/RAMC_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.669ns  (logic 0.885ns (24.122%)  route 2.784ns (75.878%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 10.024 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.602     8.241    inst_IF/led_OBUF[1]
    SLICE_X7Y89          LUT3 (Prop_lut3_I1_O)        0.119     8.360 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_7/O
                         net (fo=3, routed)           0.635     8.994    inst_ID/reg_file_reg_r1_0_7_0_5/DIC1
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.601    10.024    inst_ID/reg_file_reg_r1_0_7_0_5/WCLK
    SLICE_X6Y90          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_0_5/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.283    
                         clock uncertainty           -0.035    10.247    
    SLICE_X6Y90          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452     9.795    inst_ID/reg_file_reg_r1_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          9.795    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_6_11/RAMC/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.890ns (23.391%)  route 2.915ns (76.609%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.633     8.272    inst_IF/led_OBUF[1]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.124     8.396 r  inst_IF/reg_file_reg_r1_0_7_6_11_i_6/O
                         net (fo=3, routed)           0.735     9.131    inst_ID/reg_file_reg_r1_0_7_6_11/DIC0
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.526     9.949    inst_ID/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.208    
                         clock uncertainty           -0.035    10.172    
    SLICE_X10Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.170    10.002    inst_ID/reg_file_reg_r1_0_7_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         10.002    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.893ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.883ns (24.534%)  route 2.716ns (75.466%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.663     8.302    inst_IF/led_OBUF[1]
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.117     8.419 r  inst_IF/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=3, routed)           0.506     8.925    inst_ID/reg_file_reg_r2_0_7_12_15/DIB1
    SLICE_X6Y92          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.602    10.025    inst_ID/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y92          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X6Y92          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431     9.817    inst_ID/reg_file_reg_r2_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.817    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                  0.893    

Slack (MET) :             0.894ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_7_6_11/RAMA_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 0.886ns (24.797%)  route 2.687ns (75.203%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.634     8.273    inst_IF/led_OBUF[1]
    SLICE_X5Y91          LUT3 (Prop_lut3_I1_O)        0.120     8.393 r  inst_IF/reg_file_reg_r1_0_7_6_11_i_1/O
                         net (fo=3, routed)           0.506     8.899    inst_ID/reg_file_reg_r2_0_7_6_11/DIA1
    SLICE_X6Y91          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.602    10.025    inst_ID/reg_file_reg_r2_0_7_6_11/WCLK
    SLICE_X6Y91          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_6_11/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X6Y91          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.456     9.792    inst_ID/reg_file_reg_r2_0_7_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -8.899    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.883ns (24.556%)  route 2.713ns (75.444%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 10.026 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.663     8.302    inst_IF/led_OBUF[1]
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.117     8.419 r  inst_IF/reg_file_reg_r1_0_7_12_15_i_3/O
                         net (fo=3, routed)           0.503     8.922    inst_ID/reg_file_reg_r1_0_7_12_15/DIB1
    SLICE_X6Y93          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.603    10.026    inst_ID/reg_file_reg_r1_0_7_12_15/WCLK
    SLICE_X6Y93          RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.285    
                         clock uncertainty           -0.035    10.249    
    SLICE_X6Y93          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.431     9.818    inst_ID/reg_file_reg_r1_0_7_12_15/RAMB_D1
  -------------------------------------------------------------------
                         required time                          9.818    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r1_0_7_6_11/RAMB/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.883ns (24.907%)  route 2.662ns (75.093%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 9.949 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.484     8.123    inst_IF/led_OBUF[1]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.117     8.240 r  inst_IF/reg_file_reg_r1_0_7_6_11_i_4/O
                         net (fo=3, routed)           0.631     8.871    inst_ID/reg_file_reg_r1_0_7_6_11/DIB0
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.526     9.949    inst_ID/reg_file_reg_r1_0_7_6_11/WCLK
    SLICE_X10Y92         RAMD32                                       r  inst_ID/reg_file_reg_r1_0_7_6_11/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.208    
                         clock uncertainty           -0.035    10.172    
    SLICE_X10Y92         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.404     9.768    inst_ID/reg_file_reg_r1_0_7_6_11/RAMB
  -------------------------------------------------------------------
                         required time                          9.768    
                         arrival time                          -8.871    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 inst_IF/PC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_ID/reg_file_reg_r2_0_7_12_15/RAMA/I
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 0.890ns (23.005%)  route 2.979ns (76.995%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 10.025 - 5.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[2]/Q
                         net (fo=10, routed)          0.858     6.702    inst_IF/PC_reg_rep[2]
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.124     6.826 r  inst_IF/led_OBUF[9]_inst_i_4/O
                         net (fo=7, routed)           0.689     7.515    inst_IF/led_OBUF[9]_inst_i_4_n_0
    SLICE_X3Y90          LUT5 (Prop_lut5_I1_O)        0.124     7.639 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.663     8.302    inst_IF/led_OBUF[1]
    SLICE_X5Y95          LUT3 (Prop_lut3_I1_O)        0.124     8.426 r  inst_IF/reg_file_reg_r1_0_7_12_15_i_2/O
                         net (fo=3, routed)           0.769     9.194    inst_ID/reg_file_reg_r2_0_7_12_15/DIA0
    SLICE_X6Y92          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.602    10.025    inst_ID/reg_file_reg_r2_0_7_12_15/WCLK
    SLICE_X6Y92          RAMD32                                       r  inst_ID/reg_file_reg_r2_0_7_12_15/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.259    10.284    
                         clock uncertainty           -0.035    10.248    
    SLICE_X6Y92          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.156    10.092    inst_ID/reg_file_reg_r2_0_7_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         10.092    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  0.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.415%)  route 0.294ns (67.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[1]/Q
                         net (fo=17, routed)          0.294     1.928    inst_MEM/MEM_reg_0_31_2_2/A1
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_2_2/WCLK
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_2_2/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    inst_MEM/MEM_reg_0_31_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.415%)  route 0.294ns (67.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[1]/Q
                         net (fo=17, routed)          0.294     1.928    inst_MEM/MEM_reg_0_31_3_3/A1
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_3_3/WCLK
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_3_3/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    inst_MEM/MEM_reg_0_31_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_4_4/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.415%)  route 0.294ns (67.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[1]/Q
                         net (fo=17, routed)          0.294     1.928    inst_MEM/MEM_reg_0_31_4_4/A1
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_4_4/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_4_4/WCLK
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_4_4/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    inst_MEM/MEM_reg_0_31_4_4/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_5_5/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.415%)  route 0.294ns (67.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[1]/Q
                         net (fo=17, routed)          0.294     1.928    inst_MEM/MEM_reg_0_31_5_5/A1
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_5_5/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_5_5/WCLK
    SLICE_X10Y90         RAMS32                                       r  inst_MEM/MEM_reg_0_31_5_5/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    inst_MEM/MEM_reg_0_31_5_5/SP
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_6_6/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.160%)  route 0.297ns (67.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[0]/Q
                         net (fo=17, routed)          0.297     1.932    inst_MEM/MEM_reg_0_31_6_6/A0
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_6_6/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_6_6/WCLK
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_6_6/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    inst_MEM/MEM_reg_0_31_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_7_7/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.160%)  route 0.297ns (67.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[0]/Q
                         net (fo=17, routed)          0.297     1.932    inst_MEM/MEM_reg_0_31_7_7/A0
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_7_7/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_7_7/WCLK
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_7_7/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    inst_MEM/MEM_reg_0_31_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_8_8/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.160%)  route 0.297ns (67.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[0]/Q
                         net (fo=17, routed)          0.297     1.932    inst_MEM/MEM_reg_0_31_8_8/A0
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_8_8/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_8_8/WCLK
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_8_8/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    inst_MEM/MEM_reg_0_31_8_8/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_9_9/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.160%)  route 0.297ns (67.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.574     1.493    clk_IBUF_BUFG
    SLICE_X9Y90          FDRE                                         r  ALUResExMem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     1.634 r  ALUResExMem_reg[0]/Q
                         net (fo=17, routed)          0.297     1.932    inst_MEM/MEM_reg_0_31_9_9/A0
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_9_9/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.845     2.010    inst_MEM/MEM_reg_0_31_9_9/WCLK
    SLICE_X10Y91         RAMS32                                       r  inst_MEM/MEM_reg_0_31_9_9/SP/CLK
                         clock pessimism             -0.479     1.530    
    SLICE_X10Y91         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.840    inst_MEM/MEM_reg_0_31_9_9/SP
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_11_11/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  ALUResExMem_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ALUResExMem_reg[11]/Q
                         net (fo=1, routed)           0.117     1.752    inst_MEM/MEM_reg_0_31_11_11/D
    SLICE_X10Y93         RAMS32                                       r  inst_MEM/MEM_reg_0_31_11_11/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.846     2.011    inst_MEM/MEM_reg_0_31_11_11/WCLK
    SLICE_X10Y93         RAMS32                                       r  inst_MEM/MEM_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y93         RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.655    inst_MEM/MEM_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ALUResExMem_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_MEM/MEM_reg_0_31_10_10/SP/I
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.575     1.494    clk_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  ALUResExMem_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  ALUResExMem_reg[10]/Q
                         net (fo=1, routed)           0.113     1.748    inst_MEM/MEM_reg_0_31_10_10/D
    SLICE_X10Y93         RAMS32                                       r  inst_MEM/MEM_reg_0_31_10_10/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.846     2.011    inst_MEM/MEM_reg_0_31_10_10/WCLK
    SLICE_X10Y93         RAMS32                                       r  inst_MEM/MEM_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y93         RAMS32 (Hold_rams32_CLK_I)
                                                      0.120     1.651    inst_MEM/MEM_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y90     ALUResExMem_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y94     ALUResExMem_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y93     ALUResExMem_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y93     ALUResExMem_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y93     ALUResExMem_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y93     ALUResExMem_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y94     ALUResExMem_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y90     ALUResExMem_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X9Y89     ALUResExMem_reg[2]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y90     inst_ID/reg_file_reg_r1_0_7_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.561ns  (logic 5.674ns (38.970%)  route 8.887ns (61.030%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.742     5.239    monopulse1/sw_IBUF[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.363 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940     6.303    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.427 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818     7.245    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I3_O)        0.150     7.395 r  monopulse1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.387    10.782    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    14.561 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.561    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.017ns  (logic 5.658ns (40.366%)  route 8.359ns (59.634%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.742     5.239    monopulse1/sw_IBUF[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.363 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940     6.303    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.427 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835     7.262    monopulse1/display/digit__27[3]
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.148     7.410 r  monopulse1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.843    10.252    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.765    14.017 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.017    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.954ns  (logic 5.420ns (38.839%)  route 8.534ns (61.161%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.742     5.239    monopulse1/sw_IBUF[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.363 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940     6.303    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.427 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.117     7.544    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I3_O)        0.124     7.668 r  monopulse1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.736    10.404    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.954 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.954    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.920ns  (logic 5.639ns (40.511%)  route 8.281ns (59.489%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.742     5.239    monopulse1/sw_IBUF[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.363 f  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940     6.303    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.427 f  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.117     7.544    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I2_O)        0.152     7.696 r  monopulse1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.482    10.178    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    13.920 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.920    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.635ns  (logic 5.425ns (39.786%)  route 8.210ns (60.214%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.742     5.239    monopulse1/sw_IBUF[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.363 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940     6.303    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.427 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835     7.262    monopulse1/display/digit__27[3]
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.124     7.386 r  monopulse1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.694    10.079    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.635 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.635    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.166ns  (logic 5.362ns (40.729%)  route 7.804ns (59.271%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  sw_IBUF[5]_inst/O
                         net (fo=32, routed)          3.742     5.239    monopulse1/sw_IBUF[0]
    SLICE_X8Y94          LUT6 (Prop_lut6_I2_O)        0.124     5.363 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940     6.303    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124     6.427 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818     7.245    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.369 r  monopulse1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.304     9.673    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.166 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.166    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.099ns  (logic 5.403ns (41.250%)  route 7.696ns (58.750%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  sw_IBUF[6]_inst/O
                         net (fo=32, routed)          3.724     5.218    monopulse1/sw_IBUF[1]
    SLICE_X9Y92          LUT6 (Prop_lut6_I1_O)        0.124     5.342 r  monopulse1/cat_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.848     6.191    monopulse1/cat_OBUF[6]_inst_i_14_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I3_O)        0.124     6.315 r  monopulse1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.054     7.369    monopulse1/display/digit__27[0]
    SLICE_X8Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.493 r  monopulse1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.069     9.562    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.099 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.099    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.429ns  (logic 1.694ns (49.386%)  route 1.736ns (50.614%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          0.637     0.913    monopulse1/sw_IBUF[2]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.958 r  monopulse1/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.289     1.247    monopulse1/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  monopulse1/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.112     1.404    monopulse1/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.174     1.623    monopulse1/display/digit__27[3]
    SLICE_X8Y91          LUT4 (Prop_lut4_I2_O)        0.045     1.668 r  monopulse1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.523     2.191    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.429 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.429    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.621ns  (logic 1.650ns (45.567%)  route 1.971ns (54.433%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          0.637     0.913    monopulse1/sw_IBUF[2]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.958 r  monopulse1/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.289     1.247    monopulse1/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  monopulse1/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.112     1.404    monopulse1/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.290     1.739    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I2_O)        0.045     1.784 r  monopulse1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.642     2.426    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.621 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.621    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.770ns  (logic 1.776ns (47.099%)  route 1.994ns (52.901%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          0.615     0.891    monopulse1/sw_IBUF[2]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.044     0.935 r  monopulse1/cat_OBUF[6]_inst_i_33/O
                         net (fo=3, routed)           0.384     1.319    monopulse1/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I2_O)        0.110     1.429 r  monopulse1/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.052     1.481    monopulse1/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.526 r  monopulse1/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.169     1.695    monopulse1/display/digit__27[2]
    SLICE_X8Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  monopulse1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.774     2.514    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     3.770 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.770    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.945ns  (logic 1.863ns (47.222%)  route 2.082ns (52.778%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          0.506     0.782    monopulse1/sw_IBUF[2]
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.046     0.828 r  monopulse1/cat_OBUF[6]_inst_i_50/O
                         net (fo=3, routed)           0.174     1.001    monopulse1/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.107     1.108 r  monopulse1/cat_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.050     1.159    monopulse1/cat_OBUF[6]_inst_i_40_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.204 r  monopulse1/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.238     1.442    monopulse1/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.045     1.487 r  monopulse1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.333     1.820    monopulse1/display/digit__27[0]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.043     1.863 r  monopulse1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.780     2.644    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.301     3.945 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.945    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.949ns  (logic 1.814ns (45.944%)  route 2.135ns (54.056%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          0.506     0.782    monopulse1/sw_IBUF[2]
    SLICE_X5Y89          LUT3 (Prop_lut3_I2_O)        0.046     0.828 r  monopulse1/cat_OBUF[6]_inst_i_50/O
                         net (fo=3, routed)           0.174     1.001    monopulse1/cat_OBUF[6]_inst_i_50_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I0_O)        0.107     1.108 r  monopulse1/cat_OBUF[6]_inst_i_40/O
                         net (fo=1, routed)           0.050     1.159    monopulse1/cat_OBUF[6]_inst_i_40_n_0
    SLICE_X5Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.204 r  monopulse1/cat_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.238     1.442    monopulse1/cat_OBUF[6]_inst_i_15_n_0
    SLICE_X9Y90          LUT5 (Prop_lut5_I4_O)        0.045     1.487 r  monopulse1/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.333     1.820    monopulse1/display/digit__27[0]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045     1.865 r  monopulse1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.833     2.698    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     3.949 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.949    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.969ns  (logic 1.850ns (46.608%)  route 2.119ns (53.392%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          0.615     0.891    monopulse1/sw_IBUF[2]
    SLICE_X5Y92          LUT3 (Prop_lut3_I0_O)        0.044     0.935 r  monopulse1/cat_OBUF[6]_inst_i_33/O
                         net (fo=3, routed)           0.384     1.319    monopulse1/cat_OBUF[6]_inst_i_33_n_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I2_O)        0.110     1.429 r  monopulse1/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.052     1.481    monopulse1/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.526 r  monopulse1/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.169     1.695    monopulse1/display/digit__27[2]
    SLICE_X8Y90          LUT4 (Prop_lut4_I1_O)        0.048     1.743 r  monopulse1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.899     2.642    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.327     3.969 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.969    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.245ns  (logic 1.792ns (42.215%)  route 2.453ns (57.785%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  sw_IBUF[7]_inst/O
                         net (fo=10, routed)          0.637     0.913    monopulse1/sw_IBUF[2]
    SLICE_X7Y89          LUT3 (Prop_lut3_I0_O)        0.045     0.958 r  monopulse1/cat_OBUF[6]_inst_i_28/O
                         net (fo=4, routed)           0.289     1.247    monopulse1/cat_OBUF[6]_inst_i_28_n_0
    SLICE_X8Y89          LUT6 (Prop_lut6_I0_O)        0.045     1.292 r  monopulse1/cat_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.112     1.404    monopulse1/cat_OBUF[6]_inst_i_17_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I1_O)        0.045     1.449 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.290     1.739    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I3_O)        0.042     1.781 r  monopulse1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.124     2.905    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.339     4.245 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.245    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.174ns  (logic 5.259ns (34.657%)  route 9.915ns (65.343%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  inst_IF/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  inst_IF/PC_reg[3]/Q
                         net (fo=10, routed)          1.304     7.085    inst_IF/PC_reg_rep[3]
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  inst_IF/InstrIfId[10]_i_1/O
                         net (fo=2, routed)           1.178     8.388    inst_IF/PC_reg[1]_1
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.152     8.540 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=19, routed)          1.818    10.358    inst_IF/p_0_in[0]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.348    10.706 r  inst_IF/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           1.197    11.903    monopulse1/cat_OBUF[6]_inst_i_5_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  monopulse1/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.171    12.197    monopulse1/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124    12.321 r  monopulse1/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.860    13.182    monopulse1/display/digit__27[2]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.152    13.334 r  monopulse1/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.387    16.721    cat_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.779    20.500 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.500    cat[0]
    T10                                                               r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIdEx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.371ns  (logic 6.001ns (41.756%)  route 8.370ns (58.244%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ALUSrcIdEx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ALUSrcIdEx_reg/Q
                         net (fo=32, routed)          1.705     7.549    inst_EX/ALUSrc
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124     7.673 r  inst_EX/minusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     7.673    inst_EX/minusOp_carry__2_i_3_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.313 r  inst_EX/minusOp_carry__2/O[3]
                         net (fo=2, routed)           1.289     9.602    inst_EX/minusOp_carry__2_n_4
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.334     9.936 r  inst_EX/ALUResMemWb[15]_i_1/O
                         net (fo=2, routed)           0.759    10.695    monopulse1/D[15]
    SLICE_X8Y94          LUT6 (Prop_lut6_I3_O)        0.348    11.043 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940    11.983    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835    12.941    monopulse1/display/digit__27[3]
    SLICE_X8Y90          LUT4 (Prop_lut4_I0_O)        0.148    13.089 r  monopulse1/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.843    15.932    cat_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.765    19.697 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.697    cat[5]
    T11                                                               r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIdEx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.308ns  (logic 5.762ns (40.273%)  route 8.546ns (59.727%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ALUSrcIdEx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ALUSrcIdEx_reg/Q
                         net (fo=32, routed)          1.705     7.549    inst_EX/ALUSrc
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124     7.673 r  inst_EX/minusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     7.673    inst_EX/minusOp_carry__2_i_3_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.313 r  inst_EX/minusOp_carry__2/O[3]
                         net (fo=2, routed)           1.289     9.602    inst_EX/minusOp_carry__2_n_4
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.334     9.936 r  inst_EX/ALUResMemWb[15]_i_1/O
                         net (fo=2, routed)           0.759    10.695    monopulse1/D[15]
    SLICE_X8Y94          LUT6 (Prop_lut6_I3_O)        0.348    11.043 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940    11.983    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.117    13.223    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I3_O)        0.124    13.347 r  monopulse1/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.736    16.083    cat_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    19.634 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    19.634    cat[3]
    K13                                                               r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIdEx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.274ns  (logic 5.982ns (41.906%)  route 8.292ns (58.094%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ALUSrcIdEx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ALUSrcIdEx_reg/Q
                         net (fo=32, routed)          1.705     7.549    inst_EX/ALUSrc
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124     7.673 r  inst_EX/minusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     7.673    inst_EX/minusOp_carry__2_i_3_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.313 f  inst_EX/minusOp_carry__2/O[3]
                         net (fo=2, routed)           1.289     9.602    inst_EX/minusOp_carry__2_n_4
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.334     9.936 f  inst_EX/ALUResMemWb[15]_i_1/O
                         net (fo=2, routed)           0.759    10.695    monopulse1/D[15]
    SLICE_X8Y94          LUT6 (Prop_lut6_I3_O)        0.348    11.043 f  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940    11.983    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124    12.107 f  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.117    13.223    monopulse1/display/digit__27[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I2_O)        0.152    13.375 r  monopulse1/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.482    15.858    cat_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.742    19.599 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    19.599    cat[4]
    P15                                                               r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALUSrcIdEx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.989ns  (logic 5.767ns (41.229%)  route 8.221ns (58.771%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    clk_IBUF_BUFG
    SLICE_X2Y89          FDRE                                         r  ALUSrcIdEx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  ALUSrcIdEx_reg/Q
                         net (fo=32, routed)          1.705     7.549    inst_EX/ALUSrc
    SLICE_X7Y93          LUT3 (Prop_lut3_I1_O)        0.124     7.673 r  inst_EX/minusOp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     7.673    inst_EX/minusOp_carry__2_i_3_n_0
    SLICE_X7Y93          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     8.313 r  inst_EX/minusOp_carry__2/O[3]
                         net (fo=2, routed)           1.289     9.602    inst_EX/minusOp_carry__2_n_4
    SLICE_X6Y94          LUT3 (Prop_lut3_I0_O)        0.334     9.936 r  inst_EX/ALUResMemWb[15]_i_1/O
                         net (fo=2, routed)           0.759    10.695    monopulse1/D[15]
    SLICE_X8Y94          LUT6 (Prop_lut6_I3_O)        0.348    11.043 r  monopulse1/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.940    11.983    monopulse1/cat_OBUF[6]_inst_i_18_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I2_O)        0.124    12.107 r  monopulse1/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.835    12.941    monopulse1/display/digit__27[3]
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.124    13.065 r  monopulse1/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.694    15.759    cat_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    19.315 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.315    cat[1]
    R10                                                               r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.777ns  (logic 4.945ns (35.893%)  route 8.832ns (64.107%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  inst_IF/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  inst_IF/PC_reg[3]/Q
                         net (fo=10, routed)          1.304     7.085    inst_IF/PC_reg_rep[3]
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  inst_IF/InstrIfId[10]_i_1/O
                         net (fo=2, routed)           1.178     8.388    inst_IF/PC_reg[1]_1
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.152     8.540 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=19, routed)          1.818    10.358    inst_IF/p_0_in[0]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.348    10.706 r  inst_IF/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           1.197    11.903    monopulse1/cat_OBUF[6]_inst_i_5_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  monopulse1/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.171    12.197    monopulse1/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124    12.321 r  monopulse1/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.860    13.182    monopulse1/display/digit__27[2]
    SLICE_X11Y90         LUT4 (Prop_lut4_I1_O)        0.124    13.306 r  monopulse1/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.304    15.610    cat_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    19.103 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    19.103    cat[2]
    K16                                                               r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.595ns  (logic 4.989ns (36.700%)  route 8.605ns (63.300%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  inst_IF/PC_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  inst_IF/PC_reg[3]/Q
                         net (fo=10, routed)          1.304     7.085    inst_IF/PC_reg_rep[3]
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.209 r  inst_IF/InstrIfId[10]_i_1/O
                         net (fo=2, routed)           1.178     8.388    inst_IF/PC_reg[1]_1
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.152     8.540 r  inst_IF/reg_file_reg_r1_0_7_0_5_i_11/O
                         net (fo=19, routed)          1.818    10.358    inst_IF/p_0_in[0]
    SLICE_X5Y93          LUT6 (Prop_lut6_I4_O)        0.348    10.706 r  inst_IF/cat_OBUF[6]_inst_i_45/O
                         net (fo=1, routed)           1.197    11.903    monopulse1/cat_OBUF[6]_inst_i_5_0
    SLICE_X8Y91          LUT6 (Prop_lut6_I1_O)        0.124    12.027 r  monopulse1/cat_OBUF[6]_inst_i_26/O
                         net (fo=1, routed)           0.171    12.197    monopulse1/cat_OBUF[6]_inst_i_26_n_0
    SLICE_X8Y91          LUT5 (Prop_lut5_I4_O)        0.124    12.321 r  monopulse1/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.869    13.190    monopulse1/display/digit__27[2]
    SLICE_X8Y91          LUT4 (Prop_lut4_I3_O)        0.124    13.314 r  monopulse1/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.069    15.383    cat_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    18.920 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.920    cat[6]
    L18                                                               r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 4.669ns (47.679%)  route 5.123ns (52.321%))
  Logic Levels:           4  (LUT3=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[5]/Q
                         net (fo=10, routed)          0.905     6.749    inst_IF/PC_reg_rep[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.873 r  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=5, routed)           0.858     7.731    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.124     7.855 r  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           1.137     8.992    inst_IF/Instr[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.148     9.140 r  inst_IF/led_OBUF[3]_inst_i_1/O
                         net (fo=17, routed)          2.222    11.363    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.755    15.117 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.117    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.784ns  (logic 4.662ns (47.654%)  route 5.121ns (52.346%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[5]/Q
                         net (fo=10, routed)          0.905     6.749    inst_IF/PC_reg_rep[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.873 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=5, routed)           0.858     7.731    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.124     7.855 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           0.704     8.559    inst_IF/Instr[2]
    SLICE_X2Y88          LUT5 (Prop_lut5_I4_O)        0.117     8.676 r  inst_IF/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.654    11.330    led_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.779    15.109 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.109    led[7]
    U16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.727ns  (logic 4.443ns (45.671%)  route 5.285ns (54.329%))
  Logic Levels:           4  (LUT3=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.723     5.326    inst_IF/clk_IBUF_BUFG
    SLICE_X2Y90          FDRE                                         r  inst_IF/PC_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  inst_IF/PC_reg[5]/Q
                         net (fo=10, routed)          0.905     6.749    inst_IF/PC_reg_rep[5]
    SLICE_X2Y90          LUT6 (Prop_lut6_I1_O)        0.124     6.873 f  inst_IF/led_OBUF[9]_inst_i_2/O
                         net (fo=5, routed)           0.858     7.731    inst_IF/led_OBUF[9]_inst_i_2_n_0
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.124     7.855 f  inst_IF/led_OBUF[7]_inst_i_2/O
                         net (fo=6, routed)           1.153     9.008    inst_IF/Instr[2]
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.124     9.132 r  inst_IF/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           2.368    11.501    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    15.053 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.053    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.229ns  (logic 1.422ns (63.800%)  route 0.807ns (36.200%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  inst_IF/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  inst_IF/PC_reg[7]/Q
                         net (fo=17, routed)          0.255     1.918    inst_IF/PC_reg[7]_0[2]
    SLICE_X3Y90          LUT5 (Prop_lut5_I2_O)        0.045     1.963 r  inst_IF/led_OBUF[1]_inst_i_1/O
                         net (fo=17, routed)          0.552     2.515    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.751 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.751    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.505ns (66.974%)  route 0.742ns (33.026%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  inst_IF/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  inst_IF/PC_reg[6]/Q
                         net (fo=17, routed)          0.313     1.976    inst_IF/PC_reg[7]_0[1]
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.046     2.022 r  inst_IF/led_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           0.429     2.452    led_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.318     3.770 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.770    led[4]
    R18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopulse1/count_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.462ns (64.438%)  route 0.807ns (35.562%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.601     1.520    monopulse1/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  monopulse1/count_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  monopulse1/count_int_reg[15]/Q
                         net (fo=16, routed)          0.260     1.944    monopulse1/sel[1]
    SLICE_X7Y88          LUT2 (Prop_lut2_I0_O)        0.045     1.989 r  monopulse1/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.547     2.536    an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.789 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.789    an[3]
    J14                                                               r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopulse1/count_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.508ns (63.973%)  route 0.849ns (36.027%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.601     1.520    monopulse1/clk_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  monopulse1/count_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 f  monopulse1/count_int_reg[14]/Q
                         net (fo=16, routed)          0.299     1.983    monopulse1/sel[0]
    SLICE_X0Y89          LUT2 (Prop_lut2_I1_O)        0.046     2.029 r  monopulse1/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.550     2.580    an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.298     3.878 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.878    an[1]
    J18                                                               r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.417ns  (logic 1.442ns (59.635%)  route 0.976ns (40.365%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  inst_IF/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_IF/PC_reg[7]/Q
                         net (fo=17, routed)          0.318     1.981    inst_IF/PC_reg[7]_0[2]
    SLICE_X2Y88          LUT5 (Prop_lut5_I1_O)        0.045     2.026 r  inst_IF/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.658     2.684    led_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.940 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.940    led[6]
    U17                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.434ns (58.149%)  route 1.032ns (41.851%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  inst_IF/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  inst_IF/PC_reg[6]/Q
                         net (fo=17, routed)          0.313     1.976    inst_IF/PC_reg[7]_0[1]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.045     2.021 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.719     2.741    led_OBUF[5]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.989 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.989    led[8]
    V16                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.545ns  (logic 1.452ns (57.064%)  route 1.093ns (42.936%))
  Logic Levels:           3  (LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  inst_IF/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  inst_IF/PC_reg[7]/Q
                         net (fo=17, routed)          0.339     2.002    inst_IF/PC_reg[7]_0[2]
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.047 f  inst_IF/led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.156     2.203    inst_IF/Instr[1]
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.045     2.248 r  inst_IF/led_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.598     2.846    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     4.067 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.067    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.508ns (58.829%)  route 1.055ns (41.171%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  inst_IF/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  inst_IF/PC_reg[6]/Q
                         net (fo=17, routed)          0.313     1.976    inst_IF/PC_reg[7]_0[1]
    SLICE_X2Y89          LUT5 (Prop_lut5_I2_O)        0.046     2.022 r  inst_IF/led_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           0.742     2.765    led_OBUF[4]
    T15                  OBUF (Prop_obuf_I_O)         1.321     4.086 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.086    led[9]
    T15                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.586ns  (logic 1.484ns (57.402%)  route 1.101ns (42.598%))
  Logic Levels:           3  (LUT3=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X3Y91          FDRE                                         r  inst_IF/PC_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  inst_IF/PC_reg[7]/Q
                         net (fo=17, routed)          0.339     2.002    inst_IF/PC_reg[7]_0[2]
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.045     2.047 r  inst_IF/led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.162     2.209    inst_IF/Instr[1]
    SLICE_X2Y92          LUT3 (Prop_lut3_I0_O)        0.045     2.254 r  inst_IF/led_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           0.600     2.855    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.108 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.108    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/PC_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.590ns  (logic 1.438ns (55.537%)  route 1.152ns (44.463%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.603     1.522    inst_IF/clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  inst_IF/PC_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  inst_IF/PC_reg[6]/Q
                         net (fo=17, routed)          0.313     1.976    inst_IF/PC_reg[7]_0[1]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.045     2.021 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.839     2.860    led_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     4.112 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.112    led[5]
    V17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            monopulse2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.577ns  (logic 1.486ns (57.662%)  route 1.091ns (42.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.091     2.577    monopulse2/btn_IBUF[0]
    SLICE_X5Y86          FDRE                                         r  monopulse2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.598     5.021    monopulse2/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  monopulse2/Q1_reg/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 1.477ns (60.900%)  route 0.948ns (39.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.948     2.425    monopulse1/btn_IBUF[0]
    SLICE_X3Y85          FDRE                                         r  monopulse1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.600     5.023    monopulse1/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  monopulse1/Q1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            monopulse1/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.602ns  (logic 0.244ns (40.574%)  route 0.358ns (59.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.358     0.602    monopulse1/btn_IBUF[0]
    SLICE_X3Y85          FDRE                                         r  monopulse1/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.872     2.037    monopulse1/clk_IBUF_BUFG
    SLICE_X3Y85          FDRE                                         r  monopulse1/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            monopulse2/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.254ns (37.100%)  route 0.430ns (62.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.430     0.684    monopulse2/btn_IBUF[0]
    SLICE_X5Y86          FDRE                                         r  monopulse2/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.869     2.034    monopulse2/clk_IBUF_BUFG
    SLICE_X5Y86          FDRE                                         r  monopulse2/Q1_reg/C





