// Seed: 700715056
module module_0;
  assign id_1 = 1'b0;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_1 = id_1;
endmodule
module module_1 (
    output wire id_0
);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_0 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_3 (
    input supply1 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply1 id_3
);
  final disable id_5;
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
