[Project]
Current Flow=Multivendor
VCS=0
version=3
Current Config=compile

[Settings]
AccessRead=0
AccessReadWrite=0
AccessACCB=0
AccessACCR=0
AccessReadWriteSLP=0
AccessReadTopLevel=1
DisableC=1
ENABLE_ADV_DATAFLOW=0
FLOW_TYPE=HDL
LANGUAGE=VERILOG
REFRESH_FLOW=1
SYNTH_TOOL={Settings.SYNTH_TOOL}
RUN_MODE_SYNTH=1
IMPL_TOOL={Settings.IMPL_TOOL}
CSYNTH_TOOL=<none>
PHYSSYNTH_TOOL=<none>
FLOWTOOLS=IMPL_WITH_SYNTH
ON_SERVERFARM_SYNTH=0
ON_SERVERFARM_IMPL=0
ON_SERVERFARM_SIM=0
DVM_DISPLAY=NO
VerilogDirsChanged=1
FAMILY={Settings.FAMILY}
SYNTH_STATUS=none
IMPL_STATUS=none
RUN_MODE_IMPL=0


[IMPLEMENTATION]
FLOW_STEPS_RESET=0
UCF={IMPLEMENTATION.UCF}
DEVICE_TECHNOLOGY_MIGRATION_LIST=
FAMILY={IMPLEMENTATION.FAMILY}
DEVICE={IMPLEMENTATION.DEVICE}
SPEED=-5
IS_BAT_MODE=0
BAT_FILE=
NETLIST=
DEF_UCF=2
OLD_FAMILY={IMPLEMENTATION.OLD_FAMILY}
wasChanged_Change_Device_Speed=0
wasChanged_Change_Device_Speed_To=0
wasChanged_Change_Device_Speed_To2=0
Place_And_Route_Mode_old_value=Normal
JOB_DESCRIPTION=ImplementationTask
SERVERFARM_INCLUDE_INPUT_FILES=*.*
SERVERFARM_EXCLUDE_INPUT_FILES=log\*.*
JOB_SFM_RESOURCE=
SYNTH_TOOL_RESET=0

[SYNTHESIS]
DEVICE_SET_FLAG=1
OBSOLETE_ALIASES=1
VIEW_MODE=RTL
TOPLEVEL={SYNTHESIS.TOPLEVEL}
FAMILY={SYNTHESIS.FAMILY}
OLD_FAMILY={SYNTHESIS.OLD_FAMILY}
DEVICE={SYNTHESIS.DEVICE}
SPEED=-5
ADDITIONAL_OPTIONS_ON_STARTUP=
FORCE_GSR=no
OP_COND=Default
FIX_GATED_CLOCKS=3
FIX_GENERATED_CLOCK=3
ADD_SPECIAL_LIBRARY_SOURCES=1
XILINX_92I_COMPATIBLE_MODE=0
USE_NCF_FOR_TIMING_CONSTRAINTS=0
ALTERA_MODELS=on
USE_XILINX_XFLOW=0
INCREMENTAL_FLOW=0
ENCHANCED_OPTIMIZATION=1
PMUXSLICE=1
HARDCOPY_DEVICE_OPTION=1
DOVERILOGHEADER=1
INSERT_IO_PADS=1
DISABLED_RESET=1
HARD_LIMIT_FANOUT=0
MAP_LOGIC=1
PERFORM_CLIQUING=1
SOFT_LCELLS=1
UPDATE_MODELS=0
VER_MODE=0
MODULAR=0
FORCE_RESET_PIN=1
CLOCK_FREQ=1
obtain_max_frequency=1
FANOUT_LIMIT=10000
FANIN_LIMIT=20
OPTIMIZE_PERCENT=0
MAX_TERMS=16
REPORT_PATH=4000
SYNTHESIS.USE_DEF_FANOUT=1
SYNTHESIS.USE_DEF_FANIN=1
SYMBOLIC_FSM=1
FSM_EXPLORER=0
FSM_ENCODE=default
RESOURCE_SHARING=1
RESULT_FORMAT=EDIF
ADD_SYS_LIB=0
CONSTRAINT_PATH=
PROPERTY_PATH=
SIMOUTFORM=2
AUTO_CLOSE_GUI=0
OVERRIDE_EXISTING_PROJECT=1
Retiming=0
Pipeline=1
VERILOG_LANGUAGE={SYNTHESIS.VERILOG_LANGUAGE}
VERILOG_COMPILER_DIRECTIVES=
PHYSICAL_SYNTHESIS=0
USE_TIMEQUEST_TIMING_ANALYZER=0
ENABLE_ADVANCED_LUT_COMBINING=1
COMPILE_WITH_DESIGNWARE_LIBRARY=0
FAST_SYNTHESIS=0
NETLIST_FORMAT=
POWERUP_VALUE_OF_A_REGISTER=0
QUARTUS_VERSION=Quartus II 7.2
PROMOTE_GLOBAL_BUFFER_THRESHOLD=50
NUMBER_OF_CRITICAL_PATHS=
NUMBER_OF_START_END_POINTS=
GENERATE_ISLAND_REPORT=1
PATH_PER_ISLAND=10
GROUP_RANGE=0.5
GLOBAL_RANGE=0.5
ENABLE_NETLIST_OPTIMIZATION=0
FEEDTHROUGH_OPTIMIZATION=0
CONSTANT_PROPAGATION=0
CREATE_LEVEL_HIERARCHY=0
CREATE_MAC_HIERARCHY=1
USE_CLOCK_PERIOD_FOR_UNCONSTRAINED_IO=0
ALLOW_DUPLICATE_MODULES=0
ANNOTATED_PROPERTIES_FOR_ANALYST=1
CONSERVATIVE_REGISTER_OPTIMIZATION=0
WRITE_VERIFICATION_INTERFACE_FORMAT_FILE=1
WRITE_VENDOR_CONSTRAINT_FILE=1
PUSH_TRISTATES=1
SYNTHESIS_ONOFF_IMPLEMENTED_AS_TRANSLATE_ONOFF=0
VHDL_2008=0
VENDOR_COMPATIBLE_MODE=0
DISABLE_SEQUENTIAL_OPTIMIZATIONS=0
HARDCOPY_II_DEVICE=
STRATIX_II_DEVICE=
STRATIX_II_SPEED=
NETLIST_RESTRUCTURE_FILES=
DESIGN_PLANS_FILES=
JOB_DESCRIPTION=SynthesisTask
SERVERFARM_INCLUDE_INPUT_FILES=*.*
SERVERFARM_EXCLUDE_INPUT_FILES=log\*.*:implement\*.*
JOB_SFM_RESOURCE=
LAST_RUN=1297366639

[PHYS_SYNTHESIS]
FAMILY={PHYS_SYNTHESIS.FAMILY}
DEVICE={PHYS_SYNTHESIS.DEVICE}
SPEED=-5

[HierarchyViewer]
SortInfo=u
HierarchyInformation=
ShowHide=ShowTopLevel
Selected=

[Verilog Library]
ovi_xilinxcorelib=
ovi_unisim=

[LocalVerilogSets]
VerilogLanguage=7

[LocalVerilogDirs]
{LocalVerilogDirs}

[Groups]
src=1
script=1
resource=1
TestBench=1

[Files]
{Files}

[Files.Data]
{Files.Data}