$date
	Tue Oct 10 15:19:33 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q3_tb $end
$var wire 4 ! a [3:0] $end
$var reg 1 " clk $end
$var reg 4 # i [3:0] $end
$var reg 1 $ inp $end
$var reg 2 % s [1:0] $end
$scope module u $end
$var wire 1 " clk $end
$var wire 4 & i [3:0] $end
$var wire 1 $ inp $end
$var wire 2 ' s [1:0] $end
$var reg 4 ( a [3:0] $end
$var integer 32 ) k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b1 '
b111 &
b1 %
x$
b111 #
0"
bx !
$end
#20
b1111 !
b1111 (
b0 )
b0 %
b0 '
1$
1"
#40
b1 %
b1 '
b1001 #
b1001 &
0"
#60
b10 !
b10 (
b0 )
b0 %
b0 '
0$
1"
#80
b11 %
b11 '
b1011 #
b1011 &
0"
#100
1"
