<html>
<head>
<link rel="shortcut icon" href="./favicon.ico">
<link rel="stylesheet" type="text/css" href="./style.css">
<meta name="viewport" content="width=device-width, initial-scale=1">
<title>Bit Reducer</title>
</head>
<body>

<p><a href="./Bit_Reducer.v">Source</a></p>

<h1>Boolean Bit Reducer</h1>
<p>This module generalizes the usual 2-input Boolean functions to their
 n-input reductions, which are interesting and useful:</p>
<ul>
<li>Trivially calculate <em>any of these</em> (OR) or <em>all of these</em> (AND) conditions and their negations.</li>
<li>Calculate even/odd parity (XOR/XNOR)</li>
<li>Selectively invert some of the inputs and you can decode any intermediate condition you care to.</li>
</ul>
<p>Beginners can use this module to implement any combinational logic while
 knowing a minimum of Verilog (no always blocks, no blocking/non-blocking
 statements, only wires, etc...).</p>
<p>Experts generally would not use this module. It's far simpler to <a href="./verilog.html#boolean">express
 the desired conditions directly</a> in Verilog.
 However, there are a few reasons to use it:</p>
<ul>
<li>It will keep your derived schematics clean of multiple random little gates, and generally preserve the schematic layout.</li>
<li>If there is a specific meaning to this reduction, you can name the module descriptively.</li>
<li>It will make clear which logic gets moved, in or out of that level of hierarchy, by optimization or retiming post-synthesis.</li>
</ul>
<p>There's no clean way to stop the CAD tools if the <code>OPERATION</code> parameter is
 missing or incorrect. Here, the logic doesn't get generated, which will
 fail pretty fast...</p>
<p>The <code>OPERATION</code> parameter also reveals how strings are implemented in
 Verilog: just a sequence of 8-bit bytes. Thus, if we give <code>OPERATION</code>
 a value of <code>"OR"</code> (16 bits), it must first get compared against <code>"AND"</code> (24
 bits) and <code>"NAND"</code> (32 bits). The Verilator linter throws a width mismatch
 warning at those first two comaprisons, of course. Width warnings are
 important to spot bugs, so to keep them relevant we carefully disable width
 checks only during the parameter tests.</p>

<pre>
`default_nettype none

module Bit_Reducer
#(
    parameter OPERATION     = "",
    parameter INPUT_COUNT   = 0
)
(
    input   wire    [INPUT_COUNT-1:0]   bits_in,
    output  reg                         bit_out
);

    initial begin
        bit_out = 1'b0;
    end

    generate

        // verilator lint_off WIDTH
        if (OPERATION == "AND") begin
        // verilator lint_off WIDTH
            always @(*) begin
                bit_out = &bits_in;
            end
        end
        else
        // verilator lint_off WIDTH
        if (OPERATION == "NAND") begin
        // verilator lint_off WIDTH
            always @(*) begin
                bit_out = ~&bits_in;
            end
        end
        else
        // verilator lint_off WIDTH
        if (OPERATION == "OR") begin
        // verilator lint_off WIDTH
            always @(*) begin
                bit_out = |bits_in;
            end
        end
        else
        // verilator lint_off WIDTH
        if (OPERATION == "NOR") begin
        // verilator lint_off WIDTH
            always @(*) begin
                bit_out = ~|bits_in;
            end
        end
        else
        // verilator lint_off WIDTH
        if (OPERATION == "XOR") begin
        // verilator lint_off WIDTH
            always @(*) begin
                bit_out = ^bits_in;
            end
        end
        else
        // verilator lint_off WIDTH
        if (OPERATION == "XNOR") begin
        // verilator lint_off WIDTH
            always @(*) begin
                bit_out = ~^bits_in;
            end
        end

    endgenerate
endmodule
</pre>

<hr>
<p><a href="./index.html">back to FPGA Design Elements</a>
<center><a href="http://fpgacpu.ca/">fpgacpu.ca</a></center>
</body>
</html>

