verilog xil_defaultlib --include "D:/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/fd26/hdl/verilog" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../project_1.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" \
"../../../bd/design_1/ip/design_1_multiplier_0_0/sim/design_1_multiplier_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/ip/ip_0/sim/bd_f60c_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/bd_0/sim/bd_f60c.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_0/sim/design_1_system_ila_0_0.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
