
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.07    0.35    0.35 ^ _41_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         count3[0] (net)
                  0.07    0.00    0.35 ^ _30_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.02    0.04    0.39 v _30_/Y (sky130_fd_sc_hd__nor2_2)
                                         _06_ (net)
                  0.02    0.00    0.39 v _41_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.39   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.01    0.24   library hold time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.33    0.33 v _42_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         count3[1] (net)
                  0.03    0.00    0.33 v _22_/B (sky130_fd_sc_hd__nand2_2)
     3    0.01    0.05    0.06    0.39 ^ _22_/Y (sky130_fd_sc_hd__nand2_2)
                                         _10_ (net)
                  0.05    0.00    0.39 ^ _32_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.15    0.54 ^ _32_/X (sky130_fd_sc_hd__and3b_2)
                                         _14_ (net)
                  0.04    0.00    0.54 ^ _33_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.61 ^ _33_/X (sky130_fd_sc_hd__buf_1)
                                         _07_ (net)
                  0.04    0.00    0.61 ^ _42_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.61   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  0.38   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     4    0.02    0.04    0.03    2.03 v rst (in)
                                         rst (net)
                  0.04    0.00    2.03 v _26_/A_N (sky130_fd_sc_hd__and2b_2)
     1    0.00    0.03    0.18    2.21 ^ _26_/X (sky130_fd_sc_hd__and2b_2)
                                         _11_ (net)
                  0.03    0.00    2.21 ^ _27_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    2.28 ^ _27_/X (sky130_fd_sc_hd__buf_1)
                                         _04_ (net)
                  0.04    0.00    2.28 ^ _34_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.28   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
     4    0.02    0.04    0.03    2.03 v rst (in)
                                         rst (net)
                  0.04    0.00    2.03 v _28_/A_N (sky130_fd_sc_hd__and2b_2)
     1    0.00    0.03    0.18    2.21 ^ _28_/X (sky130_fd_sc_hd__and2b_2)
                                         _12_ (net)
                  0.03    0.00    2.21 ^ _29_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    2.28 ^ _29_/X (sky130_fd_sc_hd__buf_1)
                                         _05_ (net)
                  0.04    0.00    2.28 ^ _35_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.28   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  2.04   slack (MET)



worst slack corner Typical: 0.1539
