 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : eBike
Version: V-2023.12-SP5
Date   : Fri May  2 01:22:30 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32lvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG1067_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG1068_S5
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  eBike              16000                 saed32lvt_tt0p85v25c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clk_r_REG1067_S4/CLK (DFFARX1_LVT)       0.00       0.00 r
  clk_r_REG1067_S4/QN (DFFARX1_LVT)        0.05       0.05 f
  clk_r_REG1068_S5/D (DFFX1_LVT)           0.01       0.06 f
  data arrival time                                   0.06

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.15       0.15
  clk_r_REG1068_S5/CLK (DFFX1_LVT)         0.00       0.15 r
  library hold time                       -0.01       0.14
  data required time                                  0.14
  -----------------------------------------------------------
  data required time                                  0.14
  data arrival time                                  -0.06
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.08


1
