```verilog
module top_module(
    input a,
    input b,
    input c,
    output out
); 

    assign out = 1;  // The output is always high based on K-map simplification

endmodule
```