Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 15 22:54:29 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BCDTimeClock_timing_summary_routed.rpt -pb BCDTimeClock_timing_summary_routed.pb -rpx BCDTimeClock_timing_summary_routed.rpx -warn_on_violation
| Design       : BCDTimeClock
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (99)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (206)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (99)
-------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: bcd/clk_div/clk_out_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: clock/cd/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (206)
--------------------------------------------------
 There are 206 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  217          inf        0.000                      0                  217           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           217 Endpoints
Min Delay           217 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.278ns  (logic 5.232ns (39.405%)  route 8.046ns (60.595%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=107, routed)         5.108     6.561    bcd/reset_IBUF
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.876     7.560    bcd/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.684 r  bcd/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.063     9.747    seg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.278 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.278    seg[0]
    U7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.092ns  (logic 5.445ns (41.588%)  route 7.647ns (58.412%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=107, routed)         5.108     6.561    bcd/reset_IBUF
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.871     7.555    bcd/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.154     7.709 r  bcd/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.669     9.378    seg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    13.092 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.092    seg[6]
    W7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.057ns  (logic 5.433ns (41.613%)  route 7.623ns (58.387%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=107, routed)         5.108     6.561    bcd/reset_IBUF
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.638     7.322    bcd/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.150     7.472 r  bcd/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.878     9.350    seg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.057 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.057    seg[1]
    V5                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.883ns  (logic 5.230ns (40.596%)  route 7.653ns (59.404%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=107, routed)         5.108     6.561    bcd/reset_IBUF
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.871     7.555    bcd/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.679 r  bcd/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.354    seg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.883 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.883    seg[5]
    W6                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.835ns  (logic 5.221ns (40.675%)  route 7.615ns (59.325%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=107, routed)         5.108     6.561    bcd/reset_IBUF
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.685 f  bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.638     7.322    bcd/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.446 r  bcd/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.869     9.315    seg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.835 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.835    seg[2]
    U5                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.824ns  (logic 5.439ns (42.412%)  route 7.385ns (57.588%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=107, routed)         5.108     6.561    bcd/reset_IBUF
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.470     7.154    bcd/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.119     7.273 r  bcd/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.081    seg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.743    12.824 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.824    seg[4]
    U8                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.528ns  (logic 5.236ns (41.797%)  route 7.292ns (58.203%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  reset_IBUF_inst/O
                         net (fo=107, routed)         5.108     6.561    bcd/reset_IBUF
    SLICE_X64Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  bcd/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.470     7.154    bcd/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.278 r  bcd/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.714     8.993    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.528 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.528    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/FSM_onehot_anode_active_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.587ns  (logic 4.083ns (53.813%)  route 3.504ns (46.187%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  bcd/FSM_onehot_anode_active_reg[4]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bcd/FSM_onehot_anode_active_reg[4]/Q
                         net (fo=9, routed)           1.476     1.932    bcd/FSM_onehot_anode_active_reg_n_0_[4]
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.124     2.056 r  bcd/an_OBUF[0]_inst_i_1/O
                         net (fo=5, routed)           2.028     4.084    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.587 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.587    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/FSM_onehot_anode_active_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.536ns  (logic 4.497ns (59.677%)  route 3.039ns (40.323%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  bcd/FSM_onehot_anode_active_reg[2]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  bcd/FSM_onehot_anode_active_reg[2]/Q
                         net (fo=9, routed)           1.186     1.605    bcd/FSM_onehot_anode_active_reg_n_0_[2]
    SLICE_X64Y25         LUT4 (Prop_lut4_I1_O)        0.324     1.929 r  bcd/an_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           1.853     3.782    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.754     7.536 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.536    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/FSM_onehot_anode_active_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.315ns (58.302%)  route 3.086ns (41.698%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  bcd/FSM_onehot_anode_active_reg[4]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  bcd/FSM_onehot_anode_active_reg[4]/Q
                         net (fo=9, routed)           1.200     1.656    bcd/FSM_onehot_anode_active_reg_n_0_[4]
    SLICE_X64Y25         LUT4 (Prop_lut4_I0_O)        0.153     1.809 r  bcd/an_OBUF[1]_inst_i_1/O
                         net (fo=4, routed)           1.886     3.695    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.706     7.401 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.401    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bcd/FSM_onehot_anode_active_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd/FSM_onehot_anode_active_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.141ns (58.305%)  route 0.101ns (41.695%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  bcd/FSM_onehot_anode_active_reg[1]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bcd/FSM_onehot_anode_active_reg[1]/Q
                         net (fo=9, routed)           0.101     0.242    bcd/FSM_onehot_anode_active_reg_n_0_[1]
    SLICE_X62Y23         FDCE                                         r  bcd/FSM_onehot_anode_active_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/sec_units/counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.128ns (52.611%)  route 0.115ns (47.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE                         0.000     0.000 r  clock/sec_units/counter/count_reg[3]/C
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clock/sec_units/counter/count_reg[3]/Q
                         net (fo=6, routed)           0.115     0.243    clock/out_0[3]
    SLICE_X64Y26         FDCE                                         r  clock/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/FSM_onehot_anode_active_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            bcd/FSM_onehot_anode_active_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.763%)  route 0.120ns (39.237%))
  Logic Levels:           2  (FDPE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDPE                         0.000     0.000 r  bcd/FSM_onehot_anode_active_reg[0]/C
    SLICE_X63Y23         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  bcd/FSM_onehot_anode_active_reg[0]/Q
                         net (fo=10, routed)          0.120     0.261    bcd/FSM_onehot_anode_active_reg_n_0_[0]
    SLICE_X62Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.306 r  bcd/FSM_onehot_anode_active[1]_i_1/O
                         net (fo=1, routed)           0.000     0.306    bcd/FSM_onehot_anode_active[1]_i_1_n_0
    SLICE_X62Y23         FDCE                                         r  bcd/FSM_onehot_anode_active_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/sec_tens/counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock/count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.426%)  route 0.176ns (55.574%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE                         0.000     0.000 r  clock/sec_tens/counter/count_reg[2]/C
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/sec_tens/counter/count_reg[2]/Q
                         net (fo=5, routed)           0.176     0.317    clock/out_4[2]
    SLICE_X62Y25         FDCE                                         r  clock/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/min_tens/counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock/count_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.454%)  route 0.183ns (56.546%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  clock/min_tens/counter/count_reg[0]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/min_tens/counter/count_reg[0]/Q
                         net (fo=4, routed)           0.183     0.324    clock/min_tens_n_0
    SLICE_X64Y25         FDCE                                         r  clock/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/min_units/counter/count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock/count_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.128ns (36.976%)  route 0.218ns (63.024%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  clock/min_units/counter/count_reg[3]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  clock/min_units/counter/count_reg[3]/Q
                         net (fo=4, routed)           0.218     0.346    clock/out_7[3]
    SLICE_X64Y26         FDCE                                         r  clock/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd/FSM_onehot_anode_active_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bcd/FSM_onehot_anode_active_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.227ns (63.172%)  route 0.132ns (36.828%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE                         0.000     0.000 r  bcd/FSM_onehot_anode_active_reg[2]/C
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  bcd/FSM_onehot_anode_active_reg[2]/Q
                         net (fo=9, routed)           0.077     0.205    bcd/FSM_onehot_anode_active_reg_n_0_[2]
    SLICE_X62Y23         LUT5 (Prop_lut5_I4_O)        0.099     0.304 r  bcd/FSM_onehot_anode_active[4]_i_1/O
                         net (fo=5, routed)           0.056     0.359    bcd/FSM_onehot_anode_active[4]_i_1_n_0
    SLICE_X63Y23         FDPE                                         r  bcd/FSM_onehot_anode_active_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/min_units/counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock/min_units/counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  clock/min_units/counter/count_reg[0]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/min_units/counter/count_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    clock/min_units/counter/Q[0]
    SLICE_X63Y24         LUT3 (Prop_lut3_I2_O)        0.042     0.362 r  clock/min_units/counter/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.362    clock/min_units/counter/count[2]_i_1__0_n_0
    SLICE_X63Y24         FDCE                                         r  clock/min_units/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/min_tens/counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock/min_tens/counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.183ns (50.090%)  route 0.182ns (49.910%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDCE                         0.000     0.000 r  clock/min_tens/counter/count_reg[0]/C
    SLICE_X63Y25         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  clock/min_tens/counter/count_reg[0]/Q
                         net (fo=4, routed)           0.182     0.323    clock/min_tens/counter/count_reg[0]_0
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.042     0.365 r  clock/min_tens/counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.365    clock/min_tens/counter/count[2]_i_1_n_0
    SLICE_X63Y25         FDCE                                         r  clock/min_tens/counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock/min_units/counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            clock/min_units/counter/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDCE                         0.000     0.000 r  clock/min_units/counter/count_reg[0]/C
    SLICE_X63Y24         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clock/min_units/counter/count_reg[0]/Q
                         net (fo=6, routed)           0.179     0.320    clock/min_units/counter/Q[0]
    SLICE_X63Y24         LUT1 (Prop_lut1_I0_O)        0.045     0.365 r  clock/min_units/counter/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    clock/min_units/counter/count[0]_i_1__0_n_0
    SLICE_X63Y24         FDCE                                         r  clock/min_units/counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------





