#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000a2ceb0 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c57a20_0 .net/s "A_O", 31 0, L_0000000000c61cd0;  1 drivers
v0000000000c58920_0 .var "Address", 31 0;
v0000000000c57ac0_0 .net "C_U_out", 8 0, L_0000000000c641b0;  1 drivers
v0000000000c58d80_0 .net "Carry", 0 0, v0000000000c58880_0;  1 drivers
v0000000000c57b60_0 .net "DO", 31 0, v0000000000c4da70_0;  1 drivers
v0000000000c582e0_0 .net "DO_CU", 31 0, v0000000000c47cc0_0;  1 drivers
v0000000000c56620_0 .net "Data_RAM_Out", 31 0, v0000000000c4b4c0_0;  1 drivers
v0000000000c568a0_0 .net "EX_ALU_OP", 3 0, v0000000000bb0840_0;  1 drivers
v0000000000c56c60_0 .net "EX_Bit11_0", 31 0, v0000000000bb0980_0;  1 drivers
v0000000000c569e0_0 .net "EX_Bit15_12", 3 0, v0000000000bb0fc0_0;  1 drivers
v0000000000c56a80_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000bae0e0;  1 drivers
v0000000000c56d00_0 .net "EX_RF_Enable", 0 0, v0000000000bb00c0_0;  1 drivers
v0000000000c56e40_0 .net "EX_S_M", 0 0, v0000000000c48120_0;  1 drivers
v0000000000c57d40_0 .net "EX_Shift_imm", 0 0, v0000000000bb11a0_0;  1 drivers
v0000000000c57160_0 .net "EX_addresing_modes", 7 0, v0000000000bb0160_0;  1 drivers
v0000000000c56ee0_0 .net "EX_load_instr", 0 0, v0000000000bb0480_0;  1 drivers
v0000000000c57de0_0 .net "EX_mem_read_write", 0 0, v0000000000bb12e0_0;  1 drivers
v0000000000c58380_0 .net "EX_mem_size", 0 0, v0000000000bb1380_0;  1 drivers
v0000000000c57e80_0 .net "ID_B_instr", 0 0, L_0000000000baf3b0;  1 drivers
v0000000000c572a0_0 .net "ID_Bit15_12", 3 0, v0000000000c46960_0;  1 drivers
v0000000000c56f80_0 .net "ID_Bit19_16", 3 0, v0000000000c46b40_0;  1 drivers
v0000000000c57f20_0 .net "ID_Bit23_0", 23 0, v0000000000c47e00_0;  1 drivers
v0000000000c57340_0 .net "ID_Bit31_28", 3 0, v0000000000c48080_0;  1 drivers
v0000000000c58240_0 .net "ID_Bit3_0", 3 0, v0000000000c470e0_0;  1 drivers
v0000000000c57fc0_0 .net "ID_CU", 9 0, v0000000000c4c320_0;  1 drivers
o0000000000bfb068 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c58060_0 .net "ID_addresing_modes", 7 0, o0000000000bfb068;  0 drivers
v0000000000c584c0_0 .net "IF_ID_Load", 0 0, v0000000000c4bc40_0;  1 drivers
v0000000000c58560_0 .net "MEM_A_O", 31 0, v0000000000bc2a20_0;  1 drivers
v0000000000c58740_0 .net "MEM_Bit15_12", 3 0, v0000000000bc2ac0_0;  1 drivers
v0000000000c587e0_0 .net "MEM_MUX3", 31 0, v0000000000bb0e80_0;  1 drivers
v0000000000c59be0_0 .net "MEM_RF_Enable", 0 0, v0000000000bb0a20_0;  1 drivers
v0000000000c59d20_0 .net "MEM_load_instr", 0 0, v0000000000bb1560_0;  1 drivers
v0000000000c5a220_0 .net "MEM_mem_read_write", 0 0, v0000000000bb1e20_0;  1 drivers
v0000000000c59a00_0 .net "MEM_mem_size", 0 0, v0000000000bb0f20_0;  1 drivers
v0000000000c59780_0 .net "MUX1_signal", 1 0, v0000000000c4ac00_0;  1 drivers
v0000000000c59fa0_0 .net "MUX2_signal", 1 0, v0000000000c4c140_0;  1 drivers
v0000000000c5a2c0_0 .net "MUX3_signal", 1 0, v0000000000c4ae80_0;  1 drivers
v0000000000c5a040_0 .net "MUXControlUnit_signal", 0 0, v0000000000c4c1e0_0;  1 drivers
v0000000000c590a0_0 .net/s "M_O", 31 0, L_0000000000bae540;  1 drivers
v0000000000c58ec0_0 .net "Next_PC", 31 0, v0000000000c47ea0_0;  1 drivers
v0000000000c595a0_0 .net "PA", 31 0, v0000000000c535b0_0;  1 drivers
v0000000000c58e20_0 .net "PB", 31 0, v0000000000c54cd0_0;  1 drivers
v0000000000c58f60_0 .net "PC4", 31 0, L_0000000000c632b0;  1 drivers
v0000000000c5a4a0_0 .net "PCIN", 31 0, L_0000000000bae930;  1 drivers
v0000000000c59e60_0 .net "PCO", 31 0, L_0000000000bae4d0;  1 drivers
v0000000000c59aa0_0 .net "PC_RF_ld", 0 0, v0000000000c4be20_0;  1 drivers
v0000000000c59640_0 .net "PD", 31 0, v0000000000c55130_0;  1 drivers
v0000000000c593c0_0 .net/s "PW", 31 0, L_0000000000baf030;  1 drivers
v0000000000c59c80_0 .var "Reset", 0 0;
v0000000000c5a360_0 .net "S", 0 0, L_0000000000bae770;  1 drivers
v0000000000c59960_0 .net "SEx4_out", 31 0, v0000000000c58600_0;  1 drivers
v0000000000c5a400_0 .net "SSE_out", 31 0, v0000000000c58c40_0;  1 drivers
v0000000000c596e0_0 .net "S_M", 0 0, L_0000000000bae000;  1 drivers
v0000000000c59dc0_0 .net "TA", 31 0, L_0000000000c638f0;  1 drivers
v0000000000c59000_0 .net "WB_A_O", 31 0, v0000000000c47360_0;  1 drivers
v0000000000c59f00_0 .net "WB_Bit15_12", 3 0, v0000000000c483a0_0;  1 drivers
v0000000000c59820_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c47400_0;  1 drivers
v0000000000c59140_0 .net "WB_RF_Enable", 0 0, v0000000000c47220_0;  1 drivers
v0000000000c591e0_0 .net "WB_load_instr", 0 0, v0000000000c47540_0;  1 drivers
v0000000000c59b40_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000c59280_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000c5a0e0_0 .net "asserted", 0 0, L_0000000000bae460;  1 drivers
v0000000000c5a180_0 .net "bl", 0 0, L_0000000000badf90;  1 drivers
v0000000000c59460_0 .net "cc_alu_1", 3 0, L_0000000000c64070;  1 drivers
v0000000000c59320_0 .net "cc_alu_2", 3 0, L_0000000000c637b0;  1 drivers
v0000000000c59500_0 .net "cc_main_alu_out", 3 0, L_0000000000c60f10;  1 drivers
v0000000000c598c0_0 .net "cc_out", 3 0, v0000000000c465a0_0;  1 drivers
v0000000000c63c10_0 .net "choose_ta_r_nop", 0 0, v0000000000bc39c0_0;  1 drivers
v0000000000c63b70_0 .var "clk", 0 0;
v0000000000c63990_0 .var/i "code", 31 0;
v0000000000c63530_0 .var "data", 31 0;
v0000000000c63f30_0 .net "ex_bl", 0 0, v0000000000bb07a0_0;  1 drivers
v0000000000c63a30_0 .var/i "file", 31 0;
v0000000000c63170_0 .net "mem_bl", 0 0, v0000000000bc2980_0;  1 drivers
v0000000000c635d0_0 .net "mux_out_1", 31 0, L_0000000000baef50;  1 drivers
v0000000000c63ad0_0 .net "mux_out_1_A", 31 0, v0000000000c46c80_0;  1 drivers
v0000000000c63d50_0 .net "mux_out_2", 31 0, L_0000000000bae700;  1 drivers
v0000000000c62ef0_0 .net "mux_out_2_B", 31 0, v0000000000c46d20_0;  1 drivers
v0000000000c633f0_0 .net "mux_out_3", 31 0, L_0000000000bae070;  1 drivers
v0000000000c62f90_0 .net "mux_out_3_C", 31 0, v0000000000c46fa0_0;  1 drivers
v0000000000c63cb0_0 .net "wb_bl", 0 0, v0000000000c46e60_0;  1 drivers
L_0000000000c61ff0 .part v0000000000c4c320_0, 6, 1;
S_0000000000a2d040 .scope module, "Cond_Is_Assert" "Cond_Is_Asserted" 2 205, 3 224 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000bae460 .functor BUFZ 1, v0000000000bc2fc0_0, C4<0>, C4<0>, C4<0>;
v0000000000bc40a0_0 .net "asserted", 0 0, L_0000000000bae460;  alias, 1 drivers
v0000000000bc2fc0_0 .var "assrt", 0 0;
v0000000000bc2700_0 .var/i "c", 31 0;
v0000000000bc3740_0 .net "cc_in", 3 0, v0000000000c465a0_0;  alias, 1 drivers
v0000000000bc3060_0 .net "instr_condition", 3 0, v0000000000c48080_0;  alias, 1 drivers
v0000000000bc3880_0 .var/i "n", 31 0;
v0000000000bc3100_0 .var/i "v", 31 0;
v0000000000bc22a0_0 .var/i "z", 31 0;
E_0000000000b92120/0 .event edge, v0000000000bc3740_0, v0000000000bc3060_0, v0000000000bc22a0_0, v0000000000bc2700_0;
E_0000000000b92120/1 .event edge, v0000000000bc3880_0, v0000000000bc3100_0;
E_0000000000b92120 .event/or E_0000000000b92120/0, E_0000000000b92120/1;
S_0000000000a2d1d0 .scope module, "Condition_Hand" "Condition_Handler" 2 208, 3 381 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000bc2ca0_0 .net "asserted", 0 0, L_0000000000bae460;  alias, 1 drivers
v0000000000bc3240_0 .net "b_instr", 0 0, L_0000000000baf3b0;  alias, 1 drivers
v0000000000bc39c0_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b92460 .event edge, v0000000000bc40a0_0, v0000000000bc3240_0;
S_00000000009f7520 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 212, 3 521 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000bc34c0_0 .net "A_O", 31 0, L_0000000000c61cd0;  alias, 1 drivers
v0000000000bc3a60_0 .net "EXBL", 0 0, v0000000000bb07a0_0;  alias, 1 drivers
v0000000000bc3ba0_0 .net "EX_Bit15_12", 3 0, v0000000000bb0fc0_0;  alias, 1 drivers
v0000000000bc23e0_0 .net "EX_RF_instr", 0 0, v0000000000bb00c0_0;  alias, 1 drivers
v0000000000bc2c00_0 .net "EX_load_instr", 0 0, v0000000000bb0480_0;  alias, 1 drivers
v0000000000bc2840_0 .net "EX_mem_read_write", 0 0, v0000000000bb12e0_0;  alias, 1 drivers
v0000000000bc28e0_0 .net "EX_mem_size", 0 0, v0000000000bb1380_0;  alias, 1 drivers
v0000000000bc2980_0 .var "MEMBL", 0 0;
v0000000000bc2a20_0 .var "MEM_A_O", 31 0;
v0000000000bc2ac0_0 .var "MEM_Bit15_12", 3 0;
v0000000000bb0e80_0 .var "MEM_MUX3", 31 0;
v0000000000bb0a20_0 .var "MEM_RF_Enable", 0 0;
v0000000000bb1560_0 .var "MEM_load_instr", 0 0;
v0000000000bb1e20_0 .var "MEM_mem_read_write", 0 0;
v0000000000bb0f20_0 .var "MEM_mem_size", 0 0;
v0000000000bb17e0_0 .net "Reset", 0 0, v0000000000c59c80_0;  1 drivers
v0000000000bb0020_0 .net "cc_main_alu_out", 3 0, L_0000000000c60f10;  alias, 1 drivers
v0000000000bb02a0_0 .net "clk", 0 0, v0000000000c63b70_0;  1 drivers
v0000000000bb1240_0 .net "mux_out_3_C", 31 0, v0000000000c46fa0_0;  alias, 1 drivers
E_0000000000b927e0 .event posedge, v0000000000bb17e0_0, v0000000000bb02a0_0;
S_00000000009f76b0 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 187, 3 453 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /OUTPUT 1 "EXBL";
    .port_info 13 /OUTPUT 1 "ex_S_M";
    .port_info 14 /INPUT 32 "mux_out_1";
    .port_info 15 /INPUT 32 "mux_out_2";
    .port_info 16 /INPUT 32 "mux_out_3";
    .port_info 17 /INPUT 4 "ID_Bit15_12";
    .port_info 18 /INPUT 10 "ID_CU";
    .port_info 19 /INPUT 32 "ID_Bit11_0";
    .port_info 20 /INPUT 8 "ID_addresing_modes";
    .port_info 21 /INPUT 1 "clk";
    .port_info 22 /INPUT 1 "Reset";
    .port_info 23 /INPUT 1 "s_M";
v0000000000bb07a0_0 .var "EXBL", 0 0;
v0000000000bb0840_0 .var "EX_ALU_OP", 3 0;
v0000000000bb0980_0 .var "EX_Bit11_0", 31 0;
v0000000000bb0fc0_0 .var "EX_Bit15_12", 3 0;
v0000000000bb00c0_0 .var "EX_RF_instr", 0 0;
v0000000000bb11a0_0 .var "EX_Shift_imm", 0 0;
v0000000000bb0160_0 .var "EX_addresing_modes", 7 0;
v0000000000bb0480_0 .var "EX_load_instr", 0 0;
v0000000000bb12e0_0 .var "EX_mem_read_write", 0 0;
v0000000000bb1380_0 .var "EX_mem_size", 0 0;
v0000000000bb1880_0 .net "ID_Bit11_0", 31 0, v0000000000c47cc0_0;  alias, 1 drivers
v0000000000bb1420_0 .net "ID_Bit15_12", 3 0, v0000000000c46960_0;  alias, 1 drivers
v0000000000a31760_0 .net "ID_CU", 9 0, v0000000000c4c320_0;  alias, 1 drivers
v0000000000a30cc0_0 .net "ID_addresing_modes", 7 0, o0000000000bfb068;  alias, 0 drivers
v0000000000a30f40_0 .net "Reset", 0 0, v0000000000c59c80_0;  alias, 1 drivers
v0000000000bc2d40_0 .net "clk", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c48120_0 .var "ex_S_M", 0 0;
v0000000000c47720_0 .net "mux_out_1", 31 0, L_0000000000baef50;  alias, 1 drivers
v0000000000c46c80_0 .var "mux_out_1_A", 31 0;
v0000000000c47fe0_0 .net "mux_out_2", 31 0, L_0000000000bae700;  alias, 1 drivers
v0000000000c46d20_0 .var "mux_out_2_B", 31 0;
v0000000000c472c0_0 .net "mux_out_3", 31 0, L_0000000000bae070;  alias, 1 drivers
v0000000000c46fa0_0 .var "mux_out_3_C", 31 0;
v0000000000c474a0_0 .net "s_M", 0 0, L_0000000000bae000;  alias, 1 drivers
S_00000000009fa190 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 125, 3 394 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c47d60_0 .net "DataOut", 31 0, v0000000000c4da70_0;  alias, 1 drivers
v0000000000c47040_0 .net "Hazard_Unit_Ld", 0 0, v0000000000c4bc40_0;  alias, 1 drivers
v0000000000c46960_0 .var "ID_Bit15_12", 3 0;
v0000000000c46b40_0 .var "ID_Bit19_16", 3 0;
v0000000000c47e00_0 .var "ID_Bit23_0", 23 0;
v0000000000c47cc0_0 .var "ID_Bit31_0", 31 0;
v0000000000c48080_0 .var "ID_Bit31_28", 3 0;
v0000000000c470e0_0 .var "ID_Bit3_0", 3 0;
v0000000000c47ea0_0 .var "ID_Next_PC", 31 0;
v0000000000c46be0_0 .net "PC4", 31 0, L_0000000000c632b0;  alias, 1 drivers
v0000000000c47f40_0 .net "Reset", 0 0, v0000000000c59c80_0;  alias, 1 drivers
v0000000000c46dc0_0 .net "asserted", 0 0, L_0000000000bae460;  alias, 1 drivers
v0000000000c481c0_0 .net "choose_ta_r_nop", 0 0, v0000000000bc39c0_0;  alias, 1 drivers
v0000000000c48260_0 .net "clk", 0 0, v0000000000c63b70_0;  alias, 1 drivers
S_00000000009fa320 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 224, 3 558 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000c47180_0 .net "MEMBL", 0 0, v0000000000bc2980_0;  alias, 1 drivers
v0000000000c48300_0 .net "MEM_RF_Enable", 0 0, v0000000000bb0a20_0;  alias, 1 drivers
v0000000000c477c0_0 .net "MEM_load_instr", 0 0, v0000000000bb1560_0;  alias, 1 drivers
v0000000000c46820_0 .net "Reset", 0 0, v0000000000c59c80_0;  alias, 1 drivers
v0000000000c46e60_0 .var "WBBL", 0 0;
v0000000000c47220_0 .var "WB_RF_Enable", 0 0;
v0000000000c47540_0 .var "WB_load_instr", 0 0;
v0000000000c47860_0 .net "alu_out", 31 0, v0000000000bc2a20_0;  alias, 1 drivers
v0000000000c47b80_0 .net "bit15_12", 3 0, v0000000000bc2ac0_0;  alias, 1 drivers
v0000000000c47900_0 .net "clk", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c46f00_0 .net "data_r_out", 31 0, v0000000000c4b4c0_0;  alias, 1 drivers
v0000000000c47360_0 .var "wb_alu_out", 31 0;
v0000000000c483a0_0 .var "wb_bit15_12", 3 0;
v0000000000c47400_0 .var "wb_data_r_out", 31 0;
S_00000000009f7b00 .scope module, "Status_register" "Status_register" 2 140, 3 203 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000c475e0_0 .net "Reset", 0 0, v0000000000c59c80_0;  alias, 1 drivers
v0000000000c48440_0 .net "S", 0 0, v0000000000c48120_0;  alias, 1 drivers
v0000000000c47680_0 .net "cc_in", 3 0, L_0000000000c60f10;  alias, 1 drivers
v0000000000c465a0_0 .var "cc_out", 3 0;
v0000000000c479a0_0 .net "clk", 0 0, v0000000000c63b70_0;  alias, 1 drivers
E_0000000000b930a0 .event negedge, v0000000000bb02a0_0;
S_00000000009f7c90 .scope module, "alu_1" "alu" 2 115, 3 1273 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c47a40_0 .net "A", 31 0, L_0000000000bae4d0;  alias, 1 drivers
v0000000000c466e0_0 .net "Alu_Out", 3 0, L_0000000000c64070;  alias, 1 drivers
L_0000000000c64608 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c46640_0 .net "B", 31 0, L_0000000000c64608;  1 drivers
L_0000000000c64698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c47ae0_0 .net "Cin", 0 0, L_0000000000c64698;  1 drivers
L_0000000000c64650 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c46780_0 .net "OPS", 3 0, L_0000000000c64650;  1 drivers
v0000000000c468c0_0 .var "OPS_result", 32 0;
v0000000000c46a00_0 .net/s "S", 31 0, L_0000000000c632b0;  alias, 1 drivers
v0000000000c47c20_0 .net *"_ivl_11", 0 0, L_0000000000c63670;  1 drivers
v0000000000c46aa0_0 .net *"_ivl_16", 0 0, L_0000000000c64390;  1 drivers
v0000000000c497d0_0 .net *"_ivl_3", 0 0, L_0000000000c63210;  1 drivers
v0000000000c49f50_0 .net *"_ivl_7", 0 0, L_0000000000c630d0;  1 drivers
v0000000000c48c90_0 .var/i "ol", 31 0;
v0000000000c49730_0 .var/i "tc", 31 0;
v0000000000c48a10_0 .var/i "tn", 31 0;
v0000000000c49230_0 .var/i "tv", 31 0;
v0000000000c49870_0 .var/i "tz", 31 0;
E_0000000000b92a60/0 .event edge, v0000000000c46780_0, v0000000000c47a40_0, v0000000000c46640_0, v0000000000c47ae0_0;
E_0000000000b92a60/1 .event edge, v0000000000c468c0_0, v0000000000c48c90_0;
E_0000000000b92a60 .event/or E_0000000000b92a60/0, E_0000000000b92a60/1;
L_0000000000c63210 .part v0000000000c48a10_0, 0, 1;
L_0000000000c630d0 .part v0000000000c49870_0, 0, 1;
L_0000000000c63670 .part v0000000000c49730_0, 0, 1;
L_0000000000c64070 .concat8 [ 1 1 1 1], L_0000000000c64390, L_0000000000c63670, L_0000000000c630d0, L_0000000000c63210;
L_0000000000c64390 .part v0000000000c49230_0, 0, 1;
L_0000000000c632b0 .part v0000000000c468c0_0, 0, 32;
S_00000000009f7e20 .scope module, "alu_2" "alu" 2 148, 3 1273 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c49c30_0 .net "A", 31 0, v0000000000c58600_0;  alias, 1 drivers
v0000000000c49e10_0 .net "Alu_Out", 3 0, L_0000000000c637b0;  alias, 1 drivers
v0000000000c49cd0_0 .net "B", 31 0, v0000000000c47ea0_0;  alias, 1 drivers
L_0000000000c64728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c49eb0_0 .net "Cin", 0 0, L_0000000000c64728;  1 drivers
L_0000000000c646e0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c48fb0_0 .net "OPS", 3 0, L_0000000000c646e0;  1 drivers
v0000000000c49050_0 .var "OPS_result", 32 0;
v0000000000c48b50_0 .net/s "S", 31 0, L_0000000000c638f0;  alias, 1 drivers
v0000000000c49ff0_0 .net *"_ivl_11", 0 0, L_0000000000c64250;  1 drivers
v0000000000c490f0_0 .net *"_ivl_16", 0 0, L_0000000000c63850;  1 drivers
v0000000000c4a090_0 .net *"_ivl_3", 0 0, L_0000000000c63350;  1 drivers
v0000000000c4a130_0 .net *"_ivl_7", 0 0, L_0000000000c63710;  1 drivers
v0000000000c49b90_0 .var/i "ol", 31 0;
v0000000000c49190_0 .var/i "tc", 31 0;
v0000000000c4a3b0_0 .var/i "tn", 31 0;
v0000000000c4a1d0_0 .var/i "tv", 31 0;
v0000000000c492d0_0 .var/i "tz", 31 0;
E_0000000000b93120/0 .event edge, v0000000000c48fb0_0, v0000000000c49c30_0, v0000000000c47ea0_0, v0000000000c49eb0_0;
E_0000000000b93120/1 .event edge, v0000000000c49050_0, v0000000000c49b90_0;
E_0000000000b93120 .event/or E_0000000000b93120/0, E_0000000000b93120/1;
L_0000000000c63350 .part v0000000000c4a3b0_0, 0, 1;
L_0000000000c63710 .part v0000000000c492d0_0, 0, 1;
L_0000000000c64250 .part v0000000000c49190_0, 0, 1;
L_0000000000c637b0 .concat8 [ 1 1 1 1], L_0000000000c63850, L_0000000000c64250, L_0000000000c63710, L_0000000000c63350;
L_0000000000c63850 .part v0000000000c4a1d0_0, 0, 1;
L_0000000000c638f0 .part v0000000000c49050_0, 0, 32;
S_00000000009ed640 .scope module, "alu_main" "alu" 2 196, 3 1273 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c48d30_0 .net "A", 31 0, v0000000000c46c80_0;  alias, 1 drivers
v0000000000c49d70_0 .net "Alu_Out", 3 0, L_0000000000c60f10;  alias, 1 drivers
v0000000000c49910_0 .net "B", 31 0, L_0000000000bae0e0;  alias, 1 drivers
v0000000000c48bf0_0 .net "Cin", 0 0, v0000000000c58880_0;  alias, 1 drivers
v0000000000c4a270_0 .net "OPS", 3 0, v0000000000bb0840_0;  alias, 1 drivers
v0000000000c48e70_0 .var "OPS_result", 32 0;
v0000000000c4a310_0 .net/s "S", 31 0, L_0000000000c61cd0;  alias, 1 drivers
v0000000000c499b0_0 .net *"_ivl_11", 0 0, L_0000000000c61370;  1 drivers
v0000000000c48650_0 .net *"_ivl_16", 0 0, L_0000000000c61410;  1 drivers
v0000000000c49690_0 .net *"_ivl_3", 0 0, L_0000000000c60a10;  1 drivers
v0000000000c488d0_0 .net *"_ivl_7", 0 0, L_0000000000c60e70;  1 drivers
v0000000000c486f0_0 .var/i "ol", 31 0;
v0000000000c49370_0 .var/i "tc", 31 0;
v0000000000c48dd0_0 .var/i "tn", 31 0;
v0000000000c49410_0 .var/i "tv", 31 0;
v0000000000c49a50_0 .var/i "tz", 31 0;
E_0000000000b93a20/0 .event edge, v0000000000bb0840_0, v0000000000c46c80_0, v0000000000c49910_0, v0000000000c48bf0_0;
E_0000000000b93a20/1 .event edge, v0000000000c48e70_0, v0000000000c486f0_0;
E_0000000000b93a20 .event/or E_0000000000b93a20/0, E_0000000000b93a20/1;
L_0000000000c60a10 .part v0000000000c48dd0_0, 0, 1;
L_0000000000c60e70 .part v0000000000c49a50_0, 0, 1;
L_0000000000c61370 .part v0000000000c49370_0, 0, 1;
L_0000000000c60f10 .concat8 [ 1 1 1 1], L_0000000000c61410, L_0000000000c61370, L_0000000000c60e70, L_0000000000c60a10;
L_0000000000c61410 .part v0000000000c49410_0, 0, 1;
L_0000000000c61cd0 .part v0000000000c48e70_0, 0, 32;
S_00000000009ed7d0 .scope module, "control_unit1" "control_unit" 2 133, 3 7 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000baf3b0 .functor BUFZ 1, v0000000000c4aca0_0, C4<0>, C4<0>, C4<0>;
L_0000000000badf90 .functor BUFZ 1, v0000000000c4ad40_0, C4<0>, C4<0>, C4<0>;
L_0000000000bae770 .functor BUFZ 1, v0000000000c4afc0_0, C4<0>, C4<0>, C4<0>;
v0000000000c4a450_0 .net "A", 31 0, v0000000000c47cc0_0;  alias, 1 drivers
v0000000000c48790_0 .net "BL", 0 0, L_0000000000badf90;  alias, 1 drivers
v0000000000c494b0_0 .net "C_U_out", 8 0, L_0000000000c641b0;  alias, 1 drivers
v0000000000c485b0_0 .net "ID_B_instr", 0 0, L_0000000000baf3b0;  alias, 1 drivers
v0000000000c48830_0 .net "Reset", 0 0, v0000000000c59c80_0;  alias, 1 drivers
v0000000000c49af0_0 .net "S", 0 0, L_0000000000bae770;  alias, 1 drivers
v0000000000c49550_0 .net *"_ivl_11", 0 0, v0000000000c4b1a0_0;  1 drivers
v0000000000c495f0_0 .net *"_ivl_17", 3 0, v0000000000c4b6a0_0;  1 drivers
v0000000000c48970_0 .net *"_ivl_21", 0 0, v0000000000c4b380_0;  1 drivers
v0000000000c48ab0_0 .net *"_ivl_26", 0 0, v0000000000c4b240_0;  1 drivers
v0000000000c48f10_0 .net *"_ivl_3", 0 0, v0000000000c4ab60_0;  1 drivers
v0000000000c4b600_0 .net *"_ivl_7", 0 0, v0000000000c4b2e0_0;  1 drivers
v0000000000c4b6a0_0 .var "alu_op", 3 0;
v0000000000c4bf60_0 .net "asserted", 0 0, L_0000000000bae460;  alias, 1 drivers
v0000000000c4ad40_0 .var "b_bl", 0 0;
v0000000000c4aca0_0 .var "b_instr", 0 0;
v0000000000c4afc0_0 .var "change", 0 0;
v0000000000c4b100_0 .net "clk", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c4a980_0 .var "instr", 2 0;
v0000000000c4b1a0_0 .var "l_instr", 0 0;
v0000000000c4b380_0 .var "m_rw", 0 0;
v0000000000c4b240_0 .var "m_size", 0 0;
v0000000000c4b9c0_0 .var "r_sr_off", 0 0;
v0000000000c4b2e0_0 .var "rf_instr", 0 0;
v0000000000c4ab60_0 .var "s_imm", 0 0;
E_0000000000b930e0/0 .event edge, v0000000000bb17e0_0, v0000000000bb1880_0, v0000000000c4a980_0, v0000000000c4b1a0_0;
E_0000000000b930e0/1 .event edge, v0000000000c4ad40_0;
E_0000000000b930e0 .event/or E_0000000000b930e0/0, E_0000000000b930e0/1;
LS_0000000000c641b0_0_0 .concat8 [ 1 1 4 1], v0000000000c4b2e0_0, v0000000000c4b1a0_0, v0000000000c4b6a0_0, v0000000000c4ab60_0;
LS_0000000000c641b0_0_4 .concat8 [ 1 1 0 0], v0000000000c4b380_0, v0000000000c4b240_0;
L_0000000000c641b0 .concat8 [ 7 2 0 0], LS_0000000000c641b0_0_0, LS_0000000000c641b0_0_4;
S_00000000009ed960 .scope module, "data_ram" "data_ram256x8" 2 216, 3 620 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c4b560_0 .net "Address", 31 0, v0000000000bc2a20_0;  alias, 1 drivers
v0000000000c4c3c0_0 .net "DataIn", 31 0, v0000000000bb0e80_0;  alias, 1 drivers
v0000000000c4b4c0_0 .var "DataOut", 31 0;
v0000000000c4b060 .array "Mem", 255 0, 7 0;
v0000000000c4bce0_0 .net "ReadWrite", 0 0, v0000000000bb1e20_0;  alias, 1 drivers
v0000000000c4b420_0 .net "Size", 0 0, v0000000000bb0f20_0;  alias, 1 drivers
E_0000000000b935a0/0 .event edge, v0000000000bb0f20_0, v0000000000bb0e80_0, v0000000000bc2a20_0, v0000000000bb1e20_0;
E_0000000000b935a0/1 .event edge, v0000000000c46f00_0;
E_0000000000b935a0 .event/or E_0000000000b935a0/0, E_0000000000b935a0/1;
S_0000000000a08420 .scope module, "h_u" "hazard_unit" 2 238, 3 784 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000c4c000_0 .net "EX_Bit15_12", 3 0, v0000000000bb0fc0_0;  alias, 1 drivers
v0000000000c4b880_0 .net "EX_RF_Enable", 0 0, v0000000000bb00c0_0;  alias, 1 drivers
v0000000000c4aa20_0 .net "EX_load_instr", 0 0, v0000000000bb0480_0;  alias, 1 drivers
v0000000000c4c0a0_0 .net "ID_Bit19_16", 3 0, v0000000000c46b40_0;  alias, 1 drivers
v0000000000c4bba0_0 .net "ID_Bit3_0", 3 0, v0000000000c470e0_0;  alias, 1 drivers
v0000000000c4c460_0 .net "ID_shift_imm", 0 0, L_0000000000c61ff0;  1 drivers
v0000000000c4bc40_0 .var "IF_ID_load", 0 0;
v0000000000c4b740_0 .net "MEM_Bit15_12", 3 0, v0000000000bc2ac0_0;  alias, 1 drivers
v0000000000c4ade0_0 .net "MEM_RF_Enable", 0 0, v0000000000bb0a20_0;  alias, 1 drivers
v0000000000c4ac00_0 .var "MUX1_signal", 1 0;
v0000000000c4c140_0 .var "MUX2_signal", 1 0;
v0000000000c4ae80_0 .var "MUX3_signal", 1 0;
v0000000000c4c1e0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c4be20_0 .var "PC_RF_load", 0 0;
v0000000000c4bec0_0 .net "WB_Bit15_12", 3 0, v0000000000c483a0_0;  alias, 1 drivers
v0000000000c4a660_0 .net "WB_RF_Enable", 0 0, v0000000000c47220_0;  alias, 1 drivers
v0000000000c4ba60_0 .net "clk", 0 0, v0000000000c63b70_0;  alias, 1 drivers
E_0000000000b93ae0/0 .event edge, v0000000000bc2c00_0, v0000000000c470e0_0, v0000000000bc3ba0_0, v0000000000c4c460_0;
E_0000000000b93ae0/1 .event edge, v0000000000c46b40_0, v0000000000c47220_0, v0000000000c483a0_0, v0000000000bb0a20_0;
E_0000000000b93ae0/2 .event edge, v0000000000bc2ac0_0, v0000000000bc23e0_0;
E_0000000000b93ae0 .event/or E_0000000000b93ae0/0, E_0000000000b93ae0/1, E_0000000000b93ae0/2;
S_0000000000a085b0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 136, 3 693 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "HF_U";
    .port_info 4 /OUTPUT 10 "MUX_Out";
    .port_info 5 /OUTPUT 1 "S_M";
L_0000000000bae000 .functor BUFZ 1, v0000000000c4a7a0_0, C4<0>, C4<0>, C4<0>;
v0000000000c4bd80_0 .net "BL", 0 0, L_0000000000badf90;  alias, 1 drivers
v0000000000c4b7e0_0 .net "C_U", 8 0, L_0000000000c641b0;  alias, 1 drivers
v0000000000c4b920_0 .net "HF_U", 0 0, v0000000000c4c1e0_0;  alias, 1 drivers
v0000000000c4aac0_0 .net "MUX_Out", 9 0, v0000000000c4c320_0;  alias, 1 drivers
v0000000000c4a700_0 .net "S", 0 0, L_0000000000bae770;  alias, 1 drivers
v0000000000c4bb00_0 .net "S_M", 0 0, L_0000000000bae000;  alias, 1 drivers
v0000000000c4a7a0_0 .var "change", 0 0;
v0000000000c4c320_0 .var "salida", 9 0;
E_0000000000b93c60 .event edge, v0000000000c4c1e0_0, v0000000000c48790_0, v0000000000c494b0_0, v0000000000c49af0_0;
S_0000000000bf85f0 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 117, 3 724 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bae930 .functor BUFZ 32, v0000000000c4a840_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4af20_0 .net "A", 31 0, L_0000000000c632b0;  alias, 1 drivers
v0000000000c4c280_0 .net "B", 31 0, L_0000000000c638f0;  alias, 1 drivers
v0000000000c4a5c0_0 .net "MUX_Out", 31 0, L_0000000000bae930;  alias, 1 drivers
v0000000000c4a840_0 .var "salida", 31 0;
v0000000000c4a8e0_0 .net "sig", 0 0, v0000000000bc39c0_0;  alias, 1 drivers
E_0000000000b937e0 .event edge, v0000000000bc39c0_0, v0000000000c46be0_0, v0000000000c48b50_0;
S_0000000000bf82d0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 202, 3 724 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bae0e0 .functor BUFZ 32, v0000000000c4ccb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4cc10_0 .net "A", 31 0, v0000000000c46d20_0;  alias, 1 drivers
v0000000000c4d2f0_0 .net "B", 31 0, v0000000000c58c40_0;  alias, 1 drivers
v0000000000c4d890_0 .net "MUX_Out", 31 0, L_0000000000bae0e0;  alias, 1 drivers
v0000000000c4ccb0_0 .var "salida", 31 0;
v0000000000c4e010_0 .net "sig", 0 0, v0000000000bb11a0_0;  alias, 1 drivers
E_0000000000b93de0 .event edge, v0000000000bb11a0_0, v0000000000c46d20_0, v0000000000c4d2f0_0;
S_0000000000bf8c30 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 220, 3 724 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bae540 .functor BUFZ 32, v0000000000c4dd90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4d070_0 .net "A", 31 0, v0000000000bc2a20_0;  alias, 1 drivers
v0000000000c4e1f0_0 .net "B", 31 0, v0000000000c4b4c0_0;  alias, 1 drivers
v0000000000c4c710_0 .net "MUX_Out", 31 0, L_0000000000bae540;  alias, 1 drivers
v0000000000c4dd90_0 .var "salida", 31 0;
v0000000000c4cb70_0 .net "sig", 0 0, v0000000000bb1560_0;  alias, 1 drivers
E_0000000000b98920 .event edge, v0000000000bb1560_0, v0000000000bc2a20_0, v0000000000c46f00_0;
S_0000000000bf7e20 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 228, 3 724 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000baf030 .functor BUFZ 32, v0000000000c4e150_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4d110_0 .net "A", 31 0, v0000000000c47360_0;  alias, 1 drivers
v0000000000c4cad0_0 .net "B", 31 0, v0000000000c47400_0;  alias, 1 drivers
v0000000000c4e0b0_0 .net "MUX_Out", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c4e150_0 .var "salida", 31 0;
v0000000000c4d390_0 .net "sig", 0 0, v0000000000c47540_0;  alias, 1 drivers
E_0000000000b98b20 .event edge, v0000000000c47540_0, v0000000000c47360_0, v0000000000c47400_0;
S_0000000000bf7fb0 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 164, 3 668 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000baef50 .functor BUFZ 32, v0000000000c4d250_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4de30_0 .net "A_O", 31 0, L_0000000000c61cd0;  alias, 1 drivers
v0000000000c4e290_0 .net "HF_U", 1 0, v0000000000c4ac00_0;  alias, 1 drivers
v0000000000c4e330_0 .net "MUX_Out", 31 0, L_0000000000baef50;  alias, 1 drivers
v0000000000c4e3d0_0 .net "M_O", 31 0, L_0000000000bae540;  alias, 1 drivers
v0000000000c4cd50_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c4dcf0_0 .net "X", 31 0, v0000000000c535b0_0;  alias, 1 drivers
v0000000000c4d250_0 .var "salida", 31 0;
E_0000000000b9a220/0 .event edge, v0000000000c4ac00_0, v0000000000c4dcf0_0, v0000000000bc34c0_0, v0000000000c4c710_0;
E_0000000000b9a220/1 .event edge, v0000000000c4e0b0_0;
E_0000000000b9a220 .event/or E_0000000000b9a220/0, E_0000000000b9a220/1;
S_0000000000bf8140 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 167, 3 668 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bae700 .functor BUFZ 32, v0000000000c4d4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4c8f0_0 .net "A_O", 31 0, L_0000000000c61cd0;  alias, 1 drivers
v0000000000c4c7b0_0 .net "HF_U", 1 0, v0000000000c4c140_0;  alias, 1 drivers
v0000000000c4d430_0 .net "MUX_Out", 31 0, L_0000000000bae700;  alias, 1 drivers
v0000000000c4df70_0 .net "M_O", 31 0, L_0000000000bae540;  alias, 1 drivers
v0000000000c4cdf0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c4e470_0 .net "X", 31 0, v0000000000c54cd0_0;  alias, 1 drivers
v0000000000c4d4d0_0 .var "salida", 31 0;
E_0000000000b9bae0/0 .event edge, v0000000000c4c140_0, v0000000000c4e470_0, v0000000000bc34c0_0, v0000000000c4c710_0;
E_0000000000b9bae0/1 .event edge, v0000000000c4e0b0_0;
E_0000000000b9bae0 .event/or E_0000000000b9bae0/0, E_0000000000b9bae0/1;
S_0000000000bf8460 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 170, 3 668 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bae070 .functor BUFZ 32, v0000000000c4ded0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c4d1b0_0 .net "A_O", 31 0, L_0000000000c61cd0;  alias, 1 drivers
v0000000000c4c5d0_0 .net "HF_U", 1 0, v0000000000c4ae80_0;  alias, 1 drivers
v0000000000c4d9d0_0 .net "MUX_Out", 31 0, L_0000000000bae070;  alias, 1 drivers
v0000000000c4c850_0 .net "M_O", 31 0, L_0000000000bae540;  alias, 1 drivers
v0000000000c4c990_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c4c670_0 .net "X", 31 0, v0000000000c55130_0;  alias, 1 drivers
v0000000000c4ded0_0 .var "salida", 31 0;
E_0000000000b9b460/0 .event edge, v0000000000c4ae80_0, v0000000000c4c670_0, v0000000000bc34c0_0, v0000000000c4c710_0;
E_0000000000b9b460/1 .event edge, v0000000000c4e0b0_0;
E_0000000000b9b460 .event/or E_0000000000b9b460/0, E_0000000000b9b460/1;
S_0000000000bf8780 .scope module, "ram1" "inst_ram256x8" 2 80, 3 588 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000c4ca30_0 .net "Address", 31 0, L_0000000000bae4d0;  alias, 1 drivers
v0000000000c4da70_0 .var "DataOut", 31 0;
v0000000000c4db10 .array "Mem", 255 0, 7 0;
E_0000000000b99660 .event edge, v0000000000c47a40_0, v0000000000c47d60_0;
S_0000000000bf8910 .scope module, "register_file_1" "register_file" 2 160, 3 1093 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000bae4d0 .functor BUFZ 32, v0000000000c51950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c56490_0 .net "BL", 0 0, v0000000000c46e60_0;  alias, 1 drivers
v0000000000c55d10_0 .net "C", 3 0, v0000000000c483a0_0;  alias, 1 drivers
v0000000000c55db0_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c54e10_0 .net "E", 15 0, v0000000000c54550_0;  1 drivers
v0000000000c558b0_0 .net "HZPCld", 0 0, v0000000000c4be20_0;  alias, 1 drivers
v0000000000c55090_0 .net "MO", 31 0, v0000000000c52cf0_0;  1 drivers
v0000000000c55e50_0 .net/s "PA", 31 0, v0000000000c535b0_0;  alias, 1 drivers
v0000000000c56030_0 .net/s "PB", 31 0, v0000000000c54cd0_0;  alias, 1 drivers
v0000000000c551d0_0 .net "PCin", 31 0, L_0000000000bae930;  alias, 1 drivers
v0000000000c55950_0 .net/s "PCout", 31 0, L_0000000000bae4d0;  alias, 1 drivers
v0000000000c56350_0 .net/s "PD", 31 0, v0000000000c55130_0;  alias, 1 drivers
v0000000000c55ef0_0 .net/s "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c55f90_0 .net/s "Q0", 31 0, v0000000000c4d6b0_0;  1 drivers
v0000000000c560d0_0 .net/s "Q1", 31 0, v0000000000c4d930_0;  1 drivers
v0000000000c56170_0 .net/s "Q10", 31 0, v0000000000c522b0_0;  1 drivers
v0000000000c56210_0 .net/s "Q11", 31 0, v0000000000c50cd0_0;  1 drivers
v0000000000c54eb0_0 .net/s "Q12", 31 0, v0000000000c52030_0;  1 drivers
v0000000000c55270_0 .net/s "Q13", 31 0, v0000000000c51bd0_0;  1 drivers
v0000000000c566c0_0 .net/s "Q14", 31 0, v0000000000c51a90_0;  1 drivers
v0000000000c56760_0 .net/s "Q15", 31 0, v0000000000c51950_0;  1 drivers
v0000000000c57ca0_0 .net/s "Q2", 31 0, v0000000000c51ef0_0;  1 drivers
v0000000000c57980_0 .net/s "Q3", 31 0, v0000000000c51d10_0;  1 drivers
v0000000000c57020_0 .net/s "Q4", 31 0, v0000000000c50870_0;  1 drivers
v0000000000c56940_0 .net/s "Q5", 31 0, v0000000000c50af0_0;  1 drivers
v0000000000c58ba0_0 .net/s "Q6", 31 0, v0000000000c53330_0;  1 drivers
v0000000000c581a0_0 .net/s "Q7", 31 0, v0000000000c536f0_0;  1 drivers
v0000000000c57520_0 .net/s "Q8", 31 0, v0000000000c529d0_0;  1 drivers
v0000000000c58ce0_0 .net/s "Q9", 31 0, v0000000000c54b90_0;  1 drivers
o0000000000c000a8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c58a60_0 .net "R15MO", 1 0, o0000000000c000a8;  0 drivers
v0000000000c57840_0 .net "RFLd", 0 0, v0000000000c47220_0;  alias, 1 drivers
v0000000000c578e0_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
v0000000000c57480_0 .net "SA", 3 0, v0000000000c46b40_0;  alias, 1 drivers
v0000000000c57660_0 .net "SB", 3 0, v0000000000c470e0_0;  alias, 1 drivers
L_0000000000c63df0 .part v0000000000c54550_0, 15, 1;
L_0000000000c63e90 .part v0000000000c54550_0, 0, 1;
L_0000000000c63fd0 .part v0000000000c54550_0, 1, 1;
L_0000000000c63030 .part v0000000000c54550_0, 2, 1;
L_0000000000c64110 .part v0000000000c54550_0, 3, 1;
L_0000000000c642f0 .part v0000000000c54550_0, 4, 1;
L_0000000000c64430 .part v0000000000c54550_0, 5, 1;
L_0000000000c644d0 .part v0000000000c54550_0, 6, 1;
L_0000000000c62e50 .part v0000000000c54550_0, 7, 1;
L_0000000000c63490 .part v0000000000c54550_0, 8, 1;
L_0000000000c61050 .part v0000000000c54550_0, 9, 1;
L_0000000000c62bd0 .part v0000000000c54550_0, 10, 1;
L_0000000000c61190 .part v0000000000c54550_0, 11, 1;
L_0000000000c61eb0 .part v0000000000c54550_0, 12, 1;
L_0000000000c60830 .part v0000000000c54550_0, 13, 1;
L_0000000000c60790 .part v0000000000c54550_0, 14, 1;
S_0000000000bf8aa0 .scope module, "R0" "register" 3 1125, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c4ce90_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c4cf30_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c4d6b0_0 .var/s "Q", 31 0;
v0000000000c4d570_0 .net "RFLd", 0 0, L_0000000000c63e90;  1 drivers
v0000000000c4d750_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4f3f0 .scope module, "R1" "register" 3 1126, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c4cfd0_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c4d610_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c4d930_0 .var/s "Q", 31 0;
v0000000000c4d7f0_0 .net "RFLd", 0 0, L_0000000000c63fd0;  1 drivers
v0000000000c4dbb0_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4f580 .scope module, "R10" "register" 3 1135, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c4dc50_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c514f0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c522b0_0 .var/s "Q", 31 0;
v0000000000c50b90_0 .net "RFLd", 0 0, L_0000000000c62bd0;  1 drivers
v0000000000c50c30_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4fee0 .scope module, "R11" "register" 3 1136, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c51590_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c51090_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c50cd0_0 .var/s "Q", 31 0;
v0000000000c51630_0 .net "RFLd", 0 0, L_0000000000c61190;  1 drivers
v0000000000c50ff0_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4fa30 .scope module, "R12" "register" 3 1137, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c51130_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c50d70_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c52030_0 .var/s "Q", 31 0;
v0000000000c520d0_0 .net "RFLd", 0 0, L_0000000000c61eb0;  1 drivers
v0000000000c52210_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c50070 .scope module, "R13" "register" 3 1138, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c516d0_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c518b0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c51bd0_0 .var/s "Q", 31 0;
v0000000000c51770_0 .net "RFLd", 0 0, L_0000000000c60830;  1 drivers
v0000000000c511d0_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4f260 .scope module, "R14" "register" 3 1139, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c50a50_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c51810_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c51a90_0 .var/s "Q", 31 0;
v0000000000c519f0_0 .net "RFLd", 0 0, L_0000000000c60790;  1 drivers
v0000000000c51270_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4fd50 .scope module, "R15" "PCregister" 3 1140, 3 1252 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c52170_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c507d0_0 .net "HZPCld", 0 0, v0000000000c4be20_0;  alias, 1 drivers
v0000000000c50730_0 .net "MOin", 31 0, v0000000000c52cf0_0;  alias, 1 drivers
v0000000000c51950_0 .var "Q", 31 0;
v0000000000c51b30_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c50200 .scope module, "R2" "register" 3 1127, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c51310_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c513b0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c51ef0_0 .var/s "Q", 31 0;
v0000000000c51c70_0 .net "RFLd", 0 0, L_0000000000c63030;  1 drivers
v0000000000c51450_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4edb0 .scope module, "R3" "register" 3 1128, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c52350_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c523f0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c51d10_0 .var/s "Q", 31 0;
v0000000000c51db0_0 .net "RFLd", 0 0, L_0000000000c64110;  1 drivers
v0000000000c52490_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4f0d0 .scope module, "R4" "register" 3 1129, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c51e50_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c51f90_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c50870_0 .var/s "Q", 31 0;
v0000000000c505f0_0 .net "RFLd", 0 0, L_0000000000c642f0;  1 drivers
v0000000000c50690_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c50390 .scope module, "R5" "register" 3 1130, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c50910_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c509b0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c50af0_0 .var/s "Q", 31 0;
v0000000000c50e10_0 .net "RFLd", 0 0, L_0000000000c64430;  1 drivers
v0000000000c50eb0_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4fbc0 .scope module, "R6" "register" 3 1131, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c50f50_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c52890_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c53330_0 .var/s "Q", 31 0;
v0000000000c53970_0 .net "RFLd", 0 0, L_0000000000c644d0;  1 drivers
v0000000000c53830_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4e5e0 .scope module, "R7" "register" 3 1132, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c54410_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c53bf0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c536f0_0 .var/s "Q", 31 0;
v0000000000c53470_0 .net "RFLd", 0 0, L_0000000000c62e50;  1 drivers
v0000000000c527f0_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4e770 .scope module, "R8" "register" 3 1133, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c52b10_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c530b0_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c529d0_0 .var/s "Q", 31 0;
v0000000000c53790_0 .net "RFLd", 0 0, L_0000000000c63490;  1 drivers
v0000000000c53f10_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4e900 .scope module, "R9" "register" 3 1134, 3 1238 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c53c90_0 .net "CLK", 0 0, v0000000000c63b70_0;  alias, 1 drivers
v0000000000c53010_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c54b90_0 .var/s "Q", 31 0;
v0000000000c53510_0 .net "RFLd", 0 0, L_0000000000c61050;  1 drivers
v0000000000c53e70_0 .net "RST", 0 0, v0000000000c59c80_0;  alias, 1 drivers
S_0000000000c4ec20 .scope module, "bc" "binary_decoder" 3 1108, 3 1145 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c549b0_0 .net "C", 3 0, v0000000000c483a0_0;  alias, 1 drivers
v0000000000c54550_0 .var "E", 15 0;
v0000000000c52930_0 .net "Ld", 0 0, v0000000000c47220_0;  alias, 1 drivers
E_0000000000b9b5e0 .event edge, v0000000000c47220_0, v0000000000c483a0_0;
S_0000000000c4ef40 .scope module, "muxA" "multiplexer" 3 1111, 3 1177 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c53290_0 .net "I0", 31 0, v0000000000c4d6b0_0;  alias, 1 drivers
v0000000000c545f0_0 .net "I1", 31 0, v0000000000c4d930_0;  alias, 1 drivers
v0000000000c53fb0_0 .net "I10", 31 0, v0000000000c522b0_0;  alias, 1 drivers
v0000000000c54af0_0 .net "I11", 31 0, v0000000000c50cd0_0;  alias, 1 drivers
v0000000000c53a10_0 .net "I12", 31 0, v0000000000c52030_0;  alias, 1 drivers
v0000000000c54690_0 .net "I13", 31 0, v0000000000c51bd0_0;  alias, 1 drivers
v0000000000c533d0_0 .net "I14", 31 0, v0000000000c51a90_0;  alias, 1 drivers
v0000000000c53650_0 .net "I15", 31 0, v0000000000c51950_0;  alias, 1 drivers
v0000000000c54730_0 .net "I2", 31 0, v0000000000c51ef0_0;  alias, 1 drivers
v0000000000c547d0_0 .net "I3", 31 0, v0000000000c51d10_0;  alias, 1 drivers
v0000000000c54d70_0 .net "I4", 31 0, v0000000000c50870_0;  alias, 1 drivers
v0000000000c53dd0_0 .net "I5", 31 0, v0000000000c50af0_0;  alias, 1 drivers
v0000000000c53150_0 .net "I6", 31 0, v0000000000c53330_0;  alias, 1 drivers
v0000000000c52a70_0 .net "I7", 31 0, v0000000000c536f0_0;  alias, 1 drivers
v0000000000c54c30_0 .net "I8", 31 0, v0000000000c529d0_0;  alias, 1 drivers
v0000000000c54190_0 .net "I9", 31 0, v0000000000c54b90_0;  alias, 1 drivers
v0000000000c535b0_0 .var "P", 31 0;
v0000000000c52ed0_0 .net "S", 3 0, v0000000000c46b40_0;  alias, 1 drivers
E_0000000000b9c020/0 .event edge, v0000000000c46b40_0, v0000000000c51950_0, v0000000000c51a90_0, v0000000000c51bd0_0;
E_0000000000b9c020/1 .event edge, v0000000000c52030_0, v0000000000c50cd0_0, v0000000000c522b0_0, v0000000000c54b90_0;
E_0000000000b9c020/2 .event edge, v0000000000c529d0_0, v0000000000c536f0_0, v0000000000c53330_0, v0000000000c50af0_0;
E_0000000000b9c020/3 .event edge, v0000000000c50870_0, v0000000000c51d10_0, v0000000000c51ef0_0, v0000000000c4d930_0;
E_0000000000b9c020/4 .event edge, v0000000000c4d6b0_0;
E_0000000000b9c020 .event/or E_0000000000b9c020/0, E_0000000000b9c020/1, E_0000000000b9c020/2, E_0000000000b9c020/3, E_0000000000b9c020/4;
S_0000000000c4ea90 .scope module, "muxB" "multiplexer" 3 1112, 3 1177 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c538d0_0 .net "I0", 31 0, v0000000000c4d6b0_0;  alias, 1 drivers
v0000000000c531f0_0 .net "I1", 31 0, v0000000000c4d930_0;  alias, 1 drivers
v0000000000c540f0_0 .net "I10", 31 0, v0000000000c522b0_0;  alias, 1 drivers
v0000000000c53ab0_0 .net "I11", 31 0, v0000000000c50cd0_0;  alias, 1 drivers
v0000000000c52bb0_0 .net "I12", 31 0, v0000000000c52030_0;  alias, 1 drivers
v0000000000c54230_0 .net "I13", 31 0, v0000000000c51bd0_0;  alias, 1 drivers
v0000000000c52750_0 .net "I14", 31 0, v0000000000c51a90_0;  alias, 1 drivers
v0000000000c542d0_0 .net "I15", 31 0, v0000000000c51950_0;  alias, 1 drivers
v0000000000c53b50_0 .net "I2", 31 0, v0000000000c51ef0_0;  alias, 1 drivers
v0000000000c52c50_0 .net "I3", 31 0, v0000000000c51d10_0;  alias, 1 drivers
v0000000000c53d30_0 .net "I4", 31 0, v0000000000c50870_0;  alias, 1 drivers
v0000000000c52d90_0 .net "I5", 31 0, v0000000000c50af0_0;  alias, 1 drivers
v0000000000c544b0_0 .net "I6", 31 0, v0000000000c53330_0;  alias, 1 drivers
v0000000000c54870_0 .net "I7", 31 0, v0000000000c536f0_0;  alias, 1 drivers
v0000000000c54910_0 .net "I8", 31 0, v0000000000c529d0_0;  alias, 1 drivers
v0000000000c54a50_0 .net "I9", 31 0, v0000000000c54b90_0;  alias, 1 drivers
v0000000000c54cd0_0 .var "P", 31 0;
v0000000000c52610_0 .net "S", 3 0, v0000000000c470e0_0;  alias, 1 drivers
E_0000000000b9c160/0 .event edge, v0000000000c470e0_0, v0000000000c51950_0, v0000000000c51a90_0, v0000000000c51bd0_0;
E_0000000000b9c160/1 .event edge, v0000000000c52030_0, v0000000000c50cd0_0, v0000000000c522b0_0, v0000000000c54b90_0;
E_0000000000b9c160/2 .event edge, v0000000000c529d0_0, v0000000000c536f0_0, v0000000000c53330_0, v0000000000c50af0_0;
E_0000000000b9c160/3 .event edge, v0000000000c50870_0, v0000000000c51d10_0, v0000000000c51ef0_0, v0000000000c4d930_0;
E_0000000000b9c160/4 .event edge, v0000000000c4d6b0_0;
E_0000000000b9c160 .event/or E_0000000000b9c160/0, E_0000000000b9c160/1, E_0000000000b9c160/2, E_0000000000b9c160/3, E_0000000000b9c160/4;
S_0000000000c4f710 .scope module, "muxD" "multiplexer" 3 1113, 3 1177 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c54050_0 .net "I0", 31 0, v0000000000c4d6b0_0;  alias, 1 drivers
v0000000000c52e30_0 .net "I1", 31 0, v0000000000c4d930_0;  alias, 1 drivers
v0000000000c52f70_0 .net "I10", 31 0, v0000000000c522b0_0;  alias, 1 drivers
v0000000000c559f0_0 .net "I11", 31 0, v0000000000c50cd0_0;  alias, 1 drivers
v0000000000c563f0_0 .net "I12", 31 0, v0000000000c52030_0;  alias, 1 drivers
v0000000000c55a90_0 .net "I13", 31 0, v0000000000c51bd0_0;  alias, 1 drivers
v0000000000c553b0_0 .net "I14", 31 0, v0000000000c51a90_0;  alias, 1 drivers
v0000000000c55310_0 .net "I15", 31 0, v0000000000c51950_0;  alias, 1 drivers
v0000000000c55590_0 .net "I2", 31 0, v0000000000c51ef0_0;  alias, 1 drivers
v0000000000c55630_0 .net "I3", 31 0, v0000000000c51d10_0;  alias, 1 drivers
v0000000000c55bd0_0 .net "I4", 31 0, v0000000000c50870_0;  alias, 1 drivers
v0000000000c556d0_0 .net "I5", 31 0, v0000000000c50af0_0;  alias, 1 drivers
v0000000000c55810_0 .net "I6", 31 0, v0000000000c53330_0;  alias, 1 drivers
v0000000000c55450_0 .net "I7", 31 0, v0000000000c536f0_0;  alias, 1 drivers
v0000000000c54f50_0 .net "I8", 31 0, v0000000000c529d0_0;  alias, 1 drivers
v0000000000c554f0_0 .net "I9", 31 0, v0000000000c54b90_0;  alias, 1 drivers
v0000000000c55130_0 .var "P", 31 0;
v0000000000c562b0_0 .net "S", 3 0, v0000000000c483a0_0;  alias, 1 drivers
E_0000000000b9bc20/0 .event edge, v0000000000c483a0_0, v0000000000c51950_0, v0000000000c51a90_0, v0000000000c51bd0_0;
E_0000000000b9bc20/1 .event edge, v0000000000c52030_0, v0000000000c50cd0_0, v0000000000c522b0_0, v0000000000c54b90_0;
E_0000000000b9bc20/2 .event edge, v0000000000c529d0_0, v0000000000c536f0_0, v0000000000c53330_0, v0000000000c50af0_0;
E_0000000000b9bc20/3 .event edge, v0000000000c50870_0, v0000000000c51d10_0, v0000000000c51ef0_0, v0000000000c4d930_0;
E_0000000000b9bc20/4 .event edge, v0000000000c4d6b0_0;
E_0000000000b9bc20 .event/or E_0000000000b9bc20/0, E_0000000000b9bc20/1, E_0000000000b9bc20/2, E_0000000000b9bc20/3, E_0000000000b9bc20/4;
S_0000000000c4f8a0 .scope module, "r15mux" "twoToOneMultiplexer" 3 1121, 3 1208 0, S_0000000000bf8910;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c52cf0_0 .var "MO", 31 0;
v0000000000c55b30_0 .net "PC", 31 0, L_0000000000bae930;  alias, 1 drivers
v0000000000c55770_0 .net "PW", 31 0, L_0000000000baf030;  alias, 1 drivers
v0000000000c54ff0_0 .net "PWLd", 0 0, L_0000000000c63df0;  1 drivers
E_0000000000b9b5a0 .event edge, v0000000000c54ff0_0, v0000000000c4a5c0_0, v0000000000c4e0b0_0;
S_0000000000c5e7c0 .scope module, "se" "SExtender" 2 144, 3 744 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000c577a0_0 .var/i "i", 31 0;
v0000000000c589c0_0 .net "in", 23 0, v0000000000c47e00_0;  alias, 1 drivers
v0000000000c570c0_0 .var "in1", 31 0;
v0000000000c58600_0 .var/s "out1", 31 0;
v0000000000c575c0_0 .var/s "temp_reg", 31 0;
v0000000000c58100_0 .var/s "twoscomp", 31 0;
E_0000000000b9bc60 .event edge, v0000000000c47e00_0, v0000000000c570c0_0, v0000000000c575c0_0;
S_0000000000c5ec70 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 199, 3 859 0, S_0000000000a2ceb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000c56da0_0 .net "A", 31 0, v0000000000c46d20_0;  alias, 1 drivers
v0000000000c57200_0 .net "B", 31 0, v0000000000bb0980_0;  alias, 1 drivers
v0000000000c58880_0 .var "C", 0 0;
v0000000000c586a0_0 .var "Cin", 0 0;
v0000000000c58420_0 .net "Cin_1", 3 0, v0000000000c465a0_0;  alias, 1 drivers
v0000000000c57c00_0 .var "by_imm_shift", 1 0;
v0000000000c57700_0 .var/i "i", 31 0;
v0000000000c56b20_0 .var/i "num_of_rot", 31 0;
v0000000000c56800_0 .var "relleno", 0 0;
v0000000000c573e0_0 .var "shift", 1 0;
v0000000000c58c40_0 .var "shift_result", 31 0;
v0000000000c58b00_0 .var "shifter_op", 2 0;
v0000000000c56bc0_0 .var "temp_reg", 31 0;
E_0000000000b9b6e0/0 .event edge, v0000000000bb0980_0, v0000000000c46d20_0, v0000000000bc3740_0, v0000000000c58b00_0;
E_0000000000b9b6e0/1 .event edge, v0000000000c57c00_0, v0000000000c56b20_0, v0000000000c56bc0_0, v0000000000c586a0_0;
E_0000000000b9b6e0/2 .event edge, v0000000000c56800_0, v0000000000c573e0_0;
E_0000000000b9b6e0 .event/or E_0000000000b9b6e0/0, E_0000000000b9b6e0/1, E_0000000000b9b6e0/2;
    .scope S_0000000000bf8780;
T_0 ;
    %wait E_0000000000b99660;
    %load/vec4 v0000000000c4ca30_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000c4ca30_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4db10, 4;
    %load/vec4 v0000000000c4ca30_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4db10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c4ca30_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4db10, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c4ca30_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4db10, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c4da70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000c4ca30_0;
    %load/vec4a v0000000000c4db10, 4;
    %pad/u 32;
    %store/vec4 v0000000000c4da70_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000009f7c90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c48a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49730_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c48c90_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000009f7c90;
T_2 ;
    %wait E_0000000000b92a60;
    %load/vec4 v0000000000c46780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c48c90_0, 0, 32;
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c48c90_0, 0, 32;
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c48c90_0, 0, 32;
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c47ae0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c47ae0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c48c90_0, 0, 32;
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c47ae0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c48c90_0, 0, 32;
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c47a40_0;
    %pad/u 33;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c46640_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c468c0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c468c0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c49870_0, 0, 32;
    %load/vec4 v0000000000c468c0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c48a10_0, 0, 32;
    %load/vec4 v0000000000c468c0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c49730_0, 0, 32;
    %load/vec4 v0000000000c48c90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c47a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c46640_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.23, 4;
    %load/vec4 v0000000000c468c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c46640_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c48c90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.27, 4;
    %load/vec4 v0000000000c46640_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c47a40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.29, 4;
    %load/vec4 v0000000000c468c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c47a40_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
T_2.32 ;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
T_2.30 ;
T_2.27 ;
    %load/vec4 v0000000000c48c90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c47a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c46640_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %load/vec4 v0000000000c47a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c468c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
    %jmp T_2.38;
T_2.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
T_2.38 ;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49230_0, 0, 32;
T_2.36 ;
T_2.33 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000bf85f0;
T_3 ;
    %wait E_0000000000b937e0;
    %load/vec4 v0000000000c4a8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c4af20_0;
    %store/vec4 v0000000000c4a840_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c4c280_0;
    %store/vec4 v0000000000c4a840_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000009fa190;
T_4 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c47f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47ea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c470e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c48080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c46b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c46960_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c47e00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 4, 24, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c46dc0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %assign/vec4 v0000000000c47cc0_0, 0;
    %load/vec4 v0000000000c46be0_0;
    %assign/vec4 v0000000000c47ea0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000c470e0_0, 0;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c48080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c46b40_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000c46960_0, 0;
    %pushi/vec4 10543119, 0, 24;
    %assign/vec4 v0000000000c47e00_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000c47040_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c46dc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c481c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000000c47d60_0;
    %assign/vec4 v0000000000c47cc0_0, 0;
    %load/vec4 v0000000000c46be0_0;
    %assign/vec4 v0000000000c47ea0_0, 0;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c470e0_0, 0;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c48080_0, 0;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c46b40_0, 0;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c46960_0, 0;
    %load/vec4 v0000000000c47d60_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c47e00_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47cc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47ea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c470e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c48080_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c46b40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c46960_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c47e00_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000009ed7d0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000009ed7d0;
T_6 ;
    %wait E_0000000000b930e0;
    %load/vec4 v0000000000c48830_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c4a450_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b240_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4afc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c4a980_0, 0, 3;
    %load/vec4 v0000000000c4a980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c4afc0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c4afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4afc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c4b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %load/vec4 v0000000000c4b1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4afc0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c4b240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000c4b1a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b9c0_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b9c0_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4aca0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4afc0_0, 0, 1;
    %load/vec4 v0000000000c4a450_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c4ad40_0, 0, 1;
    %load/vec4 v0000000000c4ad40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b240_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4ab60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b1a0_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c4b6a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4b240_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000a085b0;
T_7 ;
    %wait E_0000000000b93c60;
    %load/vec4 v0000000000c4b920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000c4c320_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4a7a0_0, 0, 1;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000c4bd80_0;
    %load/vec4 v0000000000c4b7e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c4c320_0, 0, 10;
    %load/vec4 v0000000000c4a700_0;
    %store/vec4 v0000000000c4a7a0_0, 0, 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000009f7b00;
T_8 ;
    %wait E_0000000000b930a0;
    %load/vec4 v0000000000c475e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c465a0_0, 0;
T_8.0 ;
    %load/vec4 v0000000000c48440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000c47680_0;
    %assign/vec4 v0000000000c465a0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000c5e7c0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c577a0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000c5e7c0;
T_10 ;
    %wait E_0000000000b9bc60;
    %load/vec4 v0000000000c589c0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000c589c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c570c0_0, 0, 32;
    %load/vec4 v0000000000c570c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58100_0, 0, 32;
    %load/vec4 v0000000000c570c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c575c0_0, 0, 32;
    %load/vec4 v0000000000c575c0_0;
    %store/vec4 v0000000000c58600_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c589c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c570c0_0, 0, 32;
    %load/vec4 v0000000000c570c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c58600_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000009f7e20;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c492d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49b90_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_00000000009f7e20;
T_12 ;
    %wait E_0000000000b93120;
    %load/vec4 v0000000000c48fb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49b90_0, 0, 32;
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c49b90_0, 0, 32;
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c49b90_0, 0, 32;
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c49eb0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c49eb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49b90_0, 0, 32;
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c49eb0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c49b90_0, 0, 32;
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c49c30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c49cd0_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c49050_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c49050_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000c492d0_0, 0, 32;
    %load/vec4 v0000000000c49050_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000c4a3b0_0, 0, 32;
    %load/vec4 v0000000000c49050_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c49190_0, 0, 32;
    %load/vec4 v0000000000c49b90_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000c49c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49cd0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.23, 4;
    %load/vec4 v0000000000c49050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49cd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000c49b90_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0000000000c49cd0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49c30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0000000000c49050_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49c30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
T_12.32 ;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
T_12.30 ;
T_12.27 ;
    %load/vec4 v0000000000c49b90_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000c49c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49cd0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0000000000c49c30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49050_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
T_12.38 ;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4a1d0_0, 0, 32;
T_12.36 ;
T_12.33 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c4ec20;
T_13 ;
    %wait E_0000000000b9b5e0;
    %load/vec4 v0000000000c52930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000c549b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c54550_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c4ef40;
T_14 ;
    %wait E_0000000000b9c020;
    %load/vec4 v0000000000c52ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c53290_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c545f0_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c54730_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c547d0_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c54d70_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c53dd0_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c53150_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c52a70_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c54c30_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c54190_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c53fb0_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c54af0_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c53a10_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c54690_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c533d0_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c53650_0;
    %assign/vec4 v0000000000c535b0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c4ea90;
T_15 ;
    %wait E_0000000000b9c160;
    %load/vec4 v0000000000c52610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c538d0_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c531f0_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c53b50_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c52c50_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c53d30_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c52d90_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c544b0_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c54870_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c54910_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c54a50_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c540f0_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c53ab0_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c52bb0_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c54230_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c52750_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c542d0_0;
    %assign/vec4 v0000000000c54cd0_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c4f710;
T_16 ;
    %wait E_0000000000b9bc20;
    %load/vec4 v0000000000c562b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000c54050_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000c52e30_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000c55590_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000c55630_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000c55bd0_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000c556d0_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000c55810_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000c55450_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000c54f50_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000c554f0_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000c52f70_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000c559f0_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000c563f0_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000c55a90_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000c553b0_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000c55310_0;
    %assign/vec4 v0000000000c55130_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c4f8a0;
T_17 ;
    %wait E_0000000000b9b5a0;
    %load/vec4 v0000000000c54ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c55770_0;
    %assign/vec4 v0000000000c52cf0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000c55b30_0;
    %assign/vec4 v0000000000c52cf0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000bf8aa0;
T_18 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c4d750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4d6b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000c4d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000c4cf30_0;
    %assign/vec4 v0000000000c4d6b0_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000c4f3f0;
T_19 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c4dbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4d930_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000c4d7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000c4d610_0;
    %assign/vec4 v0000000000c4d930_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c50200;
T_20 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c51450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c51ef0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000c51c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000c513b0_0;
    %assign/vec4 v0000000000c51ef0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c4edb0;
T_21 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c52490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c51d10_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000c51db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000c523f0_0;
    %assign/vec4 v0000000000c51d10_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c4f0d0;
T_22 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c50690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c50870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000c505f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000c51f90_0;
    %assign/vec4 v0000000000c50870_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c50390;
T_23 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c50eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c50af0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000c50e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000c509b0_0;
    %assign/vec4 v0000000000c50af0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c4fbc0;
T_24 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c53830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c53330_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000c53970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000c52890_0;
    %assign/vec4 v0000000000c53330_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c4e5e0;
T_25 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c527f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c536f0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000c53470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000c53bf0_0;
    %assign/vec4 v0000000000c536f0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c4e770;
T_26 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c53f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c529d0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000c53790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000c530b0_0;
    %assign/vec4 v0000000000c529d0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c4e900;
T_27 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c53e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c54b90_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000c53510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000c53010_0;
    %assign/vec4 v0000000000c54b90_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000c4f580;
T_28 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c50c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c522b0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000c50b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000c514f0_0;
    %assign/vec4 v0000000000c522b0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c4fee0;
T_29 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c50ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c50cd0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000c51630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000c51090_0;
    %assign/vec4 v0000000000c50cd0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c4fa30;
T_30 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c52210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c52030_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000c520d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000c50d70_0;
    %assign/vec4 v0000000000c52030_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c50070;
T_31 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c511d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c51bd0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000c51770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000c518b0_0;
    %assign/vec4 v0000000000c51bd0_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c4f260;
T_32 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c51270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c51a90_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000c519f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000c51810_0;
    %assign/vec4 v0000000000c51a90_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c4fd50;
T_33 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c51b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c51950_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000c507d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000c50730_0;
    %assign/vec4 v0000000000c51950_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000bf7fb0;
T_34 ;
    %wait E_0000000000b9a220;
    %load/vec4 v0000000000c4e290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c4dcf0_0;
    %store/vec4 v0000000000c4d250_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c4de30_0;
    %store/vec4 v0000000000c4d250_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c4e3d0_0;
    %store/vec4 v0000000000c4d250_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c4cd50_0;
    %store/vec4 v0000000000c4d250_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bf8140;
T_35 ;
    %wait E_0000000000b9bae0;
    %load/vec4 v0000000000c4c7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c4e470_0;
    %store/vec4 v0000000000c4d4d0_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c4c8f0_0;
    %store/vec4 v0000000000c4d4d0_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c4df70_0;
    %store/vec4 v0000000000c4d4d0_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c4cdf0_0;
    %store/vec4 v0000000000c4d4d0_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000bf8460;
T_36 ;
    %wait E_0000000000b9b460;
    %load/vec4 v0000000000c4c5d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000c4c670_0;
    %store/vec4 v0000000000c4ded0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000c4d1b0_0;
    %store/vec4 v0000000000c4ded0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000c4c850_0;
    %store/vec4 v0000000000c4ded0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000c4c990_0;
    %store/vec4 v0000000000c4ded0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_00000000009f76b0;
T_37 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000a30f40_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb11a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb0840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb0480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb00c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb1380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb12e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c46c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c46d20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c46fa0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bb0fc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb0980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000bb0160_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb07a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c48120_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000a31760_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000bb11a0_0, 0;
    %load/vec4 v0000000000a31760_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000bb0840_0, 0;
    %load/vec4 v0000000000a31760_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000bb0480_0, 0;
    %load/vec4 v0000000000a31760_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000bb00c0_0, 0;
    %load/vec4 v0000000000a31760_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000bb1380_0, 0;
    %load/vec4 v0000000000a31760_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000bb12e0_0, 0;
    %load/vec4 v0000000000c47720_0;
    %assign/vec4 v0000000000c46c80_0, 0;
    %load/vec4 v0000000000c47fe0_0;
    %assign/vec4 v0000000000c46d20_0, 0;
    %load/vec4 v0000000000c472c0_0;
    %assign/vec4 v0000000000c46fa0_0, 0;
    %load/vec4 v0000000000bb1420_0;
    %assign/vec4 v0000000000bb0fc0_0, 0;
    %load/vec4 v0000000000bb1880_0;
    %assign/vec4 v0000000000bb0980_0, 0;
    %load/vec4 v0000000000a30cc0_0;
    %assign/vec4 v0000000000bb0160_0, 0;
    %load/vec4 v0000000000a31760_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000bb07a0_0, 0;
    %load/vec4 v0000000000c474a0_0;
    %assign/vec4 v0000000000c48120_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000000009ed640;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c48dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49a50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c486f0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_00000000009ed640;
T_39 ;
    %wait E_0000000000b93a20;
    %load/vec4 v0000000000c4a270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c486f0_0, 0, 32;
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c486f0_0, 0, 32;
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c486f0_0, 0, 32;
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c48bf0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c48bf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c486f0_0, 0, 32;
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c48bf0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c486f0_0, 0, 32;
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %and;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %xor;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %sub;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %or;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000c48d30_0;
    %pad/u 33;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %inv;
    %and;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000c49910_0;
    %pad/u 33;
    %inv;
    %store/vec4 v0000000000c48e70_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %load/vec4 v0000000000c48e70_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000c49a50_0, 0, 32;
    %load/vec4 v0000000000c48e70_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000c48dd0_0, 0, 32;
    %load/vec4 v0000000000c48e70_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c49370_0, 0, 32;
    %load/vec4 v0000000000c486f0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000c48d30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49910_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.23, 4;
    %load/vec4 v0000000000c48e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49910_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000c486f0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.27, 4;
    %load/vec4 v0000000000c49910_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c48d30_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.29, 4;
    %load/vec4 v0000000000c48e70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c48d30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.31, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
    %jmp T_39.32;
T_39.31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
T_39.32 ;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
T_39.30 ;
T_39.27 ;
    %load/vec4 v0000000000c486f0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000c48d30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c49910_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %load/vec4 v0000000000c48d30_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c48e70_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.37, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
    %jmp T_39.38;
T_39.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
T_39.38 ;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c49410_0, 0, 32;
T_39.36 ;
T_39.33 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000c5ec70;
T_40 ;
    %wait E_0000000000b9b6e0;
    %load/vec4 v0000000000c57200_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c58b00_0, 0, 3;
    %load/vec4 v0000000000c57200_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c57c00_0, 0, 2;
    %load/vec4 v0000000000c56da0_0;
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c58420_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000c586a0_0, 0, 1;
    %load/vec4 v0000000000c58b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000c57200_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c56b20_0, 0, 32;
    %load/vec4 v0000000000c57c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000c56b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c586a0_0;
    %store/vec4 v0000000000c58880_0, 0, 1;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000c56b20_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000c58880_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000c56b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c58880_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %load/vec4 v0000000000c56b20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c58880_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000c56b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c58880_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c58880_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c56800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000c56800_0;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %load/vec4 v0000000000c56b20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c58880_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000c56b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c58880_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c56da0_0;
    %load/vec4 v0000000000c56b20_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c58880_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c57200_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57200_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c56b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %load/vec4 v0000000000c57200_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c58880_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c57200_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000c57200_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c57200_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000c57200_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c573e0_0, 0, 2;
    %load/vec4 v0000000000c573e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000c56b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000c56b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c56bc0_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c56800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000c56800_0;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000c56b20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c56da0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000c57700_0;
    %load/vec4 v0000000000c56b20_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c56bc0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c56bc0_0, 0, 32;
    %load/vec4 v0000000000c57700_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c57700_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000c56bc0_0;
    %store/vec4 v0000000000c58c40_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0000000000bf82d0;
T_41 ;
    %wait E_0000000000b93de0;
    %load/vec4 v0000000000c4e010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000c4cc10_0;
    %store/vec4 v0000000000c4ccb0_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000c4d2f0_0;
    %store/vec4 v0000000000c4ccb0_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000a2d040;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc3880_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc22a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc2700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc3100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000a2d040;
T_43 ;
    %wait E_0000000000b92120;
    %load/vec4 v0000000000bc3740_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000bc3880_0, 0, 32;
    %load/vec4 v0000000000bc3740_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000bc22a0_0, 0, 32;
    %load/vec4 v0000000000bc3740_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000bc2700_0, 0, 32;
    %load/vec4 v0000000000bc3740_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000bc3100_0, 0, 32;
    %load/vec4 v0000000000bc3060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000bc22a0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000bc22a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000bc2700_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000bc2700_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000bc3880_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000bc3880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000bc3100_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000bc3100_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000bc2700_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc22a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000bc2700_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc22a0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000bc3100_0;
    %load/vec4 v0000000000bc3880_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000bc3100_0;
    %load/vec4 v0000000000bc3880_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000bc22a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc3880_0;
    %load/vec4 v0000000000bc3100_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000bc22a0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc3880_0;
    %load/vec4 v0000000000bc3100_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc2fc0_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000a2d1d0;
T_44 ;
    %wait E_0000000000b92460;
    %load/vec4 v0000000000bc2ca0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc3240_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc39c0_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc39c0_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_00000000009f7520;
T_45 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000bb17e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc2a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bb0e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc2ac0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb1560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb1e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bb0f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bc2980_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000bc34c0_0;
    %assign/vec4 v0000000000bc2a20_0, 0;
    %load/vec4 v0000000000bb1240_0;
    %assign/vec4 v0000000000bb0e80_0, 0;
    %load/vec4 v0000000000bc3ba0_0;
    %assign/vec4 v0000000000bc2ac0_0, 0;
    %load/vec4 v0000000000bc2c00_0;
    %assign/vec4 v0000000000bb1560_0, 0;
    %load/vec4 v0000000000bc23e0_0;
    %assign/vec4 v0000000000bb0a20_0, 0;
    %load/vec4 v0000000000bc2840_0;
    %assign/vec4 v0000000000bb1e20_0, 0;
    %load/vec4 v0000000000bc28e0_0;
    %assign/vec4 v0000000000bb0f20_0, 0;
    %load/vec4 v0000000000bc3a60_0;
    %assign/vec4 v0000000000bc2980_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000009ed960;
T_46 ;
    %wait E_0000000000b935a0;
    %load/vec4 v0000000000c4b420_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000c4bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000c4c3c0_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c4b560_0;
    %store/vec4a v0000000000c4b060, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000c4b560_0;
    %load/vec4a v0000000000c4b060, 4;
    %pad/u 32;
    %store/vec4 v0000000000c4b4c0_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000c4bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000c4c3c0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c4b560_0;
    %store/vec4a v0000000000c4b060, 4, 0;
    %load/vec4 v0000000000c4c3c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c4b560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c4b060, 4, 0;
    %load/vec4 v0000000000c4c3c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c4b560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c4b060, 4, 0;
    %load/vec4 v0000000000c4c3c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c4b560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c4b060, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000c4b560_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4b060, 4;
    %load/vec4 v0000000000c4b560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4b060, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c4b560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4b060, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c4b560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c4b060, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c4b4c0_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000bf8c30;
T_47 ;
    %wait E_0000000000b98920;
    %load/vec4 v0000000000c4cb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000c4d070_0;
    %store/vec4 v0000000000c4dd90_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000c4e1f0_0;
    %store/vec4 v0000000000c4dd90_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000009fa320;
T_48 ;
    %wait E_0000000000b927e0;
    %load/vec4 v0000000000c46820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c47400_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c483a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c47540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c47220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c46e60_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000c47860_0;
    %assign/vec4 v0000000000c47360_0, 0;
    %load/vec4 v0000000000c46f00_0;
    %assign/vec4 v0000000000c47400_0, 0;
    %load/vec4 v0000000000c47b80_0;
    %assign/vec4 v0000000000c483a0_0, 0;
    %load/vec4 v0000000000c477c0_0;
    %assign/vec4 v0000000000c47540_0, 0;
    %load/vec4 v0000000000c48300_0;
    %assign/vec4 v0000000000c47220_0, 0;
    %load/vec4 v0000000000c47180_0;
    %assign/vec4 v0000000000c46e60_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000bf7e20;
T_49 ;
    %wait E_0000000000b98b20;
    %load/vec4 v0000000000c4d390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c4d110_0;
    %store/vec4 v0000000000c4e150_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c4cad0_0;
    %store/vec4 v0000000000c4e150_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000000a08420;
T_50 ;
    %wait E_0000000000b93ae0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4bc40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4be20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4c1e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c4ac00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c4c140_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c4ae80_0, 0, 2;
    %load/vec4 v0000000000c4aa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000000000c4bba0_0;
    %load/vec4 v0000000000c4c000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4c460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4c1e0_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000c4c0a0_0;
    %load/vec4 v0000000000c4c000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4c460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4bc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4be20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4c1e0_0, 0, 1;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4c1e0_0, 0, 1;
T_50.5 ;
T_50.0 ;
    %load/vec4 v0000000000c4a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0000000000c4c0a0_0;
    %load/vec4 v0000000000c4bec0_0;
    %cmp/e;
    %jmp/0xz  T_50.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c4ac00_0, 0, 2;
T_50.8 ;
    %load/vec4 v0000000000c4bba0_0;
    %load/vec4 v0000000000c4bec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4c460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c4c140_0, 0, 2;
T_50.10 ;
T_50.6 ;
    %load/vec4 v0000000000c4ade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v0000000000c4c0a0_0;
    %load/vec4 v0000000000c4b740_0;
    %cmp/e;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c4ac00_0, 0, 2;
T_50.14 ;
    %load/vec4 v0000000000c4bba0_0;
    %load/vec4 v0000000000c4b740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4c460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c4c140_0, 0, 2;
T_50.16 ;
T_50.12 ;
    %load/vec4 v0000000000c4b880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.18, 8;
    %load/vec4 v0000000000c4c0a0_0;
    %load/vec4 v0000000000c4c000_0;
    %cmp/e;
    %jmp/0xz  T_50.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c4ac00_0, 0, 2;
T_50.20 ;
    %load/vec4 v0000000000c4bba0_0;
    %load/vec4 v0000000000c4c000_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4c460_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c4c140_0, 0, 2;
T_50.22 ;
T_50.18 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000a2ceb0;
T_51 ;
    %vpi_func 2 84 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c63a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58920_0, 0, 32;
T_51.0 ;
    %vpi_func 2 86 "$feof" 32, v0000000000c63a30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_51.1, 8;
    %vpi_func 2 87 "$fscanf" 32, v0000000000c63a30_0, "%b", v0000000000c63530_0 {0 0 0};
    %store/vec4 v0000000000c63990_0, 0, 32;
    %load/vec4 v0000000000c63530_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c58920_0;
    %store/vec4a v0000000000c4db10, 4, 0;
    %load/vec4 v0000000000c58920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58920_0, 0, 32;
    %jmp T_51.0;
T_51.1 ;
    %vpi_call 2 92 "$fclose", v0000000000c63a30_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59b40_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c59b40_0;
    %store/vec4 v0000000000c58920_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000a2ceb0;
T_52 ;
    %vpi_func 2 100 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c63a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c58920_0, 0, 32;
T_52.0 ;
    %vpi_func 2 102 "$feof" 32, v0000000000c63a30_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 103 "$fscanf" 32, v0000000000c63a30_0, "%b", v0000000000c63530_0 {0 0 0};
    %store/vec4 v0000000000c63990_0, 0, 32;
    %load/vec4 v0000000000c63530_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c58920_0;
    %store/vec4a v0000000000c4b060, 4, 0;
    %load/vec4 v0000000000c58920_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c58920_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 108 "$fclose", v0000000000c63a30_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c59280_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c59280_0;
    %store/vec4 v0000000000c58920_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000a2ceb0;
T_53 ;
    %delay 110, 0;
    %vpi_call 2 249 "$finish" {0 0 0};
    %end;
    .thread T_53;
    .scope S_0000000000a2ceb0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c63b70_0, 0, 1;
T_54.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000c63b70_0;
    %inv;
    %store/vec4 v0000000000c63b70_0, 0, 1;
    %jmp T_54.0;
    %end;
    .thread T_54;
    .scope S_0000000000a2ceb0;
T_55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c59c80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c59c80_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0000000000a2ceb0;
T_56 ;
    %vpi_call 2 318 "$monitor", "PC: %3d  |  DR-Address: %d  | R0: %d  | R1: %d  |  R2: %d  | R3: %d  | R4: %d  | R5: %d  | R10: %d  | R11: %d  |  R12: %d  |R15: %d  | R14: %d  | Time: %2d ", v0000000000c59e60_0, v0000000000c58560_0, v0000000000c4d6b0_0, v0000000000c4d930_0, v0000000000c51ef0_0, v0000000000c51d10_0, v0000000000c50870_0, v0000000000c50af0_0, v0000000000c522b0_0, v0000000000c50cd0_0, v0000000000c52030_0, v0000000000c51950_0, v0000000000c51a90_0, $time {0 0 0};
    %end;
    .thread T_56;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
