--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |   16.187(R)|clk_BUFGP         |   0.000|
L<1>        |   15.053(R)|clk_BUFGP         |   0.000|
L<2>        |   17.159(R)|clk_BUFGP         |   0.000|
L<3>        |   15.403(R)|clk_BUFGP         |   0.000|
L<4>        |   17.484(R)|clk_BUFGP         |   0.000|
L<5>        |   15.588(R)|clk_BUFGP         |   0.000|
L<6>        |   17.485(R)|clk_BUFGP         |   0.000|
L<7>        |   15.855(R)|clk_BUFGP         |   0.000|
L<8>        |   16.700(R)|clk_BUFGP         |   0.000|
L<9>        |   16.885(R)|clk_BUFGP         |   0.000|
L<10>       |   17.775(R)|clk_BUFGP         |   0.000|
L<11>       |   18.717(R)|clk_BUFGP         |   0.000|
L<12>       |   18.082(R)|clk_BUFGP         |   0.000|
L<13>       |   17.086(R)|clk_BUFGP         |   0.000|
L<14>       |   16.708(R)|clk_BUFGP         |   0.000|
L<15>       |   17.780(R)|clk_BUFGP         |   0.000|
Ram2OE      |    9.083(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.000|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   14.581|
SW<0>          |L<1>           |   15.239|
SW<0>          |L<2>           |   15.886|
SW<0>          |L<3>           |   14.479|
SW<0>          |L<4>           |   16.812|
SW<0>          |L<5>           |   15.902|
SW<0>          |L<6>           |   15.829|
SW<0>          |L<7>           |   14.053|
SW<0>          |L<8>           |   16.488|
SW<0>          |L<9>           |   15.878|
SW<0>          |L<10>          |   16.622|
SW<0>          |L<11>          |   16.753|
SW<0>          |L<12>          |   16.443|
SW<0>          |L<13>          |   15.480|
SW<0>          |L<14>          |   15.300|
SW<0>          |L<15>          |   16.690|
SW<1>          |L<0>           |   14.809|
SW<1>          |L<1>           |   14.770|
SW<1>          |L<2>           |   16.078|
SW<1>          |L<3>           |   14.695|
SW<1>          |L<4>           |   16.486|
SW<1>          |L<5>           |   15.387|
SW<1>          |L<6>           |   16.434|
SW<1>          |L<7>           |   14.893|
SW<1>          |L<8>           |   16.509|
SW<1>          |L<9>           |   15.580|
SW<1>          |L<10>          |   17.181|
SW<1>          |L<11>          |   17.130|
SW<1>          |L<12>          |   17.267|
SW<1>          |L<13>          |   16.418|
SW<1>          |L<14>          |   15.588|
SW<1>          |L<15>          |   16.310|
SW<2>          |L<0>           |   14.651|
SW<2>          |L<1>           |   14.062|
SW<2>          |L<2>           |   15.548|
SW<2>          |L<3>           |   13.700|
SW<2>          |L<4>           |   15.465|
SW<2>          |L<5>           |   14.596|
SW<2>          |L<6>           |   14.676|
SW<2>          |L<7>           |   13.217|
SW<2>          |L<8>           |   15.004|
SW<2>          |L<9>           |   15.208|
SW<2>          |L<10>          |   15.603|
SW<2>          |L<11>          |   15.393|
SW<2>          |L<12>          |   16.307|
SW<2>          |L<13>          |   14.547|
SW<2>          |L<14>          |   14.460|
SW<2>          |L<15>          |   15.395|
SW<12>         |L<0>           |   13.011|
SW<12>         |L<1>           |   12.386|
SW<12>         |L<2>           |   13.663|
SW<12>         |L<3>           |   13.888|
SW<12>         |L<4>           |   14.003|
SW<12>         |L<5>           |   13.311|
SW<12>         |L<6>           |   13.859|
SW<12>         |L<7>           |   14.450|
SW<12>         |L<8>           |   13.602|
SW<12>         |L<9>           |   13.001|
SW<12>         |L<10>          |   14.024|
SW<12>         |L<11>          |   14.921|
SW<12>         |L<12>          |   13.663|
SW<12>         |L<13>          |   12.957|
SW<12>         |L<14>          |   14.554|
SW<12>         |L<15>          |   16.328|
SW<13>         |L<0>           |   12.624|
SW<13>         |L<1>           |   12.240|
SW<13>         |L<2>           |   13.008|
SW<13>         |L<3>           |   13.598|
SW<13>         |L<4>           |   12.369|
SW<13>         |L<5>           |   12.111|
SW<13>         |L<6>           |   12.882|
SW<13>         |L<7>           |   14.024|
SW<13>         |L<8>           |   13.176|
SW<13>         |L<9>           |   11.842|
SW<13>         |L<10>          |   13.518|
SW<13>         |L<11>          |   13.902|
SW<13>         |L<12>          |   13.406|
SW<13>         |L<13>          |   12.078|
SW<13>         |L<14>          |   13.860|
SW<13>         |L<15>          |   15.164|
SW<14>         |L<0>           |   12.485|
SW<14>         |L<1>           |   12.028|
SW<14>         |L<2>           |   12.924|
SW<14>         |L<3>           |   11.527|
SW<14>         |L<4>           |   13.329|
SW<14>         |L<5>           |   12.545|
SW<14>         |L<6>           |   12.668|
SW<14>         |L<7>           |   12.558|
SW<14>         |L<8>           |   13.095|
SW<14>         |L<9>           |   12.578|
SW<14>         |L<10>          |   13.343|
SW<14>         |L<11>          |   13.812|
SW<14>         |L<12>          |   13.634|
SW<14>         |L<13>          |   12.747|
SW<14>         |L<14>          |   12.871|
SW<14>         |L<15>          |   13.690|
SW<15>         |L<0>           |   10.049|
SW<15>         |L<1>           |    9.822|
SW<15>         |L<2>           |   10.445|
SW<15>         |L<3>           |   11.397|
SW<15>         |L<4>           |    9.812|
SW<15>         |L<5>           |    9.861|
SW<15>         |L<6>           |   10.729|
SW<15>         |L<7>           |   12.117|
SW<15>         |L<8>           |   10.655|
SW<15>         |L<9>           |   10.395|
SW<15>         |L<10>          |   10.945|
SW<15>         |L<11>          |   11.435|
SW<15>         |L<12>          |   10.514|
SW<15>         |L<13>          |   10.776|
SW<15>         |L<14>          |   11.639|
SW<15>         |L<15>          |   12.880|
---------------+---------------+---------+


Analysis completed Sun Dec 07 05:02:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



