// Seed: 4202983478
module module_0 (
    output uwire id_0,
    input  tri1  id_1,
    input  tri   id_2
);
  assign id_0 = 1'b0;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd54,
    parameter id_2 = 32'd39
) (
    output tri id_0,
    input supply0 _id_1,
    input tri1 _id_2,
    input wire id_3,
    output tri0 id_4,
    output tri0 id_5
);
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  assign id_0 = -1;
  wire id_7;
  logic [id_2 : id_1] id_8 = 1;
  logic [7:0] id_9;
  assign id_8 = -1'h0;
  assign id_9[-1'b0|1] = 1'b0;
  assign id_8 = 1 == id_2;
endmodule
