// Seed: 2012654149
module module_0;
  assign id_1[1 : 1] = 1;
  assign id_1 = id_1;
  reg id_2;
  id_3 :
  assert property (@(posedge id_3 - 1) (1))
  else begin : LABEL_0
    id_2 <= 1;
  end
endmodule
module module_1 (
    input wor id_0,
    output supply1 id_1
);
  assign id_1 = 1'b0;
  assign id_1 = id_0;
  assign id_1 = 1;
  module_0 modCall_1 ();
  wire id_3;
  wire id_4;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
  wire id_21 = id_14;
endmodule
