Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 10:10:10 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file impl_top_timing_summary_routed.rpt -pb impl_top_timing_summary_routed.pb -rpx impl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : impl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
SYNTH-10   Warning   Wide multiplier                 3           
TIMING-18  Warning   Missing input or output delay   32          
TIMING-20  Warning   Non-clocked latch               32          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1024)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (9)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1024)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Complete_Mat_Mul/pipe_splitter/M_val_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.308        0.000                      0                 9019        0.028        0.000                      0                 9019        4.020        0.000                       0                  3759  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.308        0.000                      0                 9019        0.028        0.000                      0                 9019        4.020        0.000                       0                  3759  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.308ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.308ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.661ns  (logic 3.968ns (45.814%)  route 4.693ns (54.186%))
  Logic Levels:           14  (CARRY4=9 LUT2=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.553     5.074    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X46Y59         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y59         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_reg[2]/Q
                         net (fo=14, routed)          1.206     6.797    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y[2]
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.124     6.921 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry_i_2/O
                         net (fo=1, routed)           0.000     6.921    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry_i_2_n_1
    SLICE_X42Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     7.301 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry/CO[3]
                         net (fo=1, routed)           0.000     7.301    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry_n_1
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.418 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.418    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__0_n_1
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.535 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.535    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__1_n_1
    SLICE_X42Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.652 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.652    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__2_n_1
    SLICE_X42Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.871 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/n0_y_carry__3/O[0]
                         net (fo=9, routed)           1.047     8.919    Complete_Mat_Mul/idxr/n0_y[15]
    SLICE_X40Y63         LUT4 (Prop_lut4_I1_O)        0.295     9.214 r  Complete_Mat_Mul/idxr/i__carry__3_i_7/O
                         net (fo=1, routed)           0.000     9.214    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i__carry__1_i_4__2_0[1]
    SLICE_X40Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.764 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path11_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.764    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path11_inferred__0/i__carry__3_n_1
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.878 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path11_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.878    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path11_inferred__0/i__carry__4_n_1
    SLICE_X40Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.212 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path11_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           1.014    11.225    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path115_out[25]
    SLICE_X37Y62         LUT2 (Prop_lut2_I0_O)        0.303    11.528 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i__carry__2_i_8__1/O
                         net (fo=1, routed)           0.000    11.528    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i__carry__2_i_8__1_n_1
    SLICE_X37Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.060 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.934    12.994    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path10_inferred__0/i__carry__2_n_1
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    13.118 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_2__0/O
                         net (fo=1, routed)           0.493    13.611    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_2__0_n_1
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    13.735 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_1__0/O
                         net (fo=1, routed)           0.000    13.735    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_i_1__0_n_1
    SLICE_X44Y59         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.436    14.777    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/i_clk_IBUF_BUFG
    SLICE_X44Y59         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg/C
                         clock pessimism              0.272    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X44Y59         FDRE (Setup_fdre_C_D)        0.029    15.043    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[1].mult/y_path1_reg
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  1.308    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 4.078ns (47.474%)  route 4.512ns (52.526%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.549     5.070    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X30Y62         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[0]/Q
                         net (fo=13, routed)          1.079     6.667    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg_n_1_[0]
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.791    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry_i_4__0_n_1
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry/CO[3]
                         net (fo=1, routed)           0.000     7.323    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry_n_1
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__0_n_1
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.551 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.551    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__1_n_1
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.885 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__2/O[1]
                         net (fo=9, routed)           0.897     8.782    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[15]_0[1]
    SLICE_X35Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.835     9.617 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.617    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__2_n_1
    SLICE_X35Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.731 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.731    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__3_n_1
    SLICE_X35Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.845 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.009     9.854    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__4_n_1
    SLICE_X35Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.968 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.968    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__5_n_1
    SLICE_X35Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.207 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__6/O[2]
                         net (fo=3, routed)           1.067    11.274    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y0_inferred__0/i__carry__6_n_6
    SLICE_X34Y72         LUT2 (Prop_lut2_I0_O)        0.302    11.576 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i__carry__2_i_5__4/O
                         net (fo=1, routed)           0.000    11.576    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i__carry__2_i_5__4_n_1
    SLICE_X34Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.952 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path00_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.814    12.766    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path000_in
    SLICE_X28Y67         LUT5 (Prop_lut5_I2_O)        0.124    12.890 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_i_2/O
                         net (fo=1, routed)           0.646    13.536    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_i_2_n_1
    SLICE_X31Y60         LUT6 (Prop_lut6_I0_O)        0.124    13.660 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_i_1/O
                         net (fo=1, routed)           0.000    13.660    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_i_1_n_1
    SLICE_X31Y60         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.433    14.774    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X31Y60         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_reg/C
                         clock pessimism              0.273    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y60         FDRE (Setup_fdre_C_D)        0.029    15.041    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path0_reg
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -13.660    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.475ns  (logic 4.032ns (47.576%)  route 4.443ns (52.424%))
  Logic Levels:           14  (CARRY4=10 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.549     5.070    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X30Y62         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[0]/Q
                         net (fo=13, routed)          1.079     6.667    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg_n_1_[0]
    SLICE_X43Y67         LUT2 (Prop_lut2_I0_O)        0.124     6.791 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.791    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry_i_4__0_n_1
    SLICE_X43Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.323 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry/CO[3]
                         net (fo=1, routed)           0.000     7.323    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry_n_1
    SLICE_X43Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.437 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.437    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__0_n_1
    SLICE_X43Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.771 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/n0_y_carry__1/O[1]
                         net (fo=9, routed)           1.102     8.873    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_reg[11]_0[1]
    SLICE_X31Y63         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.686     9.559 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__0_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.559    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__0_i_10__0_n_1
    SLICE_X31Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.673 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.673    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__0_i_9__0_n_1
    SLICE_X31Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.787 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__1_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     9.787    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__1_i_10__0_n_1
    SLICE_X31Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.901 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     9.901    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__1_i_9__0_n_1
    SLICE_X31Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.015 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__2_i_10__0/CO[3]
                         net (fo=1, routed)           0.000    10.015    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__2_i_10__0_n_1
    SLICE_X31Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.328 f  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__2_i_9__0/O[3]
                         net (fo=2, routed)           0.903    11.230    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__2_i_9__0_n_5
    SLICE_X29Y65         LUT2 (Prop_lut2_I0_O)        0.306    11.536 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__2_i_5__0/O
                         net (fo=1, routed)           0.000    11.536    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__2_i_5__0_n_1
    SLICE_X29Y65         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.937 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10_carry__2/CO[3]
                         net (fo=1, routed)           0.870    12.808    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path10
    SLICE_X28Y67         LUT5 (Prop_lut5_I1_O)        0.124    12.932 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_i_2/O
                         net (fo=1, routed)           0.489    13.421    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_i_2_n_1
    SLICE_X30Y63         LUT6 (Prop_lut6_I0_O)        0.124    13.545 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_i_1/O
                         net (fo=1, routed)           0.000    13.545    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_i_1_n_1
    SLICE_X30Y63         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.430    14.771    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X30Y63         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_reg/C
                         clock pessimism              0.273    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X30Y63         FDRE (Setup_fdre_C_D)        0.079    15.088    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/y_path1_reg
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  1.543    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_dex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.045ns (12.641%)  route 7.222ns (87.359%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.556     5.077    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_dex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_dex_reg[2]/Q
                         net (fo=128, routed)         6.419    11.952    Complete_Mat_Mul/input_mem/Q[2]
    SLICE_X8Y6           MUXF7 (Prop_muxf7_S_O)       0.292    12.244 r  Complete_Mat_Mul/input_mem/L_val_reg[1]_i_3/O
                         net (fo=1, routed)           0.803    13.047    Complete_Mat_Mul/input_mem/L_val_reg[1]_i_3_n_1
    SLICE_X9Y8           LUT6 (Prop_lut6_I1_O)        0.297    13.344 r  Complete_Mat_Mul/input_mem/L_val[1]_i_1/O
                         net (fo=1, routed)           0.000    13.344    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/D[1]
    SLICE_X9Y8           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.449    14.790    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X9Y8           FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[1]/C
                         clock pessimism              0.180    14.970    
                         clock uncertainty           -0.035    14.935    
    SLICE_X9Y8           FDRE (Setup_fdre_C_D)        0.031    14.966    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[1]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -13.344    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.622ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.924ns  (logic 0.642ns (21.958%)  route 2.282ns (78.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.560     5.081    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X34Y37         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.310     6.910    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.124     7.034 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_33/O
                         net (fo=1, routed)           0.971     8.005    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[7]
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.536    14.877    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.260    15.137    
                         clock uncertainty           -0.035    15.101    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -5.474     9.627    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  1.622    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.885ns  (logic 0.642ns (22.256%)  route 2.243ns (77.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.560     5.081    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X34Y37         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.274     6.873    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X30Y35         LUT3 (Prop_lut3_I1_O)        0.124     6.997 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_35/O
                         net (fo=1, routed)           0.969     7.966    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[5]
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.536    14.877    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.260    15.137    
                         clock uncertainty           -0.035    15.101    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -5.474     9.627    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -7.966    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_dex_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.274ns  (logic 1.045ns (12.630%)  route 7.229ns (87.370%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.556     5.077    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X44Y51         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_dex_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_dex_reg[2]/Q
                         net (fo=128, routed)         6.627    12.160    Complete_Mat_Mul/input_mem/Q[2]
    SLICE_X8Y1           MUXF7 (Prop_muxf7_S_O)       0.292    12.452 r  Complete_Mat_Mul/input_mem/L_val_reg[20]_i_4/O
                         net (fo=1, routed)           0.602    13.054    Complete_Mat_Mul/input_mem/L_val_reg[20]_i_4_n_1
    SLICE_X10Y1          LUT6 (Prop_lut6_I3_O)        0.297    13.351 r  Complete_Mat_Mul/input_mem/L_val[20]_i_1/O
                         net (fo=1, routed)           0.000    13.351    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/D[20]
    SLICE_X10Y1          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.452    14.793    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X10Y1          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[20]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X10Y1          FDRE (Setup_fdre_C_D)        0.077    15.015    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/L_val_reg[20]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -13.351    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.636ns (23.931%)  route 2.022ns (76.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.560     5.081    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/aclk
    SLICE_X34Y37         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/NUMB_CMP/NOT_FAST.CMP/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=54, routed)          1.044     6.643    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/CARRYS_OUT[0]
    SLICE_X29Y35         LUT3 (Prop_lut3_I1_O)        0.118     6.761 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_40/O
                         net (fo=1, routed)           0.978     7.739    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[0]
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.536    14.877    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.260    15.137    
                         clock uncertainty           -0.035    15.101    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -5.676     9.425    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.425    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.700ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.580ns (20.376%)  route 2.267ns (79.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.560     5.081    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X32Y36         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=2, routed)           0.808     6.345    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/Q[15]
    SLICE_X32Y36         LUT3 (Prop_lut3_I0_O)        0.124     6.469 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/A_IP_DELAY/i_pipe/i_no_versal_es1_workaround.DSP_i_25/O
                         net (fo=2, routed)           1.458     7.928    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP_2[15]
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/A[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.536    14.877    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/aclk
    DSP48_X0Y14          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/CLK
                         clock pessimism              0.260    15.137    
                         clock uncertainty           -0.035    15.101    
    DSP48_X0Y14          DSP48E1 (Setup_dsp48e1_CLK_A[15])
                                                     -5.474     9.627    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP
  -------------------------------------------------------------------
                         required time                          9.627    
                         arrival time                          -7.928    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.705ns  (required time - arrival time)
  Source:                 Complete_Mat_Mul/input_mem/curr_R_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 1.794ns (23.160%)  route 5.952ns (76.840%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.535     5.056    Complete_Mat_Mul/input_mem/i_clk_IBUF_BUFG
    SLICE_X46Y74         FDRE                                         r  Complete_Mat_Mul/input_mem/curr_R_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  Complete_Mat_Mul/input_mem/curr_R_addr_reg[11]/Q
                         net (fo=4, routed)           1.424     6.998    Complete_Mat_Mul/input_mem/curr_R_addr[11]
    SLICE_X44Y70         LUT6 (Prop_lut6_I0_O)        0.124     7.122 r  Complete_Mat_Mul/input_mem/R_val[31]_i_23/O
                         net (fo=1, routed)           0.000     7.122    Complete_Mat_Mul/input_mem/R_val[31]_i_23_n_1
    SLICE_X44Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.523 r  Complete_Mat_Mul/input_mem/R_val_reg[31]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.523    Complete_Mat_Mul/input_mem/R_val_reg[31]_i_18_n_1
    SLICE_X44Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.637 r  Complete_Mat_Mul/input_mem/R_val_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.637    Complete_Mat_Mul/input_mem/R_val_reg[31]_i_8_n_1
    SLICE_X44Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.908 r  Complete_Mat_Mul/input_mem/R_val_reg[31]_i_3/CO[0]
                         net (fo=1, routed)           0.796     8.704    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[0]_0[0]
    SLICE_X42Y75         LUT4 (Prop_lut4_I1_O)        0.366     9.070 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val[31]_i_1/O
                         net (fo=33, routed)          3.732    12.802    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val
    SLICE_X11Y7          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.450    14.791    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/i_clk_IBUF_BUFG
    SLICE_X11Y7          FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[1]/C
                         clock pessimism              0.180    14.971    
                         clock uncertainty           -0.035    14.936    
    SLICE_X11Y7          FDRE (Setup_fdre_C_CE)      -0.429    14.507    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/R_val_reg[1]
  -------------------------------------------------------------------
                         required time                         14.507    
                         arrival time                         -12.802    
  -------------------------------------------------------------------
                         slack                                  1.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/o_mem_unit/wb_page_reg[1][26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.147%)  route 0.249ns (63.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.554     1.437    Complete_Mat_Mul/o_mem_unit/i_clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[1][26]/Q
                         net (fo=1, routed)           0.249     1.827    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.874     2.002    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.800    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.823%)  route 0.232ns (62.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.561     1.444    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X39Y38         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[18]/Q
                         net (fo=4, routed)           0.232     1.817    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_0[18]
    SLICE_X32Y39         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.830     1.957    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X32Y39         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X32Y39         FDRE (Hold_fdre_C_D)         0.075     1.783    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/o_result_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.241%)  route 0.182ns (58.759%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.555     1.438    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X32Y30         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/Q
                         net (fo=1, routed)           0.182     1.748    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/m_res[8]
    SLICE_X37Y31         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/o_result_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.823     1.950    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/i_clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/o_result_reg[8]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X37Y31         FDRE (Hold_fdre_C_D)         0.013     1.714    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/o_result_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.886%)  route 0.202ns (52.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.558     1.441    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X36Y33         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[0]/Q
                         net (fo=1, routed)           0.202     1.785    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_tdata[0]
    SLICE_X33Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata[0]_i_1_n_0
    SLICE_X33Y33         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.825     1.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X33Y33         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[0]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.091     1.794    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.560     1.443    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X40Y37         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_a_tdata_reg[24]/Q
                         net (fo=6, routed)           0.242     1.826    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]_0[1]
    SLICE_X35Y38         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.829     1.956    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/aclk
    SLICE_X35Y38         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.076     1.783    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/o_val_reg[val][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.087%)  route 0.229ns (61.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.558     1.441    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/i_clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/o_val_reg[val][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[1].acc_seg/o_val_reg[val][9]/Q
                         net (fo=3, routed)           0.229     1.811    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_b_tdata[9]
    SLICE_X34Y35         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.826     1.953    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X34Y35         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[9]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.063     1.767    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_b_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.767    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[val][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.035%)  route 0.192ns (53.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.557     1.440    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/i_clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[val][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/seg_gen[0].acc_seg/o_val_reg[val][1]/Q
                         net (fo=3, routed)           0.192     1.796    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/s_axis_a_tdata[1]
    SLICE_X36Y33         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.825     1.952    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X36Y33         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[1]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y33         FDRE (Hold_fdre_C_D)         0.047     1.750    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg1_a_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/o_mem_unit/wb_page_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.711%)  route 0.230ns (64.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.557     1.440    Complete_Mat_Mul/o_mem_unit/i_clk_IBUF_BUFG
    SLICE_X49Y81         FDRE                                         r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.128     1.568 r  Complete_Mat_Mul/o_mem_unit/wb_page_reg[2][8]/Q
                         net (fo=1, routed)           0.230     1.799    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[18]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.874     2.002    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.504    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.243     1.747    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/idxr/vals_reg[alpha_z][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/idxr/o_vals_reg[alpha_z][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.655%)  route 0.254ns (64.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.562     1.445    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  Complete_Mat_Mul/idxr/vals_reg[alpha_z][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Complete_Mat_Mul/idxr/vals_reg[alpha_z][10]/Q
                         net (fo=2, routed)           0.254     1.841    Complete_Mat_Mul/idxr/vals_reg[alpha_z][10]
    SLICE_X36Y47         FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[alpha_z][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.833     1.960    Complete_Mat_Mul/idxr/i_clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  Complete_Mat_Mul/idxr/o_vals_reg[alpha_z][10]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.070     1.786    Complete_Mat_Mul/idxr/o_vals_reg[alpha_z][10]
  -------------------------------------------------------------------
                         required time                         -1.786    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.688%)  route 0.212ns (62.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.561     1.444    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/aclk
    SLICE_X39Y38         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y38         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/need_combiner.use_2to1.skid_buffer_combiner/gen_has_z_tready.reg2_b_tdata_reg[19]/Q
                         net (fo=4, routed)           0.212     1.784    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[22]_0[19]
    SLICE_X35Y38         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.829     1.956    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/aclk
    SLICE_X35Y38         FDRE                                         r  Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]/C
                         clock pessimism             -0.249     1.707    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.021     1.728    Complete_Mat_Mul/pipe_gen[0].Pipeline/acc_buff/add_core/add_gen[0].add_unit/fp_adder/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/B_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y8   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   Complete_Mat_Mul/input_mem/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y29  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][4]_srl4/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.170ns  (logic 5.562ns (32.394%)  route 11.608ns (67.606%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          6.106     7.570    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X48Y79         MUXF7 (Prop_muxf7_S_O)       0.296     7.866 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.866    Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_2_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     7.970 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.502    13.472    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.698    17.170 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.170    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.419ns  (logic 5.576ns (33.959%)  route 10.843ns (66.041%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.442     6.894    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X49Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.018 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.018    Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_6_n_1
    SLICE_X49Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     7.230 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.230    Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_3_n_1
    SLICE_X49Y77         MUXF8 (Prop_muxf8_I1_O)      0.094     7.324 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.401    12.726    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.693    16.419 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    16.419    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.947ns  (logic 5.565ns (34.896%)  route 10.382ns (65.104%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          5.575     7.039    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X48Y76         MUXF7 (Prop_muxf7_S_O)       0.296     7.335 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.335    Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_2_n_1
    SLICE_X48Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     7.439 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.807    12.246    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.701    15.947 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.947    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.810ns  (logic 5.560ns (35.168%)  route 10.250ns (64.832%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          5.917     7.380    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X49Y79         MUXF7 (Prop_muxf7_S_O)       0.296     7.676 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.676    Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_2_n_1
    SLICE_X49Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     7.780 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.333    12.113    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.696    15.810 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    15.810    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.530ns  (logic 5.570ns (35.868%)  route 9.960ns (64.132%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          5.386     6.849    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X49Y76         MUXF7 (Prop_muxf7_S_O)       0.296     7.145 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.145    Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_2_n_1
    SLICE_X49Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     7.249 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.574    11.823    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.706    15.530 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.530    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.504ns  (logic 5.588ns (36.045%)  route 9.915ns (63.955%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.727     7.180    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X48Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.304 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.304    Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_7_n_1
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     7.521 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.521    Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_3_n_1
    SLICE_X48Y78         MUXF8 (Prop_muxf8_I1_O)      0.094     7.615 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.188    11.803    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.701    15.504 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.504    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.296ns  (logic 5.584ns (36.507%)  route 9.712ns (63.493%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=60, routed)          5.480     6.941    Complete_Mat_Mul/o_mem_unit/sw_IBUF[1]
    SLICE_X48Y77         LUT6 (Prop_lut6_I2_O)        0.124     7.065 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.065    Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_6_n_1
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     7.277 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.277    Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_3_n_1
    SLICE_X48Y77         MUXF8 (Prop_muxf8_I1_O)      0.094     7.371 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.232    11.603    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.693    15.296 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.296    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.211ns  (logic 5.615ns (36.912%)  route 9.596ns (63.088%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.822     7.275    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X50Y78         LUT6 (Prop_lut6_I4_O)        0.124     7.399 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.399    Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_4_n_1
    SLICE_X50Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     7.640 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.640    Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_2_n_1
    SLICE_X50Y78         MUXF8 (Prop_muxf8_I0_O)      0.098     7.738 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.775    11.512    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.699    15.211 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.211    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.773ns  (logic 5.561ns (37.639%)  route 9.213ns (62.361%))
  Logic Levels:           4  (IBUF=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=30, routed)          4.999     6.462    Complete_Mat_Mul/o_mem_unit/sw_IBUF[2]
    SLICE_X48Y74         MUXF7 (Prop_muxf7_S_O)       0.296     6.758 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     6.758    Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_2_n_1
    SLICE_X48Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     6.862 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.214    11.077    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.697    14.773 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.773    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.631ns  (logic 5.625ns (38.447%)  route 9.006ns (61.553%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          5.589     7.041    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X50Y77         LUT6 (Prop_lut6_I4_O)        0.124     7.165 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_5/O
                         net (fo=1, routed)           0.000     7.165    Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_5_n_1
    SLICE_X50Y77         MUXF7 (Prop_muxf7_I1_O)      0.247     7.412 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.412    Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_2_n_1
    SLICE_X50Y77         MUXF8 (Prop_muxf8_I0_O)      0.098     7.510 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.417    10.928    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.703    14.631 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    14.631    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.336ns  (logic 1.576ns (36.337%)  route 2.761ns (63.663%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.126     2.335    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X48Y75         MUXF8 (Prop_muxf8_S_O)       0.080     2.415 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.635     3.050    LED_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.286     4.336 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.336    LED[12]
    P3                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.424ns  (logic 1.565ns (35.372%)  route 2.859ns (64.628%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.193     2.403    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X51Y78         MUXF8 (Prop_muxf8_S_O)       0.080     2.483 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.666     3.149    LED_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.275     4.424 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.424    LED[13]
    N3                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.486ns  (logic 1.573ns (35.067%)  route 2.913ns (64.933%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.054     2.264    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X49Y75         MUXF8 (Prop_muxf8_S_O)       0.080     2.344 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.859     3.202    LED_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.283     4.486 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.486    LED[14]
    P1                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.600ns  (logic 1.653ns (35.936%)  route 2.947ns (64.064%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=60, routed)          1.964     2.193    Complete_Mat_Mul/o_mem_unit/sw_IBUF[1]
    SLICE_X48Y73         LUT6 (Prop_lut6_I2_O)        0.045     2.238 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_6/O
                         net (fo=1, routed)           0.000     2.238    Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_6_n_1
    SLICE_X48Y73         MUXF7 (Prop_muxf7_I0_O)      0.062     2.300 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.000     2.300    Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_3_n_1
    SLICE_X48Y73         MUXF8 (Prop_muxf8_I1_O)      0.019     2.319 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.983     3.302    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.298     4.600 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.600    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.800ns  (logic 1.585ns (33.021%)  route 3.215ns (66.979%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.049     2.258    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X50Y75         MUXF8 (Prop_muxf8_S_O)       0.081     2.339 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.166     3.505    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.294     4.800 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.800    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.830ns  (logic 1.568ns (32.463%)  route 3.262ns (67.537%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.120     2.329    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X50Y77         MUXF8 (Prop_muxf8_S_O)       0.081     2.410 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.142     3.552    LED_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.277     4.830 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.830    LED[9]
    V3                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.071ns  (logic 1.563ns (30.828%)  route 3.508ns (69.172%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.193     2.403    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X50Y78         MUXF8 (Prop_muxf8_S_O)       0.081     2.484 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.315     3.798    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.273     5.071 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.071    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.127ns  (logic 1.633ns (31.846%)  route 3.494ns (68.154%))
  Logic Levels:           5  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=60, routed)          2.064     2.285    Complete_Mat_Mul/o_mem_unit/sw_IBUF[0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I4_O)        0.045     2.330 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     2.330    Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_4_n_1
    SLICE_X48Y74         MUXF7 (Prop_muxf7_I0_O)      0.071     2.401 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     2.401    Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_2_n_1
    SLICE_X48Y74         MUXF8 (Prop_muxf8_I0_O)      0.023     2.424 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.430     3.854    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.273     5.127 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.127    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.134ns  (logic 1.559ns (30.359%)  route 3.575ns (69.641%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.047     2.257    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X48Y77         MUXF8 (Prop_muxf8_S_O)       0.080     2.337 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.528     3.865    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.269     5.134 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.134    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_btn
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.289ns  (logic 1.572ns (29.724%)  route 3.717ns (70.276%))
  Logic Levels:           3  (IBUF=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_btn (IN)
                         net (fo=0)                   0.000     0.000    i_btn
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  i_btn_IBUF_inst/O
                         net (fo=15, routed)          2.043     2.252    Complete_Mat_Mul/o_mem_unit/i_btn_IBUF
    SLICE_X49Y76         MUXF8 (Prop_muxf8_S_O)       0.080     2.332 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.006    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.283     5.289 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.289    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.160ns  (logic 5.005ns (41.158%)  route 7.155ns (58.842%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.595     5.116    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     5.998 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.754     7.752    Complete_Mat_Mul/o_mem_unit/read_page[1]_77[23]
    SLICE_X49Y77         LUT6 (Prop_lut6_I3_O)        0.124     7.876 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.876    Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_6_n_1
    SLICE_X49Y77         MUXF7 (Prop_muxf7_I0_O)      0.212     8.088 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.088    Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_3_n_1
    SLICE_X49Y77         MUXF8 (Prop_muxf8_I1_O)      0.094     8.182 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           5.401    13.583    LED_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.693    17.276 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.276    LED[7]
    V14                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 5.015ns (41.366%)  route 7.109ns (58.634%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.592     5.113    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y13         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[22])
                                                      0.882     5.995 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[22]
                         net (fo=1, routed)           1.606     7.602    Complete_Mat_Mul/o_mem_unit/read_page[4]_80[22]
    SLICE_X48Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.726 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.726    Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_7_n_1
    SLICE_X48Y79         MUXF7 (Prop_muxf7_I1_O)      0.217     7.943 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.943    Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_3_n_1
    SLICE_X48Y79         MUXF8 (Prop_muxf8_I1_O)      0.094     8.037 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.502    13.539    LED_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.698    17.237 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.237    LED[6]
    U14                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.550ns  (logic 5.013ns (43.401%)  route 6.537ns (56.599%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.595     5.116    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[26])
                                                      0.882     5.998 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[26]
                         net (fo=1, routed)           1.730     7.728    Complete_Mat_Mul/o_mem_unit/read_page[2]_78[19]
    SLICE_X48Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.852 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.852    Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_6_n_1
    SLICE_X48Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     8.064 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.064    Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_3_n_1
    SLICE_X48Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     8.158 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.807    12.966    LED_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.701    16.667 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.667    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.203ns  (logic 5.018ns (44.797%)  route 6.184ns (55.203%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.595     5.116    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      0.882     5.998 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[28]
                         net (fo=1, routed)           1.610     7.609    Complete_Mat_Mul/o_mem_unit/read_page[2]_78[21]
    SLICE_X49Y76         LUT6 (Prop_lut6_I1_O)        0.124     7.733 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.733    Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_6_n_1
    SLICE_X49Y76         MUXF7 (Prop_muxf7_I0_O)      0.212     7.945 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.945    Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_3_n_1
    SLICE_X49Y76         MUXF8 (Prop_muxf8_I1_O)      0.094     8.039 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.574    12.613    LED_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.706    16.319 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.319    LED[5]
    U15                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.021ns  (logic 5.041ns (45.741%)  route 5.980ns (54.259%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.595     5.116    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      0.882     5.998 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           1.747     7.746    Complete_Mat_Mul/o_mem_unit/read_page[2]_78[2]
    SLICE_X48Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.870 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.870    Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_4_n_1
    SLICE_X48Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     8.108 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.000     8.108    Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_2_n_1
    SLICE_X48Y77         MUXF8 (Prop_muxf8_I0_O)      0.104     8.212 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.232    12.444    LED_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.693    16.137 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.137    LED[2]
    U19                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.991ns  (logic 5.044ns (45.893%)  route 5.947ns (54.107%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.587     5.108    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X2Y28         RAMB18E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y28         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     5.990 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.614     7.604    Complete_Mat_Mul/o_mem_unit/bram_n_504
    SLICE_X49Y79         LUT6 (Prop_lut6_I5_O)        0.124     7.728 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.728    Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_4_n_1
    SLICE_X49Y79         MUXF7 (Prop_muxf7_I0_O)      0.238     7.966 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.966    Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_2_n_1
    SLICE_X49Y79         MUXF8 (Prop_muxf8_I0_O)      0.104     8.070 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.333    12.403    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.696    16.099 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.099    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.897ns  (logic 5.018ns (46.045%)  route 5.880ns (53.955%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.586     5.107    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y14         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      0.882     5.989 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[16]
                         net (fo=1, routed)           1.692     7.681    Complete_Mat_Mul/o_mem_unit/read_page[5]_81[20]
    SLICE_X48Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.805 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.805    Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_7_n_1
    SLICE_X48Y78         MUXF7 (Prop_muxf7_I1_O)      0.217     8.022 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.022    Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_3_n_1
    SLICE_X48Y78         MUXF8 (Prop_muxf8_I1_O)      0.094     8.116 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.188    12.304    LED_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.701    16.005 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.005    LED[4]
    W18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.825ns  (logic 5.045ns (46.604%)  route 5.780ns (53.396%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.595     5.116    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.882     5.998 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[9]
                         net (fo=1, routed)           1.566     7.564    Complete_Mat_Mul/o_mem_unit/read_page[2]_78[0]
    SLICE_X48Y74         LUT6 (Prop_lut6_I1_O)        0.124     7.688 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.000     7.688    Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_4_n_1
    SLICE_X48Y74         MUXF7 (Prop_muxf7_I0_O)      0.238     7.926 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.000     7.926    Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_2_n_1
    SLICE_X48Y74         MUXF8 (Prop_muxf8_I0_O)      0.104     8.030 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.214    12.244    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.697    15.941 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.941    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.537ns  (logic 5.002ns (47.467%)  route 5.535ns (52.533%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.595     5.116    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     5.998 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.761     7.759    Complete_Mat_Mul/o_mem_unit/read_page[1]_77[27]
    SLICE_X50Y78         LUT6 (Prop_lut6_I3_O)        0.124     7.883 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_6/O
                         net (fo=1, routed)           0.000     7.883    Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_6_n_1
    SLICE_X50Y78         MUXF7 (Prop_muxf7_I0_O)      0.209     8.092 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_3/O
                         net (fo=1, routed)           0.000     8.092    Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_3_n_1
    SLICE_X50Y78         MUXF8 (Prop_muxf8_I1_O)      0.088     8.180 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.775    11.955    LED_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.699    15.654 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.654    LED[11]
    U3                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 5.028ns (49.943%)  route 5.040ns (50.057%))
  Logic Levels:           4  (LUT6=1 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.590     5.111    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      0.882     5.993 r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[21]
                         net (fo=1, routed)           1.619     7.612    Complete_Mat_Mul/o_mem_unit/read_page[7]_83[26]
    SLICE_X50Y75         LUT6 (Prop_lut6_I0_O)        0.124     7.736 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.000     7.736    Complete_Mat_Mul/o_mem_unit/LED_OBUF[10]_inst_i_7_n_1
    SLICE_X50Y75         MUXF7 (Prop_muxf7_I1_O)      0.214     7.950 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.950    Complete_Mat_Mul/o_mem_unit/LED_OBUF[10]_inst_i_3_n_1
    SLICE_X50Y75         MUXF8 (Prop_muxf8_I1_O)      0.088     8.038 r  Complete_Mat_Mul/o_mem_unit/LED_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.421    11.459    LED_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.720    15.180 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    15.180    LED[10]
    W3                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.275ns (81.772%)  route 0.061ns (18.228%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.595     1.478    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/Q
                         net (fo=2, routed)           0.061     1.703    Complete_Mat_Mul/pipe_splitter/Q[11]
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1_n_6
    SLICE_X61Y48         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.308ns (83.401%)  route 0.061ns (16.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.595     1.478    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][11]/Q
                         net (fo=2, routed)           0.061     1.703    Complete_Mat_Mul/pipe_splitter/Q[11]
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.847 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1_n_5
    SLICE_X61Y48         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.279ns (74.751%)  route 0.094ns (25.249%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.594     1.477    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][1]/Q
                         net (fo=2, routed)           0.094     1.735    Complete_Mat_Mul/pipe_splitter/Q[1]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1_n_8
    SLICE_X61Y46         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.576%)  route 0.121ns (32.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.596     1.479    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X62Y49         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][15]/Q
                         net (fo=2, routed)           0.121     1.741    Complete_Mat_Mul/pipe_splitter/Q[15]
    SLICE_X61Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][16]_i_1_n_6
    SLICE_X61Y49         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.274ns (70.610%)  route 0.114ns (29.390%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.595     1.478    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y48         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y48         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][10]/Q
                         net (fo=2, routed)           0.114     1.756    Complete_Mat_Mul/pipe_splitter/Q[10]
    SLICE_X61Y48         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.866 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.866    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][12]_i_1_n_7
    SLICE_X61Y48         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.272ns (69.735%)  route 0.118ns (30.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.593     1.476    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y51         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y51         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][24]/Q
                         net (fo=2, routed)           0.118     1.758    Complete_Mat_Mul/pipe_splitter/Q[24]
    SLICE_X61Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][24]_i_1_n_5
    SLICE_X61Y51         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.272ns (69.333%)  route 0.120ns (30.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.593     1.476    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y50         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y50         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][20]/Q
                         net (fo=2, routed)           0.120     1.761    Complete_Mat_Mul/pipe_splitter/Q[20]
    SLICE_X61Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]_i_1_n_5
    SLICE_X61Y50         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.272ns (69.333%)  route 0.120ns (30.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.593     1.476    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y52         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][28]/Q
                         net (fo=2, routed)           0.120     1.761    Complete_Mat_Mul/pipe_splitter/Q[28]
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28]_i_1_n_5
    SLICE_X61Y52         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.272ns (69.333%)  route 0.120ns (30.667%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.594     1.477    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y46         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y46         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][4]/Q
                         net (fo=2, routed)           0.120     1.761    Complete_Mat_Mul/pipe_splitter/Q[4]
    SLICE_X61Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]_i_1_n_5
    SLICE_X61Y46         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.279ns (70.389%)  route 0.117ns (29.611%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        0.592     1.475    Complete_Mat_Mul/pipe_splitter/i_clk_IBUF_BUFG
    SLICE_X60Y53         FDRE                                         r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y53         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  Complete_Mat_Mul/pipe_splitter/o_split_vals_reg[0][29]/Q
                         net (fo=2, routed)           0.117     1.757    Complete_Mat_Mul/pipe_splitter/Q[29]
    SLICE_X61Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][31]_i_1_n_8
    SLICE_X61Y53         LDCE                                         r  Complete_Mat_Mul/pipe_splitter/next_split_vals_reg[0][29]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           164 Endpoints
Min Delay           164 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.050ns  (logic 1.466ns (20.794%)  route 5.584ns (79.206%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           5.584     7.050    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.960ns  (logic 1.459ns (20.961%)  route 5.501ns (79.039%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           5.501     6.960    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.767ns  (logic 1.451ns (21.440%)  route 5.316ns (78.560%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=8, routed)           5.316     6.767    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.752ns  (logic 1.459ns (21.605%)  route 5.294ns (78.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=8, routed)           5.294     6.752    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 1.466ns (21.841%)  route 5.246ns (78.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           5.246     6.712    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.466     4.807    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 1.450ns (21.749%)  route 5.216ns (78.251%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           5.216     6.666    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.658ns  (logic 1.448ns (21.756%)  route 5.209ns (78.244%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.209     6.658    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.472     4.813    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.651ns  (logic 1.450ns (21.798%)  route 5.201ns (78.202%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=8, routed)           5.201     6.651    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.643ns  (logic 1.448ns (21.806%)  route 5.194ns (78.194%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=8, routed)           5.194     6.643    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.632ns  (logic 1.466ns (22.105%)  route 5.166ns (77.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.809ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=8, routed)           5.166     6.632    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.468     4.809    Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y16         RAMB36E1                                     r  Complete_Mat_Mul/o_mem_unit/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[0]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][0]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[10]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][10]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[11]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][11]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[12]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][12]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[13]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][13]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[14]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][14]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[15]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][15]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[16]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][16]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[17]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][17]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK

Slack:                    inf
  Source:                 Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                            (internal pin)
  Destination:            Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y11          DSP48E1                      0.000     0.000 r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[0].use_dsp.use_dsp48e1.iDSP48E1/ACOUT[18]
                         net (fo=1, routed)           0.002     0.002    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/acout[0,0][18]
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/ACIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=3759, routed)        1.648     5.169    Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X0Y12          DSP48E1                                      r  Complete_Mat_Mul/pipe_gen[0].Pipeline/mult_core/mul_gen[0].mult/multiplier/fp_mult/inst/i_synth/MULT.OP/i_non_prim.MULT/MULT_GEN_VARIANT.FIX_MULT/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP[0].bppDSP[1].use_dsp.use_dsp48e1.iDSP48E1/CLK





