vendor_name = ModelSim
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst2.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.cmp
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData_inst.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.cmp
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst_inst.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux32to1.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/dec5p1.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/array32.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/reg.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/addSub.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/mux2to1.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/PC.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/regBank.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/signalExtensor.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/controller.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/flipflop.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/ULA.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/opULA.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/MIPS.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.mif
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.qip
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.mif
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.qip
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memData.vhd
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/memInst.hex
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/shifter.vhd
source_file = 1, MIPS.hex
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/MIPS.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Huberto/Documents/GitHub/VHDL-MIPS-Pipeline/db/altsyncram_74d1.tdf
design_name = MIPS
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a0\, memD|altsyncram_component|auto_generated|ram_block1a0, MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a4\, memD|altsyncram_component|auto_generated|ram_block1a4, MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a8\, memD|altsyncram_component|auto_generated|ram_block1a8, MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a12\, memD|altsyncram_component|auto_generated|ram_block1a12, MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a16\, memD|altsyncram_component|auto_generated|ram_block1a16, MIPS, 1
instance = comp, \ULA1|Add2~10\, ULA1|Add2~10, MIPS, 1
instance = comp, \ULA1|Add2~12\, ULA1|Add2~12, MIPS, 1
instance = comp, \ULA1|Add2~14\, ULA1|Add2~14, MIPS, 1
instance = comp, \ULA1|Add2~16\, ULA1|Add2~16, MIPS, 1
instance = comp, \ULA1|Add2~24\, ULA1|Add2~24, MIPS, 1
instance = comp, \ULA1|Add2~26\, ULA1|Add2~26, MIPS, 1
instance = comp, \ULA1|Add2~34\, ULA1|Add2~34, MIPS, 1
instance = comp, \ULA1|Add2~46\, ULA1|Add2~46, MIPS, 1
instance = comp, \ULA1|Add2~54\, ULA1|Add2~54, MIPS, 1
instance = comp, \ULA1|Add2~60\, ULA1|Add2~60, MIPS, 1
instance = comp, \ULA1|Add1~2\, ULA1|Add1~2, MIPS, 1
instance = comp, \ULA1|Add0~4\, ULA1|Add0~4, MIPS, 1
instance = comp, \ULA1|Add1~8\, ULA1|Add1~8, MIPS, 1
instance = comp, \ULA1|Add0~8\, ULA1|Add0~8, MIPS, 1
instance = comp, \ULA1|Add0~12\, ULA1|Add0~12, MIPS, 1
instance = comp, \ULA1|Add1~14\, ULA1|Add1~14, MIPS, 1
instance = comp, \ULA1|Add0~16\, ULA1|Add0~16, MIPS, 1
instance = comp, \ULA1|Add1~20\, ULA1|Add1~20, MIPS, 1
instance = comp, \ULA1|Add0~22\, ULA1|Add0~22, MIPS, 1
instance = comp, \ULA1|Add1~24\, ULA1|Add1~24, MIPS, 1
instance = comp, \ULA1|Add1~26\, ULA1|Add1~26, MIPS, 1
instance = comp, \ULA1|Add0~26\, ULA1|Add0~26, MIPS, 1
instance = comp, \ULA1|Add0~28\, ULA1|Add0~28, MIPS, 1
instance = comp, \ULA1|Add1~34\, ULA1|Add1~34, MIPS, 1
instance = comp, \ULA1|Add1~38\, ULA1|Add1~38, MIPS, 1
instance = comp, \ULA1|Add0~38\, ULA1|Add0~38, MIPS, 1
instance = comp, \ULA1|Add1~40\, ULA1|Add1~40, MIPS, 1
instance = comp, \ULA1|Add1~44\, ULA1|Add1~44, MIPS, 1
instance = comp, \ULA1|Add0~44\, ULA1|Add0~44, MIPS, 1
instance = comp, \ULA1|Add0~46\, ULA1|Add0~46, MIPS, 1
instance = comp, \ULA1|Add1~50\, ULA1|Add1~50, MIPS, 1
instance = comp, \ULA1|Add1~52\, ULA1|Add1~52, MIPS, 1
instance = comp, \ULA1|Add0~54\, ULA1|Add0~54, MIPS, 1
instance = comp, \ULA1|Add0~56\, ULA1|Add0~56, MIPS, 1
instance = comp, \ULA1|Add0~58\, ULA1|Add0~58, MIPS, 1
instance = comp, \ULA1|Add0~60\, ULA1|Add0~60, MIPS, 1
instance = comp, \ULA1|Add1~60\, ULA1|Add1~60, MIPS, 1
instance = comp, \ULA1|Add1~62\, ULA1|Add1~62, MIPS, 1
instance = comp, \PIPE3|Temp[73]\, PIPE3|Temp[73], MIPS, 1
instance = comp, \PIPE3|Temp[81]\, PIPE3|Temp[81], MIPS, 1
instance = comp, \PCP4|Add0~16\, PCP4|Add0~16, MIPS, 1
instance = comp, \PCP4|Add0~18\, PCP4|Add0~18, MIPS, 1
instance = comp, \PIPE3|Temp[79]\, PIPE3|Temp[79], MIPS, 1
instance = comp, \PIPE3|Temp[78]\, PIPE3|Temp[78], MIPS, 1
instance = comp, \PIPE3|Temp[76]\, PIPE3|Temp[76], MIPS, 1
instance = comp, \PIPE3|Temp[77]\, PIPE3|Temp[77], MIPS, 1
instance = comp, \PIPE3|Temp[73]~12\, PIPE3|Temp[73]~12, MIPS, 1
instance = comp, \PIPE3|Temp[76]~18\, PIPE3|Temp[76]~18, MIPS, 1
instance = comp, \PIPE3|Temp[77]~20\, PIPE3|Temp[77]~20, MIPS, 1
instance = comp, \PIPE3|Temp[78]~22\, PIPE3|Temp[78]~22, MIPS, 1
instance = comp, \PIPE3|Temp[79]~24\, PIPE3|Temp[79]~24, MIPS, 1
instance = comp, \PIPE3|Temp[80]~26\, PIPE3|Temp[80]~26, MIPS, 1
instance = comp, \PIPE3|Temp[81]~28\, PIPE3|Temp[81]~28, MIPS, 1
instance = comp, \PIPE4|Temp[7]\, PIPE4|Temp[7], MIPS, 1
instance = comp, \PIPE4|Temp[10]\, PIPE4|Temp[10], MIPS, 1
instance = comp, \PIPE4|Temp[19]\, PIPE4|Temp[19], MIPS, 1
instance = comp, \PIPE4|Temp[34]\, PIPE4|Temp[34], MIPS, 1
instance = comp, \PIPE3|Temp[51]\, PIPE3|Temp[51], MIPS, 1
instance = comp, \PIPE3|Temp[66]\, PIPE3|Temp[66], MIPS, 1
instance = comp, \PIPE3|Temp[106]\, PIPE3|Temp[106], MIPS, 1
instance = comp, \ULA1|ShiftRight2~49\, ULA1|ShiftRight2~49, MIPS, 1
instance = comp, \ULA1|ShiftRight2~52\, ULA1|ShiftRight2~52, MIPS, 1
instance = comp, \ULA1|ShiftRight0~0\, ULA1|ShiftRight0~0, MIPS, 1
instance = comp, \ULA1|sig_output~8\, ULA1|sig_output~8, MIPS, 1
instance = comp, \ULA1|sig_output~9\, ULA1|sig_output~9, MIPS, 1
instance = comp, \ULA1|sig_output~10\, ULA1|sig_output~10, MIPS, 1
instance = comp, \ULA1|sig_output~12\, ULA1|sig_output~12, MIPS, 1
instance = comp, \ULA1|Mux30~2\, ULA1|Mux30~2, MIPS, 1
instance = comp, \ULA1|ShiftRight0~24\, ULA1|ShiftRight0~24, MIPS, 1
instance = comp, \ULA1|sig_output~25\, ULA1|sig_output~25, MIPS, 1
instance = comp, \ULA1|Mux29~16\, ULA1|Mux29~16, MIPS, 1
instance = comp, \ULA1|sig_output~26\, ULA1|sig_output~26, MIPS, 1
instance = comp, \ULA1|Mux28~0\, ULA1|Mux28~0, MIPS, 1
instance = comp, \ULA1|Mux28~1\, ULA1|Mux28~1, MIPS, 1
instance = comp, \ULA1|ShiftRight2~83\, ULA1|ShiftRight2~83, MIPS, 1
instance = comp, \ULA1|Mux28~2\, ULA1|Mux28~2, MIPS, 1
instance = comp, \ULA1|ShiftRight0~42\, ULA1|ShiftRight0~42, MIPS, 1
instance = comp, \ULA1|ShiftRight0~46\, ULA1|ShiftRight0~46, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~8\, ULA1|ShiftLeft0~8, MIPS, 1
instance = comp, \ULA1|sig_output~30\, ULA1|sig_output~30, MIPS, 1
instance = comp, \ULA1|Mux27~4\, ULA1|Mux27~4, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~10\, ULA1|ShiftLeft0~10, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~11\, ULA1|ShiftLeft0~11, MIPS, 1
instance = comp, \ULA1|sig_output~33\, ULA1|sig_output~33, MIPS, 1
instance = comp, \ULA1|Mux26~20\, ULA1|Mux26~20, MIPS, 1
instance = comp, \ULA1|ShiftRight0~55\, ULA1|ShiftRight0~55, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~15\, ULA1|ShiftLeft1~15, MIPS, 1
instance = comp, \ULA1|sig_output~34\, ULA1|sig_output~34, MIPS, 1
instance = comp, \ULA1|sig_output~36\, ULA1|sig_output~36, MIPS, 1
instance = comp, \ULA1|Mux25~4\, ULA1|Mux25~4, MIPS, 1
instance = comp, \ULA1|Mux25~5\, ULA1|Mux25~5, MIPS, 1
instance = comp, \ULA1|sig_output~37\, ULA1|sig_output~37, MIPS, 1
instance = comp, \ULA1|Mux24~8\, ULA1|Mux24~8, MIPS, 1
instance = comp, \ULA1|Mux24~9\, ULA1|Mux24~9, MIPS, 1
instance = comp, \ULA1|sig_output~40\, ULA1|sig_output~40, MIPS, 1
instance = comp, \ULA1|Mux23~5\, ULA1|Mux23~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~64\, ULA1|ShiftRight0~64, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~29\, ULA1|ShiftLeft0~29, MIPS, 1
instance = comp, \ULA1|Mux22~4\, ULA1|Mux22~4, MIPS, 1
instance = comp, \ULA1|Mux21~8\, ULA1|Mux21~8, MIPS, 1
instance = comp, \ULA1|sig_output~47\, ULA1|sig_output~47, MIPS, 1
instance = comp, \ULA1|Mux21~12\, ULA1|Mux21~12, MIPS, 1
instance = comp, \ULA1|Mux21~13\, ULA1|Mux21~13, MIPS, 1
instance = comp, \ULA1|sig_output~48\, ULA1|sig_output~48, MIPS, 1
instance = comp, \ULA1|ShiftRight0~66\, ULA1|ShiftRight0~66, MIPS, 1
instance = comp, \ULA1|sig_output~49\, ULA1|sig_output~49, MIPS, 1
instance = comp, \ULA1|ShiftRight0~67\, ULA1|ShiftRight0~67, MIPS, 1
instance = comp, \ULA1|sig_output~51\, ULA1|sig_output~51, MIPS, 1
instance = comp, \ULA1|sig_output~52\, ULA1|sig_output~52, MIPS, 1
instance = comp, \ULA1|ShiftRight2~88\, ULA1|ShiftRight2~88, MIPS, 1
instance = comp, \ULA1|Mux19~5\, ULA1|Mux19~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~69\, ULA1|ShiftRight0~69, MIPS, 1
instance = comp, \ULA1|sig_output~56\, ULA1|sig_output~56, MIPS, 1
instance = comp, \ULA1|Mux17~4\, ULA1|Mux17~4, MIPS, 1
instance = comp, \ULA1|sig_output~65\, ULA1|sig_output~65, MIPS, 1
instance = comp, \ULA1|Mux15~3\, ULA1|Mux15~3, MIPS, 1
instance = comp, \ULA1|Mux14~0\, ULA1|Mux14~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~51\, ULA1|ShiftLeft1~51, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~52\, ULA1|ShiftLeft1~52, MIPS, 1
instance = comp, \ULA1|sig_output~79\, ULA1|sig_output~79, MIPS, 1
instance = comp, \ULA1|Mux13~7\, ULA1|Mux13~7, MIPS, 1
instance = comp, \ULA1|sig_output~80\, ULA1|sig_output~80, MIPS, 1
instance = comp, \ULA1|Mux12~4\, ULA1|Mux12~4, MIPS, 1
instance = comp, \ULA1|sig_output~82\, ULA1|sig_output~82, MIPS, 1
instance = comp, \ULA1|Mux12~7\, ULA1|Mux12~7, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~65\, ULA1|ShiftLeft0~65, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~66\, ULA1|ShiftLeft0~66, MIPS, 1
instance = comp, \ULA1|Mux11~3\, ULA1|Mux11~3, MIPS, 1
instance = comp, \ULA1|sig_output~86\, ULA1|sig_output~86, MIPS, 1
instance = comp, \ULA1|sig_output~87\, ULA1|sig_output~87, MIPS, 1
instance = comp, \ULA1|sig_output~89\, ULA1|sig_output~89, MIPS, 1
instance = comp, \ULA1|Mux9~4\, ULA1|Mux9~4, MIPS, 1
instance = comp, \ULA1|sig_output~90\, ULA1|sig_output~90, MIPS, 1
instance = comp, \ULA1|sig_output~93\, ULA1|sig_output~93, MIPS, 1
instance = comp, \ULA1|sig_output~94\, ULA1|sig_output~94, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~77\, ULA1|ShiftLeft0~77, MIPS, 1
instance = comp, \ULA1|Mux7~7\, ULA1|Mux7~7, MIPS, 1
instance = comp, \ULA1|Mux7~8\, ULA1|Mux7~8, MIPS, 1
instance = comp, \ULA1|Mux7~9\, ULA1|Mux7~9, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~65\, ULA1|ShiftLeft1~65, MIPS, 1
instance = comp, \ULA1|Mux6~5\, ULA1|Mux6~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~66\, ULA1|ShiftLeft1~66, MIPS, 1
instance = comp, \ULA1|Mux6~8\, ULA1|Mux6~8, MIPS, 1
instance = comp, \ULA1|Mux6~9\, ULA1|Mux6~9, MIPS, 1
instance = comp, \ULA1|Mux5~8\, ULA1|Mux5~8, MIPS, 1
instance = comp, \ULA1|Mux5~9\, ULA1|Mux5~9, MIPS, 1
instance = comp, \ULA1|sig_output~101\, ULA1|sig_output~101, MIPS, 1
instance = comp, \ULA1|Mux3~1\, ULA1|Mux3~1, MIPS, 1
instance = comp, \ULA1|Mux2~3\, ULA1|Mux2~3, MIPS, 1
instance = comp, \ULA1|Mux2~4\, ULA1|Mux2~4, MIPS, 1
instance = comp, \ULA1|Mux3~4\, ULA1|Mux3~4, MIPS, 1
instance = comp, \ULA1|Mux3~6\, ULA1|Mux3~6, MIPS, 1
instance = comp, \ULA1|Mux3~7\, ULA1|Mux3~7, MIPS, 1
instance = comp, \ULA1|Mux3~8\, ULA1|Mux3~8, MIPS, 1
instance = comp, \ULA1|Mux2~8\, ULA1|Mux2~8, MIPS, 1
instance = comp, \ULA1|Mux2~9\, ULA1|Mux2~9, MIPS, 1
instance = comp, \ULA1|Mux2~10\, ULA1|Mux2~10, MIPS, 1
instance = comp, \ULA1|ShiftRight1~54\, ULA1|ShiftRight1~54, MIPS, 1
instance = comp, \ULA1|Mux2~11\, ULA1|Mux2~11, MIPS, 1
instance = comp, \ULA1|Mux2~12\, ULA1|Mux2~12, MIPS, 1
instance = comp, \ULA1|Mux2~15\, ULA1|Mux2~15, MIPS, 1
instance = comp, \ULA1|Mux2~16\, ULA1|Mux2~16, MIPS, 1
instance = comp, \ULA1|Mux1~0\, ULA1|Mux1~0, MIPS, 1
instance = comp, \ULA1|sig_output~111\, ULA1|sig_output~111, MIPS, 1
instance = comp, \ULA1|Mux0~4\, ULA1|Mux0~4, MIPS, 1
instance = comp, \ULA1|Mux0~5\, ULA1|Mux0~5, MIPS, 1
instance = comp, \ULA1|Mux0~6\, ULA1|Mux0~6, MIPS, 1
instance = comp, \ULA1|Mux0~11\, ULA1|Mux0~11, MIPS, 1
instance = comp, \ULA1|sig_output~124\, ULA1|sig_output~124, MIPS, 1
instance = comp, \PIPE2|Temp[142]\, PIPE2|Temp[142], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[0]\, registradores|\G2:3:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[23]\, registradores|\G2:0:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[14]\, registradores|\G2:0:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[12]\, registradores|\G2:0:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[11]\, registradores|\G2:0:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[10]\, registradores|\G2:3:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[9]\, registradores|\G2:3:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[4]\, registradores|\G2:3:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[4]\, registradores|\G2:1:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[31]\, registradores|\G2:6:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[31]\, registradores|\G2:4:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData2|Mux0~0\, registradores|outData2|Mux0~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[31]\, registradores|\G2:2:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[31]\, registradores|\G2:1:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData2|Mux0~2\, registradores|outData2|Mux0~2, MIPS, 1
instance = comp, \registradores|outData2|Mux0~3\, registradores|outData2|Mux0~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[29]\, registradores|\G2:5:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[29]\, registradores|\G2:6:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[29]\, registradores|\G2:4:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~0\, registradores|outData2|Mux2~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[29]\, registradores|\G2:7:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~1\, registradores|outData2|Mux2~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[29]\, registradores|\G2:1:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~2\, registradores|outData2|Mux2~2, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[28]\, registradores|\G2:7:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[27]\, registradores|\G2:2:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[27]\, registradores|\G2:1:regb|Temp[27], MIPS, 1
instance = comp, \registradores|outData2|Mux4~2\, registradores|outData2|Mux4~2, MIPS, 1
instance = comp, \registradores|outData2|Mux4~3\, registradores|outData2|Mux4~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[25]\, registradores|\G2:5:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[25]\, registradores|\G2:6:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[25]\, registradores|\G2:4:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData2|Mux6~0\, registradores|outData2|Mux6~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[25]\, registradores|\G2:7:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData2|Mux6~1\, registradores|outData2|Mux6~1, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[23]\, registradores|\G2:6:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[23]\, registradores|\G2:4:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~0\, registradores|outData2|Mux8~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[23]\, registradores|\G2:1:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~2\, registradores|outData2|Mux8~2, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[22]\, registradores|\G2:5:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[22]\, registradores|\G2:6:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[22]\, registradores|\G2:4:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData2|Mux9~0\, registradores|outData2|Mux9~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[22]\, registradores|\G2:7:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData2|Mux9~1\, registradores|outData2|Mux9~1, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[21]\, registradores|\G2:6:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[21]\, registradores|\G2:1:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~2\, registradores|outData2|Mux10~2, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[19]\, registradores|\G2:6:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[19]\, registradores|\G2:1:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData2|Mux12~2\, registradores|outData2|Mux12~2, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[18]\, registradores|\G2:5:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[18]\, registradores|\G2:6:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[18]\, registradores|\G2:4:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData2|Mux13~0\, registradores|outData2|Mux13~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[18]\, registradores|\G2:7:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData2|Mux13~1\, registradores|outData2|Mux13~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[17]\, registradores|\G2:1:regb|Temp[17], MIPS, 1
instance = comp, \registradores|outData2|Mux14~2\, registradores|outData2|Mux14~2, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[15]\, registradores|\G2:6:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[15]\, registradores|\G2:4:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~0\, registradores|outData2|Mux16~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[14]\, registradores|\G2:1:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData2|Mux17~2\, registradores|outData2|Mux17~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[12]\, registradores|\G2:2:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[12]\, registradores|\G2:1:regb|Temp[12], MIPS, 1
instance = comp, \registradores|outData2|Mux19~2\, registradores|outData2|Mux19~2, MIPS, 1
instance = comp, \registradores|outData2|Mux19~3\, registradores|outData2|Mux19~3, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[11]\, registradores|\G2:1:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData2|Mux20~2\, registradores|outData2|Mux20~2, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[9]\, registradores|\G2:5:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[9]\, registradores|\G2:2:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[9]\, registradores|\G2:1:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData2|Mux22~2\, registradores|outData2|Mux22~2, MIPS, 1
instance = comp, \registradores|outData2|Mux22~3\, registradores|outData2|Mux22~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[8]\, registradores|\G2:5:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[7]\, registradores|\G2:6:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[7]\, registradores|\G2:4:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~0\, registradores|outData2|Mux24~0, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[5]\, registradores|\G2:5:regb|Temp[5], MIPS, 1
instance = comp, \controle|Mux4~0\, controle|Mux4~0, MIPS, 1
instance = comp, \PC1|Temp[11]\, PC1|Temp[11], MIPS, 1
instance = comp, \memI|Mux14~0\, memI|Mux14~0, MIPS, 1
instance = comp, \mux_IN_PC|X[11]~1\, mux_IN_PC|X[11]~1, MIPS, 1
instance = comp, \ULA1|Equal0~1\, ULA1|Equal0~1, MIPS, 1
instance = comp, \ULA1|Equal0~4\, ULA1|Equal0~4, MIPS, 1
instance = comp, \ULA1|Equal0~7\, ULA1|Equal0~7, MIPS, 1
instance = comp, \PIPE2|Temp[117]\, PIPE2|Temp[117], MIPS, 1
instance = comp, \PIPE2|Temp[113]\, PIPE2|Temp[113], MIPS, 1
instance = comp, \PIPE1|Temp[43]\, PIPE1|Temp[43], MIPS, 1
instance = comp, \PIPE1|Temp[39]\, PIPE1|Temp[39], MIPS, 1
instance = comp, \ULA1|Mux27~18\, ULA1|Mux27~18, MIPS, 1
instance = comp, \ULA1|Mux26~35\, ULA1|Mux26~35, MIPS, 1
instance = comp, \ULA1|Mux25~18\, ULA1|Mux25~18, MIPS, 1
instance = comp, \ULA1|Mux7~22\, ULA1|Mux7~22, MIPS, 1
instance = comp, \ULA1|Mux4~17\, ULA1|Mux4~17, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[0]~feeder\, registradores|\G2:3:regb|Temp[0]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[4]~feeder\, registradores|\G2:3:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[9]~feeder\, registradores|\G2:3:regb|Temp[9]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[10]~feeder\, registradores|\G2:3:regb|Temp[10]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[28]~feeder\, registradores|\G2:7:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[10]~feeder\, PIPE4|Temp[10]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[106]~feeder\, PIPE3|Temp[106]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[117]~feeder\, PIPE2|Temp[117]~feeder, MIPS, 1
instance = comp, \PCP4|Add0~0\, PCP4|Add0~0, MIPS, 1
instance = comp, \rst~I\, rst, MIPS, 1
instance = comp, \rst~clkctrl\, rst~clkctrl, MIPS, 1
instance = comp, \PIPE1|Temp[34]\, PIPE1|Temp[34], MIPS, 1
instance = comp, \PIPE2|Temp[108]~feeder\, PIPE2|Temp[108]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[108]\, PIPE2|Temp[108], MIPS, 1
instance = comp, \PIPE3|Temp[72]~10\, PIPE3|Temp[72]~10, MIPS, 1
instance = comp, \PIPE3|Temp[72]\, PIPE3|Temp[72], MIPS, 1
instance = comp, \PCP4|Add0~8\, PCP4|Add0~8, MIPS, 1
instance = comp, \PCP4|Add0~10\, PCP4|Add0~10, MIPS, 1
instance = comp, \memI|Mux10~0\, memI|Mux10~0, MIPS, 1
instance = comp, \memI|Mux10~1\, memI|Mux10~1, MIPS, 1
instance = comp, \PIPE1|Temp[15]\, PIPE1|Temp[15], MIPS, 1
instance = comp, \PIPE2|Temp[15]\, PIPE2|Temp[15], MIPS, 1
instance = comp, \PCP4|Add0~12\, PCP4|Add0~12, MIPS, 1
instance = comp, \mux_IN_PC|X[8]~4\, mux_IN_PC|X[8]~4, MIPS, 1
instance = comp, \PC1|Temp[8]\, PC1|Temp[8], MIPS, 1
instance = comp, \PCP4|Add0~14\, PCP4|Add0~14, MIPS, 1
instance = comp, \mux_IN_PC|X[9]~3\, mux_IN_PC|X[9]~3, MIPS, 1
instance = comp, \PC1|Temp[9]\, PC1|Temp[9], MIPS, 1
instance = comp, \PIPE1|Temp[42]\, PIPE1|Temp[42], MIPS, 1
instance = comp, \PIPE2|Temp[116]\, PIPE2|Temp[116], MIPS, 1
instance = comp, \PIPE1|Temp[41]\, PIPE1|Temp[41], MIPS, 1
instance = comp, \PIPE2|Temp[115]\, PIPE2|Temp[115], MIPS, 1
instance = comp, \PIPE1|Temp[40]\, PIPE1|Temp[40], MIPS, 1
instance = comp, \PIPE2|Temp[114]~feeder\, PIPE2|Temp[114]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[114]\, PIPE2|Temp[114], MIPS, 1
instance = comp, \PIPE1|Temp[38]\, PIPE1|Temp[38], MIPS, 1
instance = comp, \PIPE2|Temp[112]~feeder\, PIPE2|Temp[112]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[112]\, PIPE2|Temp[112], MIPS, 1
instance = comp, \PIPE1|Temp[37]\, PIPE1|Temp[37], MIPS, 1
instance = comp, \PIPE2|Temp[111]\, PIPE2|Temp[111], MIPS, 1
instance = comp, \PCP4|Add0~2\, PCP4|Add0~2, MIPS, 1
instance = comp, \PIPE1|Temp[35]\, PIPE1|Temp[35], MIPS, 1
instance = comp, \PIPE2|Temp[109]~feeder\, PIPE2|Temp[109]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[109]\, PIPE2|Temp[109], MIPS, 1
instance = comp, \PIPE3|Temp[74]~14\, PIPE3|Temp[74]~14, MIPS, 1
instance = comp, \PIPE3|Temp[75]~16\, PIPE3|Temp[75]~16, MIPS, 1
instance = comp, \PIPE3|Temp[80]\, PIPE3|Temp[80], MIPS, 1
instance = comp, \mux_IN_PC|X[10]~2\, mux_IN_PC|X[10]~2, MIPS, 1
instance = comp, \PC1|Temp[10]\, PC1|Temp[10], MIPS, 1
instance = comp, \memI|Mux1~0\, memI|Mux1~0, MIPS, 1
instance = comp, \memI|Mux14~1\, memI|Mux14~1, MIPS, 1
instance = comp, \PIPE1|Temp[2]\, PIPE1|Temp[2], MIPS, 1
instance = comp, \PIPE2|Temp[12]\, PIPE2|Temp[12], MIPS, 1
instance = comp, \memI|Mux15~0\, memI|Mux15~0, MIPS, 1
instance = comp, \memI|Mux15~1\, memI|Mux15~1, MIPS, 1
instance = comp, \PIPE1|Temp[1]\, PIPE1|Temp[1], MIPS, 1
instance = comp, \PIPE2|Temp[11]\, PIPE2|Temp[11], MIPS, 1
instance = comp, \operaULA|Mux0~0\, operaULA|Mux0~0, MIPS, 1
instance = comp, \operaULA|Mux4~3\, operaULA|Mux4~3, MIPS, 1
instance = comp, \operaULA|Mux1~0\, operaULA|Mux1~0, MIPS, 1
instance = comp, \memI|Mux4~0\, memI|Mux4~0, MIPS, 1
instance = comp, \memI|Mux4~1\, memI|Mux4~1, MIPS, 1
instance = comp, \PIPE1|Temp[26]\, PIPE1|Temp[26], MIPS, 1
instance = comp, \controle|Mux7~0\, controle|Mux7~0, MIPS, 1
instance = comp, \PIPE2|Temp[146]~feeder\, PIPE2|Temp[146]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[146]\, PIPE2|Temp[146], MIPS, 1
instance = comp, \operaULA|Mux5~0\, operaULA|Mux5~0, MIPS, 1
instance = comp, \operaULA|Mux2~0\, operaULA|Mux2~0, MIPS, 1
instance = comp, \ULA1|Mux29~40\, ULA1|Mux29~40, MIPS, 1
instance = comp, \ULA1|Mux26~18\, ULA1|Mux26~18, MIPS, 1
instance = comp, \operaULA|Mux3~0\, operaULA|Mux3~0, MIPS, 1
instance = comp, \operaULA|Mux7~0\, operaULA|Mux7~0, MIPS, 1
instance = comp, \ULA1|Mux26~11\, ULA1|Mux26~11, MIPS, 1
instance = comp, \ULA1|Mux26~12\, ULA1|Mux26~12, MIPS, 1
instance = comp, \controle|Mux1~0\, controle|Mux1~0, MIPS, 1
instance = comp, \PIPE2|Temp[143]\, PIPE2|Temp[143], MIPS, 1
instance = comp, \ULA1|Mux5~18\, ULA1|Mux5~18, MIPS, 1
instance = comp, \PIPE3|Temp[63]\, PIPE3|Temp[63], MIPS, 1
instance = comp, \PIPE4|Temp[31]\, PIPE4|Temp[31], MIPS, 1
instance = comp, \clk~I\, clk, MIPS, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, MIPS, 1
instance = comp, \controle|Mux2~0\, controle|Mux2~0, MIPS, 1
instance = comp, \PIPE2|Temp[139]\, PIPE2|Temp[139], MIPS, 1
instance = comp, \PIPE3|Temp[103]~feeder\, PIPE3|Temp[103]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[103]\, PIPE3|Temp[103], MIPS, 1
instance = comp, \PIPE4|Temp[70]~feeder\, PIPE4|Temp[70]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[70]\, PIPE4|Temp[70], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[24]~12\, mux_IN_ULA_2|X[24]~12, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[23]~13\, mux_IN_ULA_2|X[23]~13, MIPS, 1
instance = comp, \memI|Mux7~0\, memI|Mux7~0, MIPS, 1
instance = comp, \memI|Mux7~1\, memI|Mux7~1, MIPS, 1
instance = comp, \PIPE1|Temp[18]\, PIPE1|Temp[18], MIPS, 1
instance = comp, \memI|Mux6~1\, memI|Mux6~1, MIPS, 1
instance = comp, \PIPE1|Temp[21]\, PIPE1|Temp[21], MIPS, 1
instance = comp, \memI|Mux12~0\, memI|Mux12~0, MIPS, 1
instance = comp, \memI|Mux12~1\, memI|Mux12~1, MIPS, 1
instance = comp, \PIPE1|Temp[11]\, PIPE1|Temp[11], MIPS, 1
instance = comp, \PIPE2|Temp[21]\, PIPE2|Temp[21], MIPS, 1
instance = comp, \mux_IN_PC|X[3]~0\, mux_IN_PC|X[3]~0, MIPS, 1
instance = comp, \PC1|Temp[3]\, PC1|Temp[3], MIPS, 1
instance = comp, \memI|Mux9~0\, memI|Mux9~0, MIPS, 1
instance = comp, \memI|Mux9~1\, memI|Mux9~1, MIPS, 1
instance = comp, \PIPE1|Temp[16]\, PIPE1|Temp[16], MIPS, 1
instance = comp, \PIPE2|Temp[5]\, PIPE2|Temp[5], MIPS, 1
instance = comp, \muxEscReg|X[0]~0\, muxEscReg|X[0]~0, MIPS, 1
instance = comp, \PIPE3|Temp[0]\, PIPE3|Temp[0], MIPS, 1
instance = comp, \PIPE4|Temp[0]\, PIPE4|Temp[0], MIPS, 1
instance = comp, \memI|Mux1~1\, memI|Mux1~1, MIPS, 1
instance = comp, \memI|Mux1~2\, memI|Mux1~2, MIPS, 1
instance = comp, \PIPE1|Temp[29]\, PIPE1|Temp[29], MIPS, 1
instance = comp, \controle|Mux5~0\, controle|Mux5~0, MIPS, 1
instance = comp, \PIPE2|Temp[138]\, PIPE2|Temp[138], MIPS, 1
instance = comp, \PIPE3|Temp[102]\, PIPE3|Temp[102], MIPS, 1
instance = comp, \PIPE4|Temp[69]\, PIPE4|Temp[69], MIPS, 1
instance = comp, \PIPE2|Temp[7]\, PIPE2|Temp[7], MIPS, 1
instance = comp, \muxEscReg|X[2]~2\, muxEscReg|X[2]~2, MIPS, 1
instance = comp, \PIPE3|Temp[2]\, PIPE3|Temp[2], MIPS, 1
instance = comp, \PIPE4|Temp[2]\, PIPE4|Temp[2], MIPS, 1
instance = comp, \muxEscReg|X[4]~3\, muxEscReg|X[4]~3, MIPS, 1
instance = comp, \PIPE3|Temp[4]\, PIPE3|Temp[4], MIPS, 1
instance = comp, \PIPE4|Temp[4]\, PIPE4|Temp[4], MIPS, 1
instance = comp, \registradores|Ien[3]~0\, registradores|Ien[3]~0, MIPS, 1
instance = comp, \registradores|Ien[3]\, registradores|Ien[3], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[20]\, registradores|\G2:3:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData1|Mux11~0\, registradores|outData1|Mux11~0, MIPS, 1
instance = comp, \PIPE2|Temp[94]\, PIPE2|Temp[94], MIPS, 1
instance = comp, \ULA1|Mux29~51\, ULA1|Mux29~51, MIPS, 1
instance = comp, \ULA1|Mux29~39\, ULA1|Mux29~39, MIPS, 1
instance = comp, \ULA1|Mux29~42\, ULA1|Mux29~42, MIPS, 1
instance = comp, \ULA1|sig_output~83\, ULA1|sig_output~83, MIPS, 1
instance = comp, \ULA1|Mux21~0\, ULA1|Mux21~0, MIPS, 1
instance = comp, \ULA1|Mux21~1\, ULA1|Mux21~1, MIPS, 1
instance = comp, \ULA1|Mux21~2\, ULA1|Mux21~2, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[2]~2\, mux_IN_ULA_2|X[2]~2, MIPS, 1
instance = comp, \ULA1|Mux29~44\, ULA1|Mux29~44, MIPS, 1
instance = comp, \registradores|Ien[0]\, registradores|Ien[0], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[1]\, registradores|\G2:0:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[1]\, registradores|\G2:3:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData1|Mux30~0\, registradores|outData1|Mux30~0, MIPS, 1
instance = comp, \PIPE2|Temp[75]\, PIPE2|Temp[75], MIPS, 1
instance = comp, \ULA1|Mux30~6\, ULA1|Mux30~6, MIPS, 1
instance = comp, \ULA1|Mux29~12\, ULA1|Mux29~12, MIPS, 1
instance = comp, \ULA1|Mux30~3\, ULA1|Mux30~3, MIPS, 1
instance = comp, \ULA1|sig_output~18\, ULA1|sig_output~18, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[31]\, registradores|\G2:3:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[31]\, registradores|\G2:0:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData1|Mux0~0\, registradores|outData1|Mux0~0, MIPS, 1
instance = comp, \PIPE2|Temp[105]\, PIPE2|Temp[105], MIPS, 1
instance = comp, \ULA1|Mux0~14\, ULA1|Mux0~14, MIPS, 1
instance = comp, \ULA1|Add2~1\, ULA1|Add2~1, MIPS, 1
instance = comp, \ULA1|Add2~2\, ULA1|Add2~2, MIPS, 1
instance = comp, \ULA1|Add2~4\, ULA1|Add2~4, MIPS, 1
instance = comp, \ULA1|Add2~6\, ULA1|Add2~6, MIPS, 1
instance = comp, \ULA1|Add2~8\, ULA1|Add2~8, MIPS, 1
instance = comp, \ULA1|sig_output~31\, ULA1|sig_output~31, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~0\, ULA1|ShiftLeft1~0, MIPS, 1
instance = comp, \ULA1|Mux0~2\, ULA1|Mux0~2, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[16]\, registradores|\G2:3:regb|Temp[16], MIPS, 1
instance = comp, \registradores|outData1|Mux15~0\, registradores|outData1|Mux15~0, MIPS, 1
instance = comp, \PIPE2|Temp[90]\, PIPE2|Temp[90], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[15]~21\, mux_IN_ULA_2|X[15]~21, MIPS, 1
instance = comp, \ULA1|Mux8~1\, ULA1|Mux8~1, MIPS, 1
instance = comp, \memI|Mux11~0\, memI|Mux11~0, MIPS, 1
instance = comp, \PIPE1|Temp[12]\, PIPE1|Temp[12], MIPS, 1
instance = comp, \PIPE2|Temp[22]\, PIPE2|Temp[22], MIPS, 1
instance = comp, \ULA1|sig_output~50\, ULA1|sig_output~50, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[20]~16\, mux_IN_ULA_2|X[20]~16, MIPS, 1
instance = comp, \registradores|Ien[7]~1\, registradores|Ien[7]~1, MIPS, 1
instance = comp, \registradores|Ien[5]\, registradores|Ien[5], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[19]\, registradores|\G2:5:regb|Temp[19], MIPS, 1
instance = comp, \registradores|Ien[7]\, registradores|Ien[7], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[19]\, registradores|\G2:7:regb|Temp[19], MIPS, 1
instance = comp, \PIPE2|Temp[6]~feeder\, PIPE2|Temp[6]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[6]\, PIPE2|Temp[6], MIPS, 1
instance = comp, \muxEscReg|X[1]~1\, muxEscReg|X[1]~1, MIPS, 1
instance = comp, \PIPE3|Temp[1]\, PIPE3|Temp[1], MIPS, 1
instance = comp, \PIPE4|Temp[1]\, PIPE4|Temp[1], MIPS, 1
instance = comp, \registradores|Ien[4]\, registradores|Ien[4], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[19]\, registradores|\G2:4:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData2|Mux12~0\, registradores|outData2|Mux12~0, MIPS, 1
instance = comp, \registradores|outData2|Mux12~1\, registradores|outData2|Mux12~1, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[19]\, registradores|\G2:3:regb|Temp[19], MIPS, 1
instance = comp, \registradores|Ien[2]\, registradores|Ien[2], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[19]\, registradores|\G2:2:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData2|Mux12~3\, registradores|outData2|Mux12~3, MIPS, 1
instance = comp, \registradores|outData2|Mux12~4\, registradores|outData2|Mux12~4, MIPS, 1
instance = comp, \PIPE2|Temp[61]\, PIPE2|Temp[61], MIPS, 1
instance = comp, \ULA1|sig_output~81\, ULA1|sig_output~81, MIPS, 1
instance = comp, \registradores|outData1|Mux27~0\, registradores|outData1|Mux27~0, MIPS, 1
instance = comp, \PIPE2|Temp[78]\, PIPE2|Temp[78], MIPS, 1
instance = comp, \ULA1|sig_output~29\, ULA1|sig_output~29, MIPS, 1
instance = comp, \operaULA|Mux4~2\, operaULA|Mux4~2, MIPS, 1
instance = comp, \ULA1|Mux26~13\, ULA1|Mux26~13, MIPS, 1
instance = comp, \ULA1|Add1~30\, ULA1|Add1~30, MIPS, 1
instance = comp, \ULA1|Mux16~6\, ULA1|Mux16~6, MIPS, 1
instance = comp, \PIPE3|Temp[9]\, PIPE3|Temp[9], MIPS, 1
instance = comp, \PIPE3|Temp[5]\, PIPE3|Temp[5], MIPS, 1
instance = comp, \ULA1|Add1~4\, ULA1|Add1~4, MIPS, 1
instance = comp, \ULA1|Add1~6\, ULA1|Add1~6, MIPS, 1
instance = comp, \ULA1|Add1~10\, ULA1|Add1~10, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[5]\, registradores|\G2:0:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[5]\, registradores|\G2:3:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData1|Mux26~0\, registradores|outData1|Mux26~0, MIPS, 1
instance = comp, \PIPE2|Temp[79]\, PIPE2|Temp[79], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[3]\, registradores|\G2:3:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[3]\, registradores|\G2:0:regb|Temp[3], MIPS, 1
instance = comp, \registradores|outData1|Mux28~0\, registradores|outData1|Mux28~0, MIPS, 1
instance = comp, \PIPE2|Temp[77]\, PIPE2|Temp[77], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[0]\, registradores|\G2:0:regb|Temp[0], MIPS, 1
instance = comp, \registradores|outData1|Mux31~0\, registradores|outData1|Mux31~0, MIPS, 1
instance = comp, \PIPE2|Temp[74]\, PIPE2|Temp[74], MIPS, 1
instance = comp, \ULA1|Add0~0\, ULA1|Add0~0, MIPS, 1
instance = comp, \ULA1|Add0~2\, ULA1|Add0~2, MIPS, 1
instance = comp, \ULA1|Add0~6\, ULA1|Add0~6, MIPS, 1
instance = comp, \ULA1|Add0~10\, ULA1|Add0~10, MIPS, 1
instance = comp, \ULA1|Mux26~19\, ULA1|Mux26~19, MIPS, 1
instance = comp, \PIPE4|Temp[12]\, PIPE4|Temp[12], MIPS, 1
instance = comp, \muxEscReg2|X[7]~7\, muxEscReg2|X[7]~7, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[7]\, registradores|\G2:0:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData1|Mux24~0\, registradores|outData1|Mux24~0, MIPS, 1
instance = comp, \PIPE2|Temp[81]\, PIPE2|Temp[81], MIPS, 1
instance = comp, \ULA1|sig_output~38\, ULA1|sig_output~38, MIPS, 1
instance = comp, \ULA1|Add0~14\, ULA1|Add0~14, MIPS, 1
instance = comp, \ULA1|Mux26~32\, ULA1|Mux26~32, MIPS, 1
instance = comp, \ULA1|Mux24~4\, ULA1|Mux24~4, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~21\, ULA1|ShiftLeft0~21, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~22\, ULA1|ShiftLeft0~22, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~1\, ULA1|ShiftLeft1~1, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~20\, ULA1|ShiftLeft0~20, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~23\, ULA1|ShiftLeft0~23, MIPS, 1
instance = comp, \ULA1|Mux24~18\, ULA1|Mux24~18, MIPS, 1
instance = comp, \ULA1|ShiftRight2~67\, ULA1|ShiftRight2~67, MIPS, 1
instance = comp, \ULA1|ShiftRight2~60\, ULA1|ShiftRight2~60, MIPS, 1
instance = comp, \ULA1|ShiftRight0~48\, ULA1|ShiftRight0~48, MIPS, 1
instance = comp, \ULA1|ShiftRight2~66\, ULA1|ShiftRight2~66, MIPS, 1
instance = comp, \ULA1|ShiftRight0~44\, ULA1|ShiftRight0~44, MIPS, 1
instance = comp, \ULA1|ShiftRight0~60\, ULA1|ShiftRight0~60, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[8]\, registradores|\G2:0:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData1|Mux23~0\, registradores|outData1|Mux23~0, MIPS, 1
instance = comp, \PIPE2|Temp[82]~feeder\, PIPE2|Temp[82]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[82]\, PIPE2|Temp[82], MIPS, 1
instance = comp, \ULA1|ShiftRight2~58\, ULA1|ShiftRight2~58, MIPS, 1
instance = comp, \ULA1|ShiftRight0~47\, ULA1|ShiftRight0~47, MIPS, 1
instance = comp, \ULA1|Mux24~5\, ULA1|Mux24~5, MIPS, 1
instance = comp, \ULA1|Mux26~14\, ULA1|Mux26~14, MIPS, 1
instance = comp, \ULA1|ShiftRight2~70\, ULA1|ShiftRight2~70, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[23]\, registradores|\G2:2:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~3\, registradores|outData2|Mux8~3, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[23]\, registradores|\G2:7:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[23]\, registradores|\G2:5:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~1\, registradores|outData2|Mux8~1, MIPS, 1
instance = comp, \registradores|outData2|Mux8~4\, registradores|outData2|Mux8~4, MIPS, 1
instance = comp, \PIPE2|Temp[65]\, PIPE2|Temp[65], MIPS, 1
instance = comp, \ULA1|sig_output~91\, ULA1|sig_output~91, MIPS, 1
instance = comp, \ULA1|Add1~46\, ULA1|Add1~46, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[22]\, registradores|\G2:0:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[22]\, registradores|\G2:3:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData1|Mux9~0\, registradores|outData1|Mux9~0, MIPS, 1
instance = comp, \PIPE2|Temp[96]~feeder\, PIPE2|Temp[96]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[96]\, PIPE2|Temp[96], MIPS, 1
instance = comp, \ULA1|ShiftLeft0~73\, ULA1|ShiftLeft0~73, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~74\, ULA1|ShiftLeft0~74, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[7]\, registradores|\G2:5:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[7]\, registradores|\G2:7:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~1\, registradores|outData2|Mux24~1, MIPS, 1
instance = comp, \registradores|Ien[1]\, registradores|Ien[1], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[7]\, registradores|\G2:1:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~2\, registradores|outData2|Mux24~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[7]\, registradores|\G2:2:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[7]\, registradores|\G2:3:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~3\, registradores|outData2|Mux24~3, MIPS, 1
instance = comp, \registradores|outData2|Mux24~4\, registradores|outData2|Mux24~4, MIPS, 1
instance = comp, \PIPE2|Temp[49]\, PIPE2|Temp[49], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[7]~31\, mux_IN_ULA_2|X[7]~31, MIPS, 1
instance = comp, \ULA1|Add1~12\, ULA1|Add1~12, MIPS, 1
instance = comp, \ULA1|Add1~16\, ULA1|Add1~16, MIPS, 1
instance = comp, \ULA1|sig_output~41\, ULA1|sig_output~41, MIPS, 1
instance = comp, \ULA1|Mux23~3\, ULA1|Mux23~3, MIPS, 1
instance = comp, \ULA1|sig_output~42\, ULA1|sig_output~42, MIPS, 1
instance = comp, \ULA1|Mux26~17\, ULA1|Mux26~17, MIPS, 1
instance = comp, \ULA1|Mux21~6\, ULA1|Mux21~6, MIPS, 1
instance = comp, \ULA1|Mux21~7\, ULA1|Mux21~7, MIPS, 1
instance = comp, \ULA1|Mux23~4\, ULA1|Mux23~4, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~25\, ULA1|ShiftLeft0~25, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~21\, ULA1|ShiftLeft1~21, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~9\, ULA1|ShiftLeft0~9, MIPS, 1
instance = comp, \PIPE4|Temp[15]\, PIPE4|Temp[15], MIPS, 1
instance = comp, \muxEscReg2|X[10]~10\, muxEscReg2|X[10]~10, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[10]\, registradores|\G2:2:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[10]\, registradores|\G2:0:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[10]\, registradores|\G2:1:regb|Temp[10], MIPS, 1
instance = comp, \registradores|outData2|Mux21~2\, registradores|outData2|Mux21~2, MIPS, 1
instance = comp, \registradores|outData2|Mux21~3\, registradores|outData2|Mux21~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[10]\, registradores|\G2:5:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[10]\, registradores|\G2:7:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[10]\, registradores|\G2:4:regb|Temp[10], MIPS, 1
instance = comp, \registradores|Ien[6]\, registradores|Ien[6], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[10]\, registradores|\G2:6:regb|Temp[10], MIPS, 1
instance = comp, \registradores|outData2|Mux21~0\, registradores|outData2|Mux21~0, MIPS, 1
instance = comp, \registradores|outData2|Mux21~1\, registradores|outData2|Mux21~1, MIPS, 1
instance = comp, \registradores|outData2|Mux21~4\, registradores|outData2|Mux21~4, MIPS, 1
instance = comp, \PIPE2|Temp[52]\, PIPE2|Temp[52], MIPS, 1
instance = comp, \registradores|outData1|Mux21~0\, registradores|outData1|Mux21~0, MIPS, 1
instance = comp, \PIPE2|Temp[84]\, PIPE2|Temp[84], MIPS, 1
instance = comp, \ULA1|sig_output~45\, ULA1|sig_output~45, MIPS, 1
instance = comp, \ULA1|ShiftRight2~32\, ULA1|ShiftRight2~32, MIPS, 1
instance = comp, \ULA1|ShiftRight0~32\, ULA1|ShiftRight0~32, MIPS, 1
instance = comp, \ULA1|ShiftRight2~34\, ULA1|ShiftRight2~34, MIPS, 1
instance = comp, \ULA1|ShiftRight0~33\, ULA1|ShiftRight0~33, MIPS, 1
instance = comp, \ULA1|ShiftRight0~34\, ULA1|ShiftRight0~34, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[19]~17\, mux_IN_ULA_2|X[19]~17, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[18]\, registradores|\G2:2:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[18]\, registradores|\G2:1:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData2|Mux13~2\, registradores|outData2|Mux13~2, MIPS, 1
instance = comp, \registradores|outData2|Mux13~3\, registradores|outData2|Mux13~3, MIPS, 1
instance = comp, \registradores|outData2|Mux13~4\, registradores|outData2|Mux13~4, MIPS, 1
instance = comp, \PIPE2|Temp[60]\, PIPE2|Temp[60], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[18]~18\, mux_IN_ULA_2|X[18]~18, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[17]~19\, mux_IN_ULA_2|X[17]~19, MIPS, 1
instance = comp, \ULA1|sig_output~53\, ULA1|sig_output~53, MIPS, 1
instance = comp, \ULA1|ShiftRight2~61\, ULA1|ShiftRight2~61, MIPS, 1
instance = comp, \ULA1|ShiftRight0~20\, ULA1|ShiftRight0~20, MIPS, 1
instance = comp, \ULA1|ShiftRight0~27\, ULA1|ShiftRight0~27, MIPS, 1
instance = comp, \ULA1|ShiftRight0~54\, ULA1|ShiftRight0~54, MIPS, 1
instance = comp, \ULA1|Mux21~5\, ULA1|Mux21~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~30\, ULA1|ShiftLeft0~30, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~31\, ULA1|ShiftLeft0~31, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~47\, ULA1|ShiftLeft0~47, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~12\, ULA1|ShiftLeft0~12, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~13\, ULA1|ShiftLeft0~13, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~14\, ULA1|ShiftLeft0~14, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~86\, ULA1|ShiftLeft0~86, MIPS, 1
instance = comp, \ULA1|Mux18~0\, ULA1|Mux18~0, MIPS, 1
instance = comp, \ULA1|Mux21~4\, ULA1|Mux21~4, MIPS, 1
instance = comp, \ULA1|Mux18~1\, ULA1|Mux18~1, MIPS, 1
instance = comp, \ULA1|Mux18~2\, ULA1|Mux18~2, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[13]\, registradores|\G2:0:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[13]~feeder\, registradores|\G2:3:regb|Temp[13]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[13]\, registradores|\G2:3:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData1|Mux18~0\, registradores|outData1|Mux18~0, MIPS, 1
instance = comp, \PIPE2|Temp[87]\, PIPE2|Temp[87], MIPS, 1
instance = comp, \ULA1|Mux18~3\, ULA1|Mux18~3, MIPS, 1
instance = comp, \ULA1|sig_output~54\, ULA1|sig_output~54, MIPS, 1
instance = comp, \ULA1|ShiftRight2~65\, ULA1|ShiftRight2~65, MIPS, 1
instance = comp, \ULA1|ShiftRight1~25\, ULA1|ShiftRight1~25, MIPS, 1
instance = comp, \ULA1|ShiftRight1~48\, ULA1|ShiftRight1~48, MIPS, 1
instance = comp, \ULA1|ShiftRight1~26\, ULA1|ShiftRight1~26, MIPS, 1
instance = comp, \ULA1|ShiftRight1~47\, ULA1|ShiftRight1~47, MIPS, 1
instance = comp, \ULA1|Mux18~4\, ULA1|Mux18~4, MIPS, 1
instance = comp, \ULA1|sig_output~126\, ULA1|sig_output~126, MIPS, 1
instance = comp, \ULA1|ShiftRight2~89\, ULA1|ShiftRight2~89, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~7\, ULA1|ShiftLeft1~7, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~13\, ULA1|ShiftLeft1~13, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~14\, ULA1|ShiftLeft1~14, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[12]\, registradores|\G2:3:regb|Temp[12], MIPS, 1
instance = comp, \registradores|outData1|Mux19~0\, registradores|outData1|Mux19~0, MIPS, 1
instance = comp, \PIPE2|Temp[86]\, PIPE2|Temp[86], MIPS, 1
instance = comp, \ULA1|ShiftLeft0~45\, ULA1|ShiftLeft0~45, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~36\, ULA1|ShiftLeft1~36, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~24\, ULA1|ShiftLeft1~24, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~37\, ULA1|ShiftLeft1~37, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~38\, ULA1|ShiftLeft1~38, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[2]~feeder\, registradores|\G2:5:regb|Temp[2]~feeder, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[2]\, registradores|\G2:5:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[2]\, registradores|\G2:7:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[2]\, registradores|\G2:6:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[2]\, registradores|\G2:4:regb|Temp[2], MIPS, 1
instance = comp, \registradores|outData2|Mux29~0\, registradores|outData2|Mux29~0, MIPS, 1
instance = comp, \registradores|outData2|Mux29~1\, registradores|outData2|Mux29~1, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[2]~feeder\, registradores|\G2:3:regb|Temp[2]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[2]\, registradores|\G2:3:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[2]\, registradores|\G2:2:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[2]\, registradores|\G2:1:regb|Temp[2], MIPS, 1
instance = comp, \registradores|outData2|Mux29~2\, registradores|outData2|Mux29~2, MIPS, 1
instance = comp, \registradores|outData2|Mux29~3\, registradores|outData2|Mux29~3, MIPS, 1
instance = comp, \registradores|outData2|Mux29~4\, registradores|outData2|Mux29~4, MIPS, 1
instance = comp, \PIPE2|Temp[44]\, PIPE2|Temp[44], MIPS, 1
instance = comp, \ULA1|Mux29~13\, ULA1|Mux29~13, MIPS, 1
instance = comp, \ULA1|Mux18~5\, ULA1|Mux18~5, MIPS, 1
instance = comp, \ULA1|Add2~18\, ULA1|Add2~18, MIPS, 1
instance = comp, \ULA1|Add2~20\, ULA1|Add2~20, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[11]\, registradores|\G2:5:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[11]\, registradores|\G2:7:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[11]\, registradores|\G2:4:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[11]\, registradores|\G2:6:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData2|Mux20~0\, registradores|outData2|Mux20~0, MIPS, 1
instance = comp, \registradores|outData2|Mux20~1\, registradores|outData2|Mux20~1, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[11]\, registradores|\G2:2:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData2|Mux20~3\, registradores|outData2|Mux20~3, MIPS, 1
instance = comp, \registradores|outData2|Mux20~4\, registradores|outData2|Mux20~4, MIPS, 1
instance = comp, \PIPE2|Temp[53]\, PIPE2|Temp[53], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[11]~25\, mux_IN_ULA_2|X[11]~25, MIPS, 1
instance = comp, \ULA1|Add2~22\, ULA1|Add2~22, MIPS, 1
instance = comp, \ULA1|ShiftRight0~1\, ULA1|ShiftRight0~1, MIPS, 1
instance = comp, \ULA1|Add2~28\, ULA1|Add2~28, MIPS, 1
instance = comp, \ULA1|Add2~32\, ULA1|Add2~32, MIPS, 1
instance = comp, \ULA1|Add2~30\, ULA1|Add2~30, MIPS, 1
instance = comp, \ULA1|ShiftRight0~2\, ULA1|ShiftRight0~2, MIPS, 1
instance = comp, \ULA1|Add2~36\, ULA1|Add2~36, MIPS, 1
instance = comp, \ULA1|Add2~40\, ULA1|Add2~40, MIPS, 1
instance = comp, \ULA1|Add2~38\, ULA1|Add2~38, MIPS, 1
instance = comp, \ULA1|ShiftRight0~3\, ULA1|ShiftRight0~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~4\, ULA1|ShiftRight0~4, MIPS, 1
instance = comp, \ULA1|Mux29~17\, ULA1|Mux29~17, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[26]\, registradores|\G2:2:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[26]\, registradores|\G2:0:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[26]~feeder\, registradores|\G2:1:regb|Temp[26]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[26]\, registradores|\G2:1:regb|Temp[26], MIPS, 1
instance = comp, \registradores|outData2|Mux5~2\, registradores|outData2|Mux5~2, MIPS, 1
instance = comp, \registradores|outData2|Mux5~3\, registradores|outData2|Mux5~3, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[26]\, registradores|\G2:7:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[26]\, registradores|\G2:5:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[26]\, registradores|\G2:4:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[26]\, registradores|\G2:6:regb|Temp[26], MIPS, 1
instance = comp, \registradores|outData2|Mux5~0\, registradores|outData2|Mux5~0, MIPS, 1
instance = comp, \registradores|outData2|Mux5~1\, registradores|outData2|Mux5~1, MIPS, 1
instance = comp, \registradores|outData2|Mux5~4\, registradores|outData2|Mux5~4, MIPS, 1
instance = comp, \PIPE2|Temp[68]\, PIPE2|Temp[68], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[26]~10\, mux_IN_ULA_2|X[26]~10, MIPS, 1
instance = comp, \ULA1|sig_output~96\, ULA1|sig_output~96, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[25]\, registradores|\G2:3:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[25]\, registradores|\G2:0:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData1|Mux6~0\, registradores|outData1|Mux6~0, MIPS, 1
instance = comp, \PIPE2|Temp[99]\, PIPE2|Temp[99], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[24]\, registradores|\G2:0:regb|Temp[24], MIPS, 1
instance = comp, \registradores|outData1|Mux7~0\, registradores|outData1|Mux7~0, MIPS, 1
instance = comp, \PIPE2|Temp[98]\, PIPE2|Temp[98], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[21]\, registradores|\G2:2:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~3\, registradores|outData2|Mux10~3, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[21]\, registradores|\G2:4:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~0\, registradores|outData2|Mux10~0, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[21]\, registradores|\G2:5:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[21]\, registradores|\G2:7:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~1\, registradores|outData2|Mux10~1, MIPS, 1
instance = comp, \registradores|outData2|Mux10~4\, registradores|outData2|Mux10~4, MIPS, 1
instance = comp, \PIPE2|Temp[63]\, PIPE2|Temp[63], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[21]~15\, mux_IN_ULA_2|X[21]~15, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[13]~24\, mux_IN_ULA_2|X[13]~24, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[10]~28\, mux_IN_ULA_2|X[10]~28, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[9]~29\, mux_IN_ULA_2|X[9]~29, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[8]~30\, mux_IN_ULA_2|X[8]~30, MIPS, 1
instance = comp, \ULA1|Add0~18\, ULA1|Add0~18, MIPS, 1
instance = comp, \ULA1|Add0~20\, ULA1|Add0~20, MIPS, 1
instance = comp, \ULA1|Add0~24\, ULA1|Add0~24, MIPS, 1
instance = comp, \ULA1|Add0~30\, ULA1|Add0~30, MIPS, 1
instance = comp, \ULA1|Add0~32\, ULA1|Add0~32, MIPS, 1
instance = comp, \ULA1|Add0~34\, ULA1|Add0~34, MIPS, 1
instance = comp, \ULA1|Add0~36\, ULA1|Add0~36, MIPS, 1
instance = comp, \ULA1|Add0~40\, ULA1|Add0~40, MIPS, 1
instance = comp, \ULA1|Add0~42\, ULA1|Add0~42, MIPS, 1
instance = comp, \ULA1|Add0~48\, ULA1|Add0~48, MIPS, 1
instance = comp, \ULA1|Add0~50\, ULA1|Add0~50, MIPS, 1
instance = comp, \ULA1|Mux6~4\, ULA1|Mux6~4, MIPS, 1
instance = comp, \ULA1|Mux7~6\, ULA1|Mux7~6, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~67\, ULA1|ShiftLeft0~67, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~68\, ULA1|ShiftLeft0~68, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~78\, ULA1|ShiftLeft0~78, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~79\, ULA1|ShiftLeft0~79, MIPS, 1
instance = comp, \ULA1|Mux6~6\, ULA1|Mux6~6, MIPS, 1
instance = comp, \ULA1|Mux6~7\, ULA1|Mux6~7, MIPS, 1
instance = comp, \ULA1|sig_output~97\, ULA1|sig_output~97, MIPS, 1
instance = comp, \ULA1|Mux26~15\, ULA1|Mux26~15, MIPS, 1
instance = comp, \ULA1|ShiftRight2~71\, ULA1|ShiftRight2~71, MIPS, 1
instance = comp, \ULA1|Add1~48\, ULA1|Add1~48, MIPS, 1
instance = comp, \ULA1|Add1~54\, ULA1|Add1~54, MIPS, 1
instance = comp, \ULA1|Mux4~4\, ULA1|Mux4~4, MIPS, 1
instance = comp, \ULA1|Mux29~49\, ULA1|Mux29~49, MIPS, 1
instance = comp, \ULA1|Mux7~10\, ULA1|Mux7~10, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~84\, ULA1|ShiftLeft0~84, MIPS, 1
instance = comp, \ULA1|Mux7~5\, ULA1|Mux7~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~44\, ULA1|ShiftLeft1~44, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~51\, ULA1|ShiftLeft0~51, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~63\, ULA1|ShiftLeft0~63, MIPS, 1
instance = comp, \ULA1|Mux4~5\, ULA1|Mux4~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~82\, ULA1|ShiftLeft0~82, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~83\, ULA1|ShiftLeft0~83, MIPS, 1
instance = comp, \ULA1|Mux4~6\, ULA1|Mux4~6, MIPS, 1
instance = comp, \ULA1|Mux4~7\, ULA1|Mux4~7, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[27]~feeder\, registradores|\G2:7:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[27]\, registradores|\G2:7:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[27]\, registradores|\G2:5:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[27]\, registradores|\G2:4:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[27]~feeder\, registradores|\G2:6:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[27]\, registradores|\G2:6:regb|Temp[27], MIPS, 1
instance = comp, \registradores|outData2|Mux4~0\, registradores|outData2|Mux4~0, MIPS, 1
instance = comp, \registradores|outData2|Mux4~1\, registradores|outData2|Mux4~1, MIPS, 1
instance = comp, \registradores|outData2|Mux4~4\, registradores|outData2|Mux4~4, MIPS, 1
instance = comp, \PIPE2|Temp[69]\, PIPE2|Temp[69], MIPS, 1
instance = comp, \ULA1|sig_output~102\, ULA1|sig_output~102, MIPS, 1
instance = comp, \ULA1|ShiftRight2~82\, ULA1|ShiftRight2~82, MIPS, 1
instance = comp, \ULA1|ShiftRight2~87\, ULA1|ShiftRight2~87, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~63\, ULA1|ShiftLeft1~63, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~45\, ULA1|ShiftLeft1~45, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~56\, ULA1|ShiftLeft1~56, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~68\, ULA1|ShiftLeft1~68, MIPS, 1
instance = comp, \ULA1|Mux4~8\, ULA1|Mux4~8, MIPS, 1
instance = comp, \ULA1|Mux4~9\, ULA1|Mux4~9, MIPS, 1
instance = comp, \ULA1|Mux7~13\, ULA1|Mux7~13, MIPS, 1
instance = comp, \ULA1|Mux7~14\, ULA1|Mux7~14, MIPS, 1
instance = comp, \ULA1|Mux4~10\, ULA1|Mux4~10, MIPS, 1
instance = comp, \ULA1|Mux4~11\, ULA1|Mux4~11, MIPS, 1
instance = comp, \ULA1|Mux4~12\, ULA1|Mux4~12, MIPS, 1
instance = comp, \ULA1|Mux4~13\, ULA1|Mux4~13, MIPS, 1
instance = comp, \ULA1|Mux4~14\, ULA1|Mux4~14, MIPS, 1
instance = comp, \ULA1|Mux4~15\, ULA1|Mux4~15, MIPS, 1
instance = comp, \ULA1|Mux4~16\, ULA1|Mux4~16, MIPS, 1
instance = comp, \ULA1|Mux4~18\, ULA1|Mux4~18, MIPS, 1
instance = comp, \PIPE3|Temp[64]\, PIPE3|Temp[64], MIPS, 1
instance = comp, \PIPE4|Temp[32]\, PIPE4|Temp[32], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[9]\, registradores|\G2:0:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData1|Mux22~0\, registradores|outData1|Mux22~0, MIPS, 1
instance = comp, \PIPE2|Temp[83]\, PIPE2|Temp[83], MIPS, 1
instance = comp, \ULA1|Add1~18\, ULA1|Add1~18, MIPS, 1
instance = comp, \ULA1|Add1~22\, ULA1|Add1~22, MIPS, 1
instance = comp, \ULA1|Mux20~3\, ULA1|Mux20~3, MIPS, 1
instance = comp, \ULA1|ShiftRight2~81\, ULA1|ShiftRight2~81, MIPS, 1
instance = comp, \ULA1|ShiftRight1~38\, ULA1|ShiftRight1~38, MIPS, 1
instance = comp, \ULA1|ShiftRight1~39\, ULA1|ShiftRight1~39, MIPS, 1
instance = comp, \ULA1|Mux20~4\, ULA1|Mux20~4, MIPS, 1
instance = comp, \memI|Mux16~0\, memI|Mux16~0, MIPS, 1
instance = comp, \memI|Mux16~1\, memI|Mux16~1, MIPS, 1
instance = comp, \PIPE1|Temp[0]\, PIPE1|Temp[0], MIPS, 1
instance = comp, \PIPE2|Temp[10]\, PIPE2|Temp[10], MIPS, 1
instance = comp, \ULA1|ShiftRight0~40\, ULA1|ShiftRight0~40, MIPS, 1
instance = comp, \ULA1|ShiftRight1~43\, ULA1|ShiftRight1~43, MIPS, 1
instance = comp, \ULA1|Mux20~5\, ULA1|Mux20~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~8\, ULA1|ShiftLeft1~8, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~38\, ULA1|ShiftLeft0~38, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~30\, ULA1|ShiftLeft1~30, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~31\, ULA1|ShiftLeft1~31, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~32\, ULA1|ShiftLeft1~32, MIPS, 1
instance = comp, \ULA1|Mux20~6\, ULA1|Mux20~6, MIPS, 1
instance = comp, \ULA1|Mux20~7\, ULA1|Mux20~7, MIPS, 1
instance = comp, \ULA1|Mux20~8\, ULA1|Mux20~8, MIPS, 1
instance = comp, \ULA1|Mux20~9\, ULA1|Mux20~9, MIPS, 1
instance = comp, \ULA1|ShiftRight0~45\, ULA1|ShiftRight0~45, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~39\, ULA1|ShiftLeft0~39, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~40\, ULA1|ShiftLeft0~40, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~41\, ULA1|ShiftLeft0~41, MIPS, 1
instance = comp, \ULA1|Mux20~0\, ULA1|Mux20~0, MIPS, 1
instance = comp, \ULA1|Mux20~1\, ULA1|Mux20~1, MIPS, 1
instance = comp, \ULA1|Mux20~2\, ULA1|Mux20~2, MIPS, 1
instance = comp, \ULA1|Mux20~10\, ULA1|Mux20~10, MIPS, 1
instance = comp, \ULA1|Mux20~11\, ULA1|Mux20~11, MIPS, 1
instance = comp, \ULA1|Mux20~12\, ULA1|Mux20~12, MIPS, 1
instance = comp, \PIPE3|Temp[48]\, PIPE3|Temp[48], MIPS, 1
instance = comp, \PIPE3|Temp[30]\, PIPE3|Temp[30], MIPS, 1
instance = comp, \PIPE3|Temp[31]\, PIPE3|Temp[31], MIPS, 1
instance = comp, \PIPE3|Temp[32]\, PIPE3|Temp[32], MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a24\, memD|altsyncram_component|auto_generated|ram_block1a24, MIPS, 1
instance = comp, \muxEscReg2|X[27]~27\, muxEscReg2|X[27]~27, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[27]\, registradores|\G2:3:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[27]\, registradores|\G2:0:regb|Temp[27], MIPS, 1
instance = comp, \registradores|outData1|Mux4~0\, registradores|outData1|Mux4~0, MIPS, 1
instance = comp, \PIPE2|Temp[101]\, PIPE2|Temp[101], MIPS, 1
instance = comp, \ULA1|ShiftRight2~69\, ULA1|ShiftRight2~69, MIPS, 1
instance = comp, \ULA1|ShiftRight1~29\, ULA1|ShiftRight1~29, MIPS, 1
instance = comp, \ULA1|ShiftRight2~72\, ULA1|ShiftRight2~72, MIPS, 1
instance = comp, \ULA1|ShiftRight2~103\, ULA1|ShiftRight2~103, MIPS, 1
instance = comp, \ULA1|ShiftRight1~28\, ULA1|ShiftRight1~28, MIPS, 1
instance = comp, \ULA1|ShiftRight1~30\, ULA1|ShiftRight1~30, MIPS, 1
instance = comp, \ULA1|Mux6~17\, ULA1|Mux6~17, MIPS, 1
instance = comp, \ULA1|Mux6~10\, ULA1|Mux6~10, MIPS, 1
instance = comp, \ULA1|Mux6~11\, ULA1|Mux6~11, MIPS, 1
instance = comp, \ULA1|Mux6~12\, ULA1|Mux6~12, MIPS, 1
instance = comp, \ULA1|Mux6~13\, ULA1|Mux6~13, MIPS, 1
instance = comp, \ULA1|Mux6~14\, ULA1|Mux6~14, MIPS, 1
instance = comp, \ULA1|Mux6~15\, ULA1|Mux6~15, MIPS, 1
instance = comp, \ULA1|Mux6~16\, ULA1|Mux6~16, MIPS, 1
instance = comp, \ULA1|Mux6~18\, ULA1|Mux6~18, MIPS, 1
instance = comp, \PIPE3|Temp[62]\, PIPE3|Temp[62], MIPS, 1
instance = comp, \PIPE4|Temp[30]\, PIPE4|Temp[30], MIPS, 1
instance = comp, \muxEscReg2|X[25]~25\, muxEscReg2|X[25]~25, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[25]\, registradores|\G2:2:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[25]\, registradores|\G2:1:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData2|Mux6~2\, registradores|outData2|Mux6~2, MIPS, 1
instance = comp, \registradores|outData2|Mux6~3\, registradores|outData2|Mux6~3, MIPS, 1
instance = comp, \registradores|outData2|Mux6~4\, registradores|outData2|Mux6~4, MIPS, 1
instance = comp, \PIPE2|Temp[67]\, PIPE2|Temp[67], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[25]~11\, mux_IN_ULA_2|X[25]~11, MIPS, 1
instance = comp, \ULA1|Add2~42\, ULA1|Add2~42, MIPS, 1
instance = comp, \ULA1|Add2~44\, ULA1|Add2~44, MIPS, 1
instance = comp, \ULA1|Add2~48\, ULA1|Add2~48, MIPS, 1
instance = comp, \ULA1|Add2~50\, ULA1|Add2~50, MIPS, 1
instance = comp, \ULA1|Add2~52\, ULA1|Add2~52, MIPS, 1
instance = comp, \ULA1|Add2~56\, ULA1|Add2~56, MIPS, 1
instance = comp, \ULA1|ShiftRight0~6\, ULA1|ShiftRight0~6, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[28]~8\, mux_IN_ULA_2|X[28]~8, MIPS, 1
instance = comp, \ULA1|Add1~56\, ULA1|Add1~56, MIPS, 1
instance = comp, \ULA1|Add1~58\, ULA1|Add1~58, MIPS, 1
instance = comp, \ULA1|Mux1~6\, ULA1|Mux1~6, MIPS, 1
instance = comp, \ULA1|Mux1~2\, ULA1|Mux1~2, MIPS, 1
instance = comp, \ULA1|Mux1~3\, ULA1|Mux1~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~6\, ULA1|ShiftLeft1~6, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~15\, ULA1|ShiftLeft0~15, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[6]~feeder\, registradores|\G2:3:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[6]\, registradores|\G2:3:regb|Temp[6], MIPS, 1
instance = comp, \registradores|outData1|Mux25~0\, registradores|outData1|Mux25~0, MIPS, 1
instance = comp, \PIPE2|Temp[80]\, PIPE2|Temp[80], MIPS, 1
instance = comp, \ULA1|ShiftLeft0~16\, ULA1|ShiftLeft0~16, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~17\, ULA1|ShiftLeft0~17, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~18\, ULA1|ShiftLeft0~18, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~58\, ULA1|ShiftLeft0~58, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~47\, ULA1|ShiftLeft1~47, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~59\, ULA1|ShiftLeft0~59, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~70\, ULA1|ShiftLeft0~70, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~64\, ULA1|ShiftLeft0~64, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~71\, ULA1|ShiftLeft0~71, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~72\, ULA1|ShiftLeft0~72, MIPS, 1
instance = comp, \ULA1|sig_output~115\, ULA1|sig_output~115, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~76\, ULA1|ShiftLeft0~76, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~81\, ULA1|ShiftLeft0~81, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[30]\, registradores|\G2:0:regb|Temp[30], MIPS, 1
instance = comp, \registradores|outData1|Mux1~0\, registradores|outData1|Mux1~0, MIPS, 1
instance = comp, \PIPE2|Temp[104]\, PIPE2|Temp[104], MIPS, 1
instance = comp, \ULA1|sig_output~105\, ULA1|sig_output~105, MIPS, 1
instance = comp, \ULA1|sig_output~112\, ULA1|sig_output~112, MIPS, 1
instance = comp, \ULA1|sig_output~113\, ULA1|sig_output~113, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~48\, ULA1|ShiftLeft0~48, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~49\, ULA1|ShiftLeft0~49, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~34\, ULA1|ShiftLeft0~34, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~35\, ULA1|ShiftLeft0~35, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~50\, ULA1|ShiftLeft0~50, MIPS, 1
instance = comp, \ULA1|sig_output~114\, ULA1|sig_output~114, MIPS, 1
instance = comp, \ULA1|sig_output~116\, ULA1|sig_output~116, MIPS, 1
instance = comp, \ULA1|sig_output~4\, ULA1|sig_output~4, MIPS, 1
instance = comp, \ULA1|sig_output~5\, ULA1|sig_output~5, MIPS, 1
instance = comp, \ULA1|sig_output~117\, ULA1|sig_output~117, MIPS, 1
instance = comp, \ULA1|Mux1~4\, ULA1|Mux1~4, MIPS, 1
instance = comp, \ULA1|Mux1~5\, ULA1|Mux1~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~6\, ULA1|ShiftLeft0~6, MIPS, 1
instance = comp, \ULA1|ShiftRight2~107\, ULA1|ShiftRight2~107, MIPS, 1
instance = comp, \ULA1|ShiftRight2~94\, ULA1|ShiftRight2~94, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~80\, ULA1|ShiftLeft0~80, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~67\, ULA1|ShiftLeft1~67, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[28]\, registradores|\G2:0:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[28]\, registradores|\G2:3:regb|Temp[28], MIPS, 1
instance = comp, \registradores|outData1|Mux3~0\, registradores|outData1|Mux3~0, MIPS, 1
instance = comp, \PIPE2|Temp[102]\, PIPE2|Temp[102], MIPS, 1
instance = comp, \ULA1|ShiftLeft1~69\, ULA1|ShiftLeft1~69, MIPS, 1
instance = comp, \ULA1|sig_output~106\, ULA1|sig_output~106, MIPS, 1
instance = comp, \ULA1|sig_output~107\, ULA1|sig_output~107, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~61\, ULA1|ShiftLeft1~61, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~53\, ULA1|ShiftLeft1~53, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~62\, ULA1|ShiftLeft1~62, MIPS, 1
instance = comp, \ULA1|sig_output~108\, ULA1|sig_output~108, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~17\, ULA1|ShiftLeft1~17, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~3\, ULA1|ShiftLeft1~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~39\, ULA1|ShiftLeft1~39, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~27\, ULA1|ShiftLeft1~27, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~40\, ULA1|ShiftLeft1~40, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~41\, ULA1|ShiftLeft1~41, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~42\, ULA1|ShiftLeft1~42, MIPS, 1
instance = comp, \ULA1|sig_output~109\, ULA1|sig_output~109, MIPS, 1
instance = comp, \ULA1|Mux17~0\, ULA1|Mux17~0, MIPS, 1
instance = comp, \ULA1|sig_output~23\, ULA1|sig_output~23, MIPS, 1
instance = comp, \ULA1|sig_output~110\, ULA1|sig_output~110, MIPS, 1
instance = comp, \ULA1|Mux1~1\, ULA1|Mux1~1, MIPS, 1
instance = comp, \ULA1|Mux1~7\, ULA1|Mux1~7, MIPS, 1
instance = comp, \PIPE3|Temp[67]\, PIPE3|Temp[67], MIPS, 1
instance = comp, \PIPE4|Temp[35]~feeder\, PIPE4|Temp[35]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[35]\, PIPE4|Temp[35], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[29]\, registradores|\G2:2:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[29]\, registradores|\G2:3:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~3\, registradores|outData2|Mux2~3, MIPS, 1
instance = comp, \registradores|outData2|Mux2~4\, registradores|outData2|Mux2~4, MIPS, 1
instance = comp, \PIPE2|Temp[71]\, PIPE2|Temp[71], MIPS, 1
instance = comp, \PIPE3|Temp[34]\, PIPE3|Temp[34], MIPS, 1
instance = comp, \PIPE3|Temp[35]\, PIPE3|Temp[35], MIPS, 1
instance = comp, \PIPE3|Temp[36]\, PIPE3|Temp[36], MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a28\, memD|altsyncram_component|auto_generated|ram_block1a28, MIPS, 1
instance = comp, \muxEscReg2|X[30]~30\, muxEscReg2|X[30]~30, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[30]~feeder\, registradores|\G2:3:regb|Temp[30]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[30]\, registradores|\G2:3:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[30]\, registradores|\G2:2:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[30]\, registradores|\G2:1:regb|Temp[30], MIPS, 1
instance = comp, \registradores|outData2|Mux1~2\, registradores|outData2|Mux1~2, MIPS, 1
instance = comp, \registradores|outData2|Mux1~3\, registradores|outData2|Mux1~3, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[30]~feeder\, registradores|\G2:7:regb|Temp[30]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[30]\, registradores|\G2:7:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[30]\, registradores|\G2:5:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[30]\, registradores|\G2:4:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[30]~feeder\, registradores|\G2:6:regb|Temp[30]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[30]\, registradores|\G2:6:regb|Temp[30], MIPS, 1
instance = comp, \registradores|outData2|Mux1~0\, registradores|outData2|Mux1~0, MIPS, 1
instance = comp, \registradores|outData2|Mux1~1\, registradores|outData2|Mux1~1, MIPS, 1
instance = comp, \registradores|outData2|Mux1~4\, registradores|outData2|Mux1~4, MIPS, 1
instance = comp, \PIPE2|Temp[72]\, PIPE2|Temp[72], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[30]~6\, mux_IN_ULA_2|X[30]~6, MIPS, 1
instance = comp, \ULA1|Add2~58\, ULA1|Add2~58, MIPS, 1
instance = comp, \ULA1|Add2~62\, ULA1|Add2~62, MIPS, 1
instance = comp, \ULA1|Add2~64\, ULA1|Add2~64, MIPS, 1
instance = comp, \ULA1|ShiftRight0~7\, ULA1|ShiftRight0~7, MIPS, 1
instance = comp, \ULA1|Mux29~18\, ULA1|Mux29~18, MIPS, 1
instance = comp, \ULA1|Mux29~19\, ULA1|Mux29~19, MIPS, 1
instance = comp, \ULA1|Mux18~6\, ULA1|Mux18~6, MIPS, 1
instance = comp, \ULA1|Mux18~7\, ULA1|Mux18~7, MIPS, 1
instance = comp, \ULA1|Mux18~8\, ULA1|Mux18~8, MIPS, 1
instance = comp, \ULA1|Mux18~9\, ULA1|Mux18~9, MIPS, 1
instance = comp, \ULA1|Mux18~10\, ULA1|Mux18~10, MIPS, 1
instance = comp, \ULA1|Mux18~11\, ULA1|Mux18~11, MIPS, 1
instance = comp, \ULA1|Mux18~12\, ULA1|Mux18~12, MIPS, 1
instance = comp, \PIPE3|Temp[50]\, PIPE3|Temp[50], MIPS, 1
instance = comp, \PIPE4|Temp[18]\, PIPE4|Temp[18], MIPS, 1
instance = comp, \PIPE3|Temp[18]~feeder\, PIPE3|Temp[18]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[18]\, PIPE3|Temp[18], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[14]\, registradores|\G2:5:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[14]\, registradores|\G2:7:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[14]\, registradores|\G2:4:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[14]\, registradores|\G2:6:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData2|Mux17~0\, registradores|outData2|Mux17~0, MIPS, 1
instance = comp, \registradores|outData2|Mux17~1\, registradores|outData2|Mux17~1, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[14]\, registradores|\G2:2:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData2|Mux17~3\, registradores|outData2|Mux17~3, MIPS, 1
instance = comp, \registradores|outData2|Mux17~4\, registradores|outData2|Mux17~4, MIPS, 1
instance = comp, \PIPE2|Temp[56]\, PIPE2|Temp[56], MIPS, 1
instance = comp, \PIPE3|Temp[19]\, PIPE3|Temp[19], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[15]\, registradores|\G2:5:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[15]\, registradores|\G2:7:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~1\, registradores|outData2|Mux16~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[15]\, registradores|\G2:1:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[15]\, registradores|\G2:0:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~2\, registradores|outData2|Mux16~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[15]\, registradores|\G2:2:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~3\, registradores|outData2|Mux16~3, MIPS, 1
instance = comp, \registradores|outData2|Mux16~4\, registradores|outData2|Mux16~4, MIPS, 1
instance = comp, \PIPE2|Temp[57]\, PIPE2|Temp[57], MIPS, 1
instance = comp, \PIPE3|Temp[20]~feeder\, PIPE3|Temp[20]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[20]\, PIPE3|Temp[20], MIPS, 1
instance = comp, \muxEscReg2|X[13]~13\, muxEscReg2|X[13]~13, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[13]\, registradores|\G2:1:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData2|Mux18~2\, registradores|outData2|Mux18~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[13]\, registradores|\G2:2:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData2|Mux18~3\, registradores|outData2|Mux18~3, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[13]\, registradores|\G2:4:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[13]\, registradores|\G2:6:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData2|Mux18~0\, registradores|outData2|Mux18~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[13]\, registradores|\G2:7:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[13]\, registradores|\G2:5:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData2|Mux18~1\, registradores|outData2|Mux18~1, MIPS, 1
instance = comp, \registradores|outData2|Mux18~4\, registradores|outData2|Mux18~4, MIPS, 1
instance = comp, \PIPE2|Temp[55]\, PIPE2|Temp[55], MIPS, 1
instance = comp, \ULA1|ShiftRight0~5\, ULA1|ShiftRight0~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~8\, ULA1|ShiftRight0~8, MIPS, 1
instance = comp, \ULA1|Mux21~3\, ULA1|Mux21~3, MIPS, 1
instance = comp, \ULA1|ShiftRight2~37\, ULA1|ShiftRight2~37, MIPS, 1
instance = comp, \ULA1|ShiftRight0~30\, ULA1|ShiftRight0~30, MIPS, 1
instance = comp, \ULA1|ShiftRight0~31\, ULA1|ShiftRight0~31, MIPS, 1
instance = comp, \ULA1|ShiftRight0~65\, ULA1|ShiftRight0~65, MIPS, 1
instance = comp, \ULA1|Mux21~9\, ULA1|Mux21~9, MIPS, 1
instance = comp, \ULA1|Mux21~10\, ULA1|Mux21~10, MIPS, 1
instance = comp, \ULA1|sig_output~46\, ULA1|sig_output~46, MIPS, 1
instance = comp, \ULA1|Mux21~11\, ULA1|Mux21~11, MIPS, 1
instance = comp, \ULA1|ShiftRight2~39\, ULA1|ShiftRight2~39, MIPS, 1
instance = comp, \ULA1|ShiftRight1~33\, ULA1|ShiftRight1~33, MIPS, 1
instance = comp, \ULA1|ShiftRight1~34\, ULA1|ShiftRight1~34, MIPS, 1
instance = comp, \ULA1|ShiftRight1~35\, ULA1|ShiftRight1~35, MIPS, 1
instance = comp, \ULA1|ShiftRight2~38\, ULA1|ShiftRight2~38, MIPS, 1
instance = comp, \ULA1|ShiftRight2~78\, ULA1|ShiftRight2~78, MIPS, 1
instance = comp, \ULA1|ShiftRight2~77\, ULA1|ShiftRight2~77, MIPS, 1
instance = comp, \ULA1|ShiftRight2~79\, ULA1|ShiftRight2~79, MIPS, 1
instance = comp, \ULA1|ShiftRight2~104\, ULA1|ShiftRight2~104, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~28\, ULA1|ShiftLeft1~28, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~29\, ULA1|ShiftLeft1~29, MIPS, 1
instance = comp, \ULA1|Mux21~14\, ULA1|Mux21~14, MIPS, 1
instance = comp, \ULA1|Mux21~15\, ULA1|Mux21~15, MIPS, 1
instance = comp, \ULA1|Mux21~16\, ULA1|Mux21~16, MIPS, 1
instance = comp, \ULA1|Mux21~17\, ULA1|Mux21~17, MIPS, 1
instance = comp, \ULA1|Mux21~18\, ULA1|Mux21~18, MIPS, 1
instance = comp, \ULA1|Mux21~19\, ULA1|Mux21~19, MIPS, 1
instance = comp, \ULA1|Mux21~20\, ULA1|Mux21~20, MIPS, 1
instance = comp, \PIPE3|Temp[47]\, PIPE3|Temp[47], MIPS, 1
instance = comp, \PIPE3|Temp[14]\, PIPE3|Temp[14], MIPS, 1
instance = comp, \PIPE3|Temp[15]\, PIPE3|Temp[15], MIPS, 1
instance = comp, \PIPE3|Temp[16]\, PIPE3|Temp[16], MIPS, 1
instance = comp, \PIPE4|Temp[14]\, PIPE4|Temp[14], MIPS, 1
instance = comp, \muxEscReg2|X[9]~9\, muxEscReg2|X[9]~9, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[9]\, registradores|\G2:4:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[9]\, registradores|\G2:6:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData2|Mux22~0\, registradores|outData2|Mux22~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[9]\, registradores|\G2:7:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData2|Mux22~1\, registradores|outData2|Mux22~1, MIPS, 1
instance = comp, \registradores|outData2|Mux22~4\, registradores|outData2|Mux22~4, MIPS, 1
instance = comp, \PIPE2|Temp[51]\, PIPE2|Temp[51], MIPS, 1
instance = comp, \ULA1|sig_output~43\, ULA1|sig_output~43, MIPS, 1
instance = comp, \ULA1|ShiftRight0~26\, ULA1|ShiftRight0~26, MIPS, 1
instance = comp, \ULA1|ShiftRight0~28\, ULA1|ShiftRight0~28, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~32\, ULA1|ShiftLeft0~32, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~19\, ULA1|ShiftLeft0~19, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~33\, ULA1|ShiftLeft0~33, MIPS, 1
instance = comp, \ULA1|Mux22~0\, ULA1|Mux22~0, MIPS, 1
instance = comp, \ULA1|Mux22~1\, ULA1|Mux22~1, MIPS, 1
instance = comp, \ULA1|Mux22~2\, ULA1|Mux22~2, MIPS, 1
instance = comp, \ULA1|Mux22~3\, ULA1|Mux22~3, MIPS, 1
instance = comp, \ULA1|sig_output~44\, ULA1|sig_output~44, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~25\, ULA1|ShiftLeft1~25, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~26\, ULA1|ShiftLeft1~26, MIPS, 1
instance = comp, \ULA1|Mux22~5\, ULA1|Mux22~5, MIPS, 1
instance = comp, \ULA1|Mux22~6\, ULA1|Mux22~6, MIPS, 1
instance = comp, \ULA1|Mux22~7\, ULA1|Mux22~7, MIPS, 1
instance = comp, \ULA1|Mux22~8\, ULA1|Mux22~8, MIPS, 1
instance = comp, \ULA1|Mux22~9\, ULA1|Mux22~9, MIPS, 1
instance = comp, \ULA1|Mux22~10\, ULA1|Mux22~10, MIPS, 1
instance = comp, \ULA1|Mux22~11\, ULA1|Mux22~11, MIPS, 1
instance = comp, \ULA1|Mux22~12\, ULA1|Mux22~12, MIPS, 1
instance = comp, \PIPE3|Temp[46]\, PIPE3|Temp[46], MIPS, 1
instance = comp, \PIPE3|Temp[6]\, PIPE3|Temp[6], MIPS, 1
instance = comp, \PIPE3|Temp[7]~feeder\, PIPE3|Temp[7]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[7]\, PIPE3|Temp[7], MIPS, 1
instance = comp, \PIPE3|Temp[8]~feeder\, PIPE3|Temp[8]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[8]\, PIPE3|Temp[8], MIPS, 1
instance = comp, \muxEscReg2|X[2]~2\, muxEscReg2|X[2]~2, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[2]\, registradores|\G2:0:regb|Temp[2], MIPS, 1
instance = comp, \registradores|outData1|Mux29~0\, registradores|outData1|Mux29~0, MIPS, 1
instance = comp, \PIPE2|Temp[76]\, PIPE2|Temp[76], MIPS, 1
instance = comp, \ULA1|ShiftLeft1~2\, ULA1|ShiftLeft1~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~10\, ULA1|ShiftLeft1~10, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~22\, ULA1|ShiftLeft1~22, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~23\, ULA1|ShiftLeft1~23, MIPS, 1
instance = comp, \ULA1|Mux23~6\, ULA1|Mux23~6, MIPS, 1
instance = comp, \ULA1|Mux23~7\, ULA1|Mux23~7, MIPS, 1
instance = comp, \ULA1|Mux23~8\, ULA1|Mux23~8, MIPS, 1
instance = comp, \ULA1|Mux23~9\, ULA1|Mux23~9, MIPS, 1
instance = comp, \ULA1|ShiftRight2~42\, ULA1|ShiftRight2~42, MIPS, 1
instance = comp, \ULA1|ShiftRight0~11\, ULA1|ShiftRight0~11, MIPS, 1
instance = comp, \ULA1|ShiftRight0~12\, ULA1|ShiftRight0~12, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~24\, ULA1|ShiftLeft0~24, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~26\, ULA1|ShiftLeft0~26, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~27\, ULA1|ShiftLeft0~27, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~28\, ULA1|ShiftLeft0~28, MIPS, 1
instance = comp, \ULA1|Mux23~0\, ULA1|Mux23~0, MIPS, 1
instance = comp, \ULA1|Mux23~1\, ULA1|Mux23~1, MIPS, 1
instance = comp, \ULA1|Mux23~2\, ULA1|Mux23~2, MIPS, 1
instance = comp, \ULA1|Mux23~10\, ULA1|Mux23~10, MIPS, 1
instance = comp, \ULA1|Mux23~11\, ULA1|Mux23~11, MIPS, 1
instance = comp, \ULA1|Mux23~12\, ULA1|Mux23~12, MIPS, 1
instance = comp, \PIPE3|Temp[45]\, PIPE3|Temp[45], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[17]\, registradores|\G2:2:regb|Temp[17], MIPS, 1
instance = comp, \registradores|outData2|Mux14~3\, registradores|outData2|Mux14~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[17]~feeder\, registradores|\G2:5:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[17]\, registradores|\G2:5:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[17]\, registradores|\G2:7:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[17]\, registradores|\G2:4:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[17]\, registradores|\G2:6:regb|Temp[17], MIPS, 1
instance = comp, \registradores|outData2|Mux14~0\, registradores|outData2|Mux14~0, MIPS, 1
instance = comp, \registradores|outData2|Mux14~1\, registradores|outData2|Mux14~1, MIPS, 1
instance = comp, \registradores|outData2|Mux14~4\, registradores|outData2|Mux14~4, MIPS, 1
instance = comp, \PIPE2|Temp[59]\, PIPE2|Temp[59], MIPS, 1
instance = comp, \PIPE3|Temp[22]~feeder\, PIPE3|Temp[22]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[22]\, PIPE3|Temp[22], MIPS, 1
instance = comp, \PIPE3|Temp[23]~feeder\, PIPE3|Temp[23]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[23]\, PIPE3|Temp[23], MIPS, 1
instance = comp, \PIPE3|Temp[24]\, PIPE3|Temp[24], MIPS, 1
instance = comp, \ULA1|Add1~32\, ULA1|Add1~32, MIPS, 1
instance = comp, \ULA1|Add1~36\, ULA1|Add1~36, MIPS, 1
instance = comp, \ULA1|sig_output~78\, ULA1|sig_output~78, MIPS, 1
instance = comp, \ULA1|Mux13~6\, ULA1|Mux13~6, MIPS, 1
instance = comp, \ULA1|ShiftRight2~96\, ULA1|ShiftRight2~96, MIPS, 1
instance = comp, \ULA1|Mux13~2\, ULA1|Mux13~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~54\, ULA1|ShiftLeft1~54, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~4\, ULA1|ShiftLeft1~4, MIPS, 1
instance = comp, \ULA1|Mux13~8\, ULA1|Mux13~8, MIPS, 1
instance = comp, \ULA1|Mux13~9\, ULA1|Mux13~9, MIPS, 1
instance = comp, \ULA1|Mux13~10\, ULA1|Mux13~10, MIPS, 1
instance = comp, \ULA1|Mux13~11\, ULA1|Mux13~11, MIPS, 1
instance = comp, \ULA1|Mux13~12\, ULA1|Mux13~12, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~60\, ULA1|ShiftLeft0~60, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[4]~4\, mux_IN_ULA_2|X[4]~4, MIPS, 1
instance = comp, \ULA1|Mux13~0\, ULA1|Mux13~0, MIPS, 1
instance = comp, \ULA1|Mux13~3\, ULA1|Mux13~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~35\, ULA1|ShiftRight0~35, MIPS, 1
instance = comp, \ULA1|Mux13~4\, ULA1|Mux13~4, MIPS, 1
instance = comp, \ULA1|Mux13~5\, ULA1|Mux13~5, MIPS, 1
instance = comp, \ULA1|Mux13~13\, ULA1|Mux13~13, MIPS, 1
instance = comp, \ULA1|Mux13~14\, ULA1|Mux13~14, MIPS, 1
instance = comp, \ULA1|Mux13~15\, ULA1|Mux13~15, MIPS, 1
instance = comp, \PIPE3|Temp[55]\, PIPE3|Temp[55], MIPS, 1
instance = comp, \PIPE4|Temp[23]\, PIPE4|Temp[23], MIPS, 1
instance = comp, \muxEscReg2|X[18]~18\, muxEscReg2|X[18]~18, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[18]\, registradores|\G2:0:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[18]\, registradores|\G2:3:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData1|Mux13~0\, registradores|outData1|Mux13~0, MIPS, 1
instance = comp, \PIPE2|Temp[92]\, PIPE2|Temp[92], MIPS, 1
instance = comp, \ULA1|ShiftLeft0~61\, ULA1|ShiftLeft0~61, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~62\, ULA1|ShiftLeft0~62, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~75\, ULA1|ShiftLeft0~75, MIPS, 1
instance = comp, \ULA1|Mux8~2\, ULA1|Mux8~2, MIPS, 1
instance = comp, \ULA1|Mux13~1\, ULA1|Mux13~1, MIPS, 1
instance = comp, \ULA1|Mux8~3\, ULA1|Mux8~3, MIPS, 1
instance = comp, \ULA1|Mux8~4\, ULA1|Mux8~4, MIPS, 1
instance = comp, \ULA1|Mux8~5\, ULA1|Mux8~5, MIPS, 1
instance = comp, \ULA1|sig_output~92\, ULA1|sig_output~92, MIPS, 1
instance = comp, \ULA1|ShiftRight1~52\, ULA1|ShiftRight1~52, MIPS, 1
instance = comp, \ULA1|ShiftRight2~101\, ULA1|ShiftRight2~101, MIPS, 1
instance = comp, \ULA1|Mux8~9\, ULA1|Mux8~9, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~46\, ULA1|ShiftLeft1~46, MIPS, 1
instance = comp, \ULA1|Mux8~0\, ULA1|Mux8~0, MIPS, 1
instance = comp, \ULA1|Mux8~6\, ULA1|Mux8~6, MIPS, 1
instance = comp, \ULA1|Mux8~7\, ULA1|Mux8~7, MIPS, 1
instance = comp, \ULA1|Mux8~8\, ULA1|Mux8~8, MIPS, 1
instance = comp, \ULA1|Mux8~10\, ULA1|Mux8~10, MIPS, 1
instance = comp, \ULA1|Mux8~11\, ULA1|Mux8~11, MIPS, 1
instance = comp, \ULA1|Mux8~12\, ULA1|Mux8~12, MIPS, 1
instance = comp, \ULA1|Mux8~13\, ULA1|Mux8~13, MIPS, 1
instance = comp, \ULA1|Mux8~14\, ULA1|Mux8~14, MIPS, 1
instance = comp, \PIPE3|Temp[60]\, PIPE3|Temp[60], MIPS, 1
instance = comp, \PIPE4|Temp[28]\, PIPE4|Temp[28], MIPS, 1
instance = comp, \PIPE3|Temp[26]\, PIPE3|Temp[26], MIPS, 1
instance = comp, \PIPE3|Temp[27]\, PIPE3|Temp[27], MIPS, 1
instance = comp, \PIPE3|Temp[28]\, PIPE3|Temp[28], MIPS, 1
instance = comp, \memD|altsyncram_component|auto_generated|ram_block1a20\, memD|altsyncram_component|auto_generated|ram_block1a20, MIPS, 1
instance = comp, \muxEscReg2|X[23]~23\, muxEscReg2|X[23]~23, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[23]\, registradores|\G2:3:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData1|Mux8~0\, registradores|outData1|Mux8~0, MIPS, 1
instance = comp, \PIPE2|Temp[97]\, PIPE2|Temp[97], MIPS, 1
instance = comp, \ULA1|ShiftRight2~64\, ULA1|ShiftRight2~64, MIPS, 1
instance = comp, \ULA1|ShiftRight0~43\, ULA1|ShiftRight0~43, MIPS, 1
instance = comp, \ULA1|ShiftRight0~41\, ULA1|ShiftRight0~41, MIPS, 1
instance = comp, \ULA1|ShiftRight0~61\, ULA1|ShiftRight0~61, MIPS, 1
instance = comp, \ULA1|ShiftRight0~62\, ULA1|ShiftRight0~62, MIPS, 1
instance = comp, \ULA1|Mux24~6\, ULA1|Mux24~6, MIPS, 1
instance = comp, \ULA1|Mux26~34\, ULA1|Mux26~34, MIPS, 1
instance = comp, \ULA1|ShiftRight2~63\, ULA1|ShiftRight2~63, MIPS, 1
instance = comp, \ULA1|ShiftRight2~80\, ULA1|ShiftRight2~80, MIPS, 1
instance = comp, \ULA1|Mux26~33\, ULA1|Mux26~33, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~19\, ULA1|ShiftLeft1~19, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~20\, ULA1|ShiftLeft1~20, MIPS, 1
instance = comp, \ULA1|Mux24~7\, ULA1|Mux24~7, MIPS, 1
instance = comp, \ULA1|Mux24~10\, ULA1|Mux24~10, MIPS, 1
instance = comp, \ULA1|Mux24~11\, ULA1|Mux24~11, MIPS, 1
instance = comp, \ULA1|Mux24~12\, ULA1|Mux24~12, MIPS, 1
instance = comp, \ULA1|sig_output~39\, ULA1|sig_output~39, MIPS, 1
instance = comp, \ULA1|Mux24~13\, ULA1|Mux24~13, MIPS, 1
instance = comp, \ULA1|Mux24~14\, ULA1|Mux24~14, MIPS, 1
instance = comp, \ULA1|Mux24~15\, ULA1|Mux24~15, MIPS, 1
instance = comp, \ULA1|Mux24~16\, ULA1|Mux24~16, MIPS, 1
instance = comp, \ULA1|Mux24~17\, ULA1|Mux24~17, MIPS, 1
instance = comp, \ULA1|Mux24~19\, ULA1|Mux24~19, MIPS, 1
instance = comp, \PIPE3|Temp[44]\, PIPE3|Temp[44], MIPS, 1
instance = comp, \ULA1|Mux29~41\, ULA1|Mux29~41, MIPS, 1
instance = comp, \ULA1|Mux3~0\, ULA1|Mux3~0, MIPS, 1
instance = comp, \ULA1|Mux29~50\, ULA1|Mux29~50, MIPS, 1
instance = comp, \ULA1|sig_output~103\, ULA1|sig_output~103, MIPS, 1
instance = comp, \ULA1|Mux29~35\, ULA1|Mux29~35, MIPS, 1
instance = comp, \ULA1|Mux2~5\, ULA1|Mux2~5, MIPS, 1
instance = comp, \ULA1|Mux29~47\, ULA1|Mux29~47, MIPS, 1
instance = comp, \ULA1|Mux0~1\, ULA1|Mux0~1, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~85\, ULA1|ShiftLeft0~85, MIPS, 1
instance = comp, \ULA1|Mux2~25\, ULA1|Mux2~25, MIPS, 1
instance = comp, \ULA1|Mux3~9\, ULA1|Mux3~9, MIPS, 1
instance = comp, \ULA1|Mux3~10\, ULA1|Mux3~10, MIPS, 1
instance = comp, \ULA1|Mux3~11\, ULA1|Mux3~11, MIPS, 1
instance = comp, \ULA1|Mux3~12\, ULA1|Mux3~12, MIPS, 1
instance = comp, \ULA1|Mux3~13\, ULA1|Mux3~13, MIPS, 1
instance = comp, \ULA1|Mux2~2\, ULA1|Mux2~2, MIPS, 1
instance = comp, \ULA1|Mux29~22\, ULA1|Mux29~22, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~5\, ULA1|ShiftLeft1~5, MIPS, 1
instance = comp, \ULA1|Mux3~2\, ULA1|Mux3~2, MIPS, 1
instance = comp, \ULA1|Mux3~3\, ULA1|Mux3~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~11\, ULA1|ShiftLeft1~11, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~33\, ULA1|ShiftLeft1~33, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~34\, ULA1|ShiftLeft1~34, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~35\, ULA1|ShiftLeft1~35, MIPS, 1
instance = comp, \ULA1|Mux3~5\, ULA1|Mux3~5, MIPS, 1
instance = comp, \ULA1|Mux3~14\, ULA1|Mux3~14, MIPS, 1
instance = comp, \ULA1|Mux3~15\, ULA1|Mux3~15, MIPS, 1
instance = comp, \ULA1|Mux3~16\, ULA1|Mux3~16, MIPS, 1
instance = comp, \ULA1|Mux3~17\, ULA1|Mux3~17, MIPS, 1
instance = comp, \PIPE3|Temp[65]\, PIPE3|Temp[65], MIPS, 1
instance = comp, \PIPE4|Temp[33]\, PIPE4|Temp[33], MIPS, 1
instance = comp, \muxEscReg2|X[28]~28\, muxEscReg2|X[28]~28, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[28]\, registradores|\G2:5:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[28]\, registradores|\G2:4:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[28]\, registradores|\G2:6:regb|Temp[28], MIPS, 1
instance = comp, \registradores|outData2|Mux3~0\, registradores|outData2|Mux3~0, MIPS, 1
instance = comp, \registradores|outData2|Mux3~1\, registradores|outData2|Mux3~1, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[28]\, registradores|\G2:2:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[28]~feeder\, registradores|\G2:1:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[28]\, registradores|\G2:1:regb|Temp[28], MIPS, 1
instance = comp, \registradores|outData2|Mux3~2\, registradores|outData2|Mux3~2, MIPS, 1
instance = comp, \registradores|outData2|Mux3~3\, registradores|outData2|Mux3~3, MIPS, 1
instance = comp, \registradores|outData2|Mux3~4\, registradores|outData2|Mux3~4, MIPS, 1
instance = comp, \PIPE2|Temp[70]\, PIPE2|Temp[70], MIPS, 1
instance = comp, \PIPE3|Temp[33]~feeder\, PIPE3|Temp[33]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[33]\, PIPE3|Temp[33], MIPS, 1
instance = comp, \muxEscReg2|X[29]~29\, muxEscReg2|X[29]~29, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[29]\, registradores|\G2:0:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData1|Mux2~0\, registradores|outData1|Mux2~0, MIPS, 1
instance = comp, \PIPE2|Temp[103]\, PIPE2|Temp[103], MIPS, 1
instance = comp, \ULA1|ShiftRight2~68\, ULA1|ShiftRight2~68, MIPS, 1
instance = comp, \ULA1|ShiftRight0~23\, ULA1|ShiftRight0~23, MIPS, 1
instance = comp, \ULA1|ShiftRight0~56\, ULA1|ShiftRight0~56, MIPS, 1
instance = comp, \ULA1|ShiftRight2~62\, ULA1|ShiftRight2~62, MIPS, 1
instance = comp, \ULA1|ShiftRight0~21\, ULA1|ShiftRight0~21, MIPS, 1
instance = comp, \ULA1|Mux26~21\, ULA1|Mux26~21, MIPS, 1
instance = comp, \ULA1|Mux26~16\, ULA1|Mux26~16, MIPS, 1
instance = comp, \ULA1|ShiftRight1~22\, ULA1|ShiftRight1~22, MIPS, 1
instance = comp, \ULA1|Mux27~7\, ULA1|Mux27~7, MIPS, 1
instance = comp, \ULA1|ShiftRight2~85\, ULA1|ShiftRight2~85, MIPS, 1
instance = comp, \ULA1|ShiftRight2~99\, ULA1|ShiftRight2~99, MIPS, 1
instance = comp, \ULA1|Mux10~0\, ULA1|Mux10~0, MIPS, 1
instance = comp, \ULA1|Mux26~22\, ULA1|Mux26~22, MIPS, 1
instance = comp, \ULA1|Mux26~23\, ULA1|Mux26~23, MIPS, 1
instance = comp, \ULA1|Mux26~24\, ULA1|Mux26~24, MIPS, 1
instance = comp, \ULA1|Mux26~25\, ULA1|Mux26~25, MIPS, 1
instance = comp, \ULA1|Mux26~26\, ULA1|Mux26~26, MIPS, 1
instance = comp, \ULA1|Mux26~27\, ULA1|Mux26~27, MIPS, 1
instance = comp, \ULA1|Mux26~28\, ULA1|Mux26~28, MIPS, 1
instance = comp, \ULA1|Mux26~29\, ULA1|Mux26~29, MIPS, 1
instance = comp, \ULA1|Mux26~30\, ULA1|Mux26~30, MIPS, 1
instance = comp, \ULA1|Mux26~31\, ULA1|Mux26~31, MIPS, 1
instance = comp, \ULA1|Mux26~36\, ULA1|Mux26~36, MIPS, 1
instance = comp, \PIPE3|Temp[42]\, PIPE3|Temp[42], MIPS, 1
instance = comp, \PIPE4|Temp[8]\, PIPE4|Temp[8], MIPS, 1
instance = comp, \muxEscReg2|X[3]~3\, muxEscReg2|X[3]~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[3]\, registradores|\G2:5:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[3]\, registradores|\G2:7:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[3]\, registradores|\G2:4:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[3]\, registradores|\G2:6:regb|Temp[3], MIPS, 1
instance = comp, \registradores|outData2|Mux28~0\, registradores|outData2|Mux28~0, MIPS, 1
instance = comp, \registradores|outData2|Mux28~1\, registradores|outData2|Mux28~1, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[3]\, registradores|\G2:2:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[3]\, registradores|\G2:1:regb|Temp[3], MIPS, 1
instance = comp, \registradores|outData2|Mux28~2\, registradores|outData2|Mux28~2, MIPS, 1
instance = comp, \registradores|outData2|Mux28~3\, registradores|outData2|Mux28~3, MIPS, 1
instance = comp, \registradores|outData2|Mux28~4\, registradores|outData2|Mux28~4, MIPS, 1
instance = comp, \PIPE2|Temp[45]\, PIPE2|Temp[45], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[3]~3\, mux_IN_ULA_2|X[3]~3, MIPS, 1
instance = comp, \ULA1|Mux29~36\, ULA1|Mux29~36, MIPS, 1
instance = comp, \ULA1|sig_output~27\, ULA1|sig_output~27, MIPS, 1
instance = comp, \ULA1|ShiftRight1~40\, ULA1|ShiftRight1~40, MIPS, 1
instance = comp, \ULA1|ShiftRight1~41\, ULA1|ShiftRight1~41, MIPS, 1
instance = comp, \ULA1|ShiftRight1~42\, ULA1|ShiftRight1~42, MIPS, 1
instance = comp, \ULA1|ShiftRight2~97\, ULA1|ShiftRight2~97, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~9\, ULA1|ShiftLeft1~9, MIPS, 1
instance = comp, \ULA1|Mux28~3\, ULA1|Mux28~3, MIPS, 1
instance = comp, \ULA1|Mux28~4\, ULA1|Mux28~4, MIPS, 1
instance = comp, \ULA1|Mux29~25\, ULA1|Mux29~25, MIPS, 1
instance = comp, \ULA1|sig_output~28\, ULA1|sig_output~28, MIPS, 1
instance = comp, \ULA1|Mux29~27\, ULA1|Mux29~27, MIPS, 1
instance = comp, \ULA1|Mux29~26\, ULA1|Mux29~26, MIPS, 1
instance = comp, \ULA1|Mux28~7\, ULA1|Mux28~7, MIPS, 1
instance = comp, \ULA1|ShiftRight0~49\, ULA1|ShiftRight0~49, MIPS, 1
instance = comp, \ULA1|ShiftRight0~50\, ULA1|ShiftRight0~50, MIPS, 1
instance = comp, \ULA1|ShiftRight2~57\, ULA1|ShiftRight2~57, MIPS, 1
instance = comp, \ULA1|Mux28~5\, ULA1|Mux28~5, MIPS, 1
instance = comp, \ULA1|Mux28~6\, ULA1|Mux28~6, MIPS, 1
instance = comp, \ULA1|Mux28~8\, ULA1|Mux28~8, MIPS, 1
instance = comp, \ULA1|Mux29~30\, ULA1|Mux29~30, MIPS, 1
instance = comp, \ULA1|Mux29~31\, ULA1|Mux29~31, MIPS, 1
instance = comp, \ULA1|Mux29~32\, ULA1|Mux29~32, MIPS, 1
instance = comp, \ULA1|Mux28~9\, ULA1|Mux28~9, MIPS, 1
instance = comp, \ULA1|Mux28~10\, ULA1|Mux28~10, MIPS, 1
instance = comp, \ULA1|Mux28~11\, ULA1|Mux28~11, MIPS, 1
instance = comp, \ULA1|Mux28~12\, ULA1|Mux28~12, MIPS, 1
instance = comp, \ULA1|Mux28~13\, ULA1|Mux28~13, MIPS, 1
instance = comp, \ULA1|Mux28~14\, ULA1|Mux28~14, MIPS, 1
instance = comp, \PIPE3|Temp[40]\, PIPE3|Temp[40], MIPS, 1
instance = comp, \PIPE3|Temp[10]\, PIPE3|Temp[10], MIPS, 1
instance = comp, \PIPE3|Temp[11]~feeder\, PIPE3|Temp[11]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[11]\, PIPE3|Temp[11], MIPS, 1
instance = comp, \PIPE3|Temp[12]~feeder\, PIPE3|Temp[12]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[12]\, PIPE3|Temp[12], MIPS, 1
instance = comp, \muxEscReg2|X[5]~5\, muxEscReg2|X[5]~5, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[5]\, registradores|\G2:4:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[5]\, registradores|\G2:6:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~0\, registradores|outData2|Mux26~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[5]\, registradores|\G2:7:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~1\, registradores|outData2|Mux26~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[5]\, registradores|\G2:1:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~2\, registradores|outData2|Mux26~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[5]\, registradores|\G2:2:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~3\, registradores|outData2|Mux26~3, MIPS, 1
instance = comp, \registradores|outData2|Mux26~4\, registradores|outData2|Mux26~4, MIPS, 1
instance = comp, \PIPE2|Temp[47]\, PIPE2|Temp[47], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[5]~26\, mux_IN_ULA_2|X[5]~26, MIPS, 1
instance = comp, \ULA1|sig_output~35\, ULA1|sig_output~35, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~16\, ULA1|ShiftLeft1~16, MIPS, 1
instance = comp, \ULA1|ShiftRight0~58\, ULA1|ShiftRight0~58, MIPS, 1
instance = comp, \ULA1|ShiftRight0~59\, ULA1|ShiftRight0~59, MIPS, 1
instance = comp, \ULA1|ShiftRight0~57\, ULA1|ShiftRight0~57, MIPS, 1
instance = comp, \ULA1|Mux25~6\, ULA1|Mux25~6, MIPS, 1
instance = comp, \ULA1|ShiftRight2~41\, ULA1|ShiftRight2~41, MIPS, 1
instance = comp, \ULA1|ShiftRight2~76\, ULA1|ShiftRight2~76, MIPS, 1
instance = comp, \ULA1|ShiftRight2~44\, ULA1|ShiftRight2~44, MIPS, 1
instance = comp, \ULA1|ShiftRight2~43\, ULA1|ShiftRight2~43, MIPS, 1
instance = comp, \ULA1|ShiftRight2~75\, ULA1|ShiftRight2~75, MIPS, 1
instance = comp, \ULA1|ShiftRight2~36\, ULA1|ShiftRight2~36, MIPS, 1
instance = comp, \ULA1|ShiftRight1~50\, ULA1|ShiftRight1~50, MIPS, 1
instance = comp, \ULA1|Mux9~0\, ULA1|Mux9~0, MIPS, 1
instance = comp, \ULA1|ShiftRight2~86\, ULA1|ShiftRight2~86, MIPS, 1
instance = comp, \ULA1|ShiftRight2~100\, ULA1|ShiftRight2~100, MIPS, 1
instance = comp, \ULA1|Mux25~8\, ULA1|Mux25~8, MIPS, 1
instance = comp, \ULA1|Mux25~9\, ULA1|Mux25~9, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~18\, ULA1|ShiftLeft1~18, MIPS, 1
instance = comp, \ULA1|Mux25~7\, ULA1|Mux25~7, MIPS, 1
instance = comp, \ULA1|Mux25~10\, ULA1|Mux25~10, MIPS, 1
instance = comp, \ULA1|Mux25~11\, ULA1|Mux25~11, MIPS, 1
instance = comp, \ULA1|Mux25~12\, ULA1|Mux25~12, MIPS, 1
instance = comp, \ULA1|Mux25~13\, ULA1|Mux25~13, MIPS, 1
instance = comp, \ULA1|Mux25~14\, ULA1|Mux25~14, MIPS, 1
instance = comp, \ULA1|Mux25~15\, ULA1|Mux25~15, MIPS, 1
instance = comp, \ULA1|Mux25~16\, ULA1|Mux25~16, MIPS, 1
instance = comp, \ULA1|Mux25~17\, ULA1|Mux25~17, MIPS, 1
instance = comp, \ULA1|Mux25~19\, ULA1|Mux25~19, MIPS, 1
instance = comp, \PIPE3|Temp[43]\, PIPE3|Temp[43], MIPS, 1
instance = comp, \PIPE4|Temp[11]\, PIPE4|Temp[11], MIPS, 1
instance = comp, \muxEscReg2|X[6]~6\, muxEscReg2|X[6]~6, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[6]\, registradores|\G2:5:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[6]\, registradores|\G2:7:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[6]\, registradores|\G2:4:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[6]\, registradores|\G2:6:regb|Temp[6], MIPS, 1
instance = comp, \registradores|outData2|Mux25~0\, registradores|outData2|Mux25~0, MIPS, 1
instance = comp, \registradores|outData2|Mux25~1\, registradores|outData2|Mux25~1, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[6]\, registradores|\G2:2:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[6]\, registradores|\G2:0:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[6]\, registradores|\G2:1:regb|Temp[6], MIPS, 1
instance = comp, \registradores|outData2|Mux25~2\, registradores|outData2|Mux25~2, MIPS, 1
instance = comp, \registradores|outData2|Mux25~3\, registradores|outData2|Mux25~3, MIPS, 1
instance = comp, \registradores|outData2|Mux25~4\, registradores|outData2|Mux25~4, MIPS, 1
instance = comp, \PIPE2|Temp[48]\, PIPE2|Temp[48], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[6]~27\, mux_IN_ULA_2|X[6]~27, MIPS, 1
instance = comp, \ULA1|ShiftRight2~53\, ULA1|ShiftRight2~53, MIPS, 1
instance = comp, \ULA1|ShiftRight2~54\, ULA1|ShiftRight2~54, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[16]~20\, mux_IN_ULA_2|X[16]~20, MIPS, 1
instance = comp, \ULA1|ShiftRight2~50\, ULA1|ShiftRight2~50, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[29]~7\, mux_IN_ULA_2|X[29]~7, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[27]~9\, mux_IN_ULA_2|X[27]~9, MIPS, 1
instance = comp, \ULA1|ShiftRight2~47\, ULA1|ShiftRight2~47, MIPS, 1
instance = comp, \ULA1|ShiftRight2~48\, ULA1|ShiftRight2~48, MIPS, 1
instance = comp, \ULA1|ShiftRight2~51\, ULA1|ShiftRight2~51, MIPS, 1
instance = comp, \ULA1|ShiftRight2~55\, ULA1|ShiftRight2~55, MIPS, 1
instance = comp, \ULA1|ShiftRight2~91\, ULA1|ShiftRight2~91, MIPS, 1
instance = comp, \ULA1|ShiftRight1~51\, ULA1|ShiftRight1~51, MIPS, 1
instance = comp, \ULA1|ShiftRight2~106\, ULA1|ShiftRight2~106, MIPS, 1
instance = comp, \ULA1|ShiftRight2~92\, ULA1|ShiftRight2~92, MIPS, 1
instance = comp, \ULA1|Mux16~0\, ULA1|Mux16~0, MIPS, 1
instance = comp, \ULA1|sig_output~59\, ULA1|sig_output~59, MIPS, 1
instance = comp, \ULA1|sig_output~60\, ULA1|sig_output~60, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~43\, ULA1|ShiftLeft1~43, MIPS, 1
instance = comp, \ULA1|sig_output~58\, ULA1|sig_output~58, MIPS, 1
instance = comp, \ULA1|sig_output~61\, ULA1|sig_output~61, MIPS, 1
instance = comp, \ULA1|sig_output~62\, ULA1|sig_output~62, MIPS, 1
instance = comp, \ULA1|Mux16~1\, ULA1|Mux16~1, MIPS, 1
instance = comp, \ULA1|Mux16~2\, ULA1|Mux16~2, MIPS, 1
instance = comp, \ULA1|sig_output~63\, ULA1|sig_output~63, MIPS, 1
instance = comp, \ULA1|Mux16~3\, ULA1|Mux16~3, MIPS, 1
instance = comp, \ULA1|sig_output~127\, ULA1|sig_output~127, MIPS, 1
instance = comp, \ULA1|sig_output~64\, ULA1|sig_output~64, MIPS, 1
instance = comp, \ULA1|sig_output~66\, ULA1|sig_output~66, MIPS, 1
instance = comp, \ULA1|sig_output~67\, ULA1|sig_output~67, MIPS, 1
instance = comp, \ULA1|Mux16~4\, ULA1|Mux16~4, MIPS, 1
instance = comp, \ULA1|Mux16~5\, ULA1|Mux16~5, MIPS, 1
instance = comp, \ULA1|Mux16~7\, ULA1|Mux16~7, MIPS, 1
instance = comp, \PIPE3|Temp[52]\, PIPE3|Temp[52], MIPS, 1
instance = comp, \PIPE4|Temp[20]\, PIPE4|Temp[20], MIPS, 1
instance = comp, \muxEscReg2|X[15]~15\, muxEscReg2|X[15]~15, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[15]\, registradores|\G2:3:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData1|Mux16~0\, registradores|outData1|Mux16~0, MIPS, 1
instance = comp, \PIPE2|Temp[89]\, PIPE2|Temp[89], MIPS, 1
instance = comp, \ULA1|ShiftRight2~40\, ULA1|ShiftRight2~40, MIPS, 1
instance = comp, \ULA1|ShiftRight0~10\, ULA1|ShiftRight0~10, MIPS, 1
instance = comp, \ULA1|ShiftRight0~17\, ULA1|ShiftRight0~17, MIPS, 1
instance = comp, \ULA1|ShiftRight0~51\, ULA1|ShiftRight0~51, MIPS, 1
instance = comp, \ULA1|ShiftRight2~45\, ULA1|ShiftRight2~45, MIPS, 1
instance = comp, \ULA1|ShiftRight0~9\, ULA1|ShiftRight0~9, MIPS, 1
instance = comp, \ULA1|Mux27~5\, ULA1|Mux27~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~13\, ULA1|ShiftRight0~13, MIPS, 1
instance = comp, \ULA1|ShiftRight0~53\, ULA1|ShiftRight0~53, MIPS, 1
instance = comp, \ULA1|Mux27~6\, ULA1|Mux27~6, MIPS, 1
instance = comp, \ULA1|sig_output~32\, ULA1|sig_output~32, MIPS, 1
instance = comp, \ULA1|ShiftRight1~10\, ULA1|ShiftRight1~10, MIPS, 1
instance = comp, \ULA1|ShiftRight1~5\, ULA1|ShiftRight1~5, MIPS, 1
instance = comp, \ULA1|ShiftRight1~44\, ULA1|ShiftRight1~44, MIPS, 1
instance = comp, \ULA1|ShiftRight1~11\, ULA1|ShiftRight1~11, MIPS, 1
instance = comp, \ULA1|ShiftRight1~45\, ULA1|ShiftRight1~45, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~12\, ULA1|ShiftLeft1~12, MIPS, 1
instance = comp, \ULA1|ShiftRight1~7\, ULA1|ShiftRight1~7, MIPS, 1
instance = comp, \ULA1|ShiftRight2~84\, ULA1|ShiftRight2~84, MIPS, 1
instance = comp, \ULA1|ShiftRight1~8\, ULA1|ShiftRight1~8, MIPS, 1
instance = comp, \ULA1|ShiftRight1~4\, ULA1|ShiftRight1~4, MIPS, 1
instance = comp, \ULA1|ShiftRight1~46\, ULA1|ShiftRight1~46, MIPS, 1
instance = comp, \ULA1|ShiftRight2~98\, ULA1|ShiftRight2~98, MIPS, 1
instance = comp, \ULA1|Mux27~8\, ULA1|Mux27~8, MIPS, 1
instance = comp, \ULA1|Mux27~9\, ULA1|Mux27~9, MIPS, 1
instance = comp, \ULA1|Mux27~10\, ULA1|Mux27~10, MIPS, 1
instance = comp, \ULA1|Mux27~11\, ULA1|Mux27~11, MIPS, 1
instance = comp, \ULA1|Mux27~12\, ULA1|Mux27~12, MIPS, 1
instance = comp, \ULA1|Mux27~13\, ULA1|Mux27~13, MIPS, 1
instance = comp, \ULA1|Mux27~14\, ULA1|Mux27~14, MIPS, 1
instance = comp, \ULA1|Mux27~15\, ULA1|Mux27~15, MIPS, 1
instance = comp, \ULA1|Mux27~16\, ULA1|Mux27~16, MIPS, 1
instance = comp, \ULA1|Mux27~17\, ULA1|Mux27~17, MIPS, 1
instance = comp, \ULA1|Mux27~19\, ULA1|Mux27~19, MIPS, 1
instance = comp, \PIPE3|Temp[41]\, PIPE3|Temp[41], MIPS, 1
instance = comp, \PIPE4|Temp[9]\, PIPE4|Temp[9], MIPS, 1
instance = comp, \muxEscReg2|X[4]~4\, muxEscReg2|X[4]~4, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[4]\, registradores|\G2:0:regb|Temp[4], MIPS, 1
instance = comp, \registradores|outData2|Mux27~2\, registradores|outData2|Mux27~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[4]\, registradores|\G2:2:regb|Temp[4], MIPS, 1
instance = comp, \registradores|outData2|Mux27~3\, registradores|outData2|Mux27~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[4]~feeder\, registradores|\G2:5:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[4]\, registradores|\G2:5:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[4]\, registradores|\G2:7:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[4]\, registradores|\G2:6:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[4]\, registradores|\G2:4:regb|Temp[4], MIPS, 1
instance = comp, \registradores|outData2|Mux27~0\, registradores|outData2|Mux27~0, MIPS, 1
instance = comp, \registradores|outData2|Mux27~1\, registradores|outData2|Mux27~1, MIPS, 1
instance = comp, \registradores|outData2|Mux27~4\, registradores|outData2|Mux27~4, MIPS, 1
instance = comp, \PIPE2|Temp[46]\, PIPE2|Temp[46], MIPS, 1
instance = comp, \ULA1|Mux29~48\, ULA1|Mux29~48, MIPS, 1
instance = comp, \ULA1|Mux12~0\, ULA1|Mux12~0, MIPS, 1
instance = comp, \ULA1|Mux12~1\, ULA1|Mux12~1, MIPS, 1
instance = comp, \ULA1|Mux12~2\, ULA1|Mux12~2, MIPS, 1
instance = comp, \ULA1|Mux12~3\, ULA1|Mux12~3, MIPS, 1
instance = comp, \ULA1|Mux12~5\, ULA1|Mux12~5, MIPS, 1
instance = comp, \ULA1|Mux12~6\, ULA1|Mux12~6, MIPS, 1
instance = comp, \ULA1|Mux12~8\, ULA1|Mux12~8, MIPS, 1
instance = comp, \ULA1|Mux12~9\, ULA1|Mux12~9, MIPS, 1
instance = comp, \ULA1|Mux12~10\, ULA1|Mux12~10, MIPS, 1
instance = comp, \ULA1|Mux12~11\, ULA1|Mux12~11, MIPS, 1
instance = comp, \ULA1|Mux12~12\, ULA1|Mux12~12, MIPS, 1
instance = comp, \PIPE3|Temp[56]\, PIPE3|Temp[56], MIPS, 1
instance = comp, \PIPE4|Temp[24]\, PIPE4|Temp[24], MIPS, 1
instance = comp, \muxEscReg2|X[19]~19\, muxEscReg2|X[19]~19, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[19]\, registradores|\G2:0:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData1|Mux12~0\, registradores|outData1|Mux12~0, MIPS, 1
instance = comp, \PIPE2|Temp[93]\, PIPE2|Temp[93], MIPS, 1
instance = comp, \ULA1|Add1~42\, ULA1|Add1~42, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~56\, ULA1|ShiftLeft0~56, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~69\, ULA1|ShiftLeft0~69, MIPS, 1
instance = comp, \ULA1|Mux10~1\, ULA1|Mux10~1, MIPS, 1
instance = comp, \ULA1|Mux10~2\, ULA1|Mux10~2, MIPS, 1
instance = comp, \ULA1|Mux10~3\, ULA1|Mux10~3, MIPS, 1
instance = comp, \ULA1|Mux10~4\, ULA1|Mux10~4, MIPS, 1
instance = comp, \ULA1|Mux10~8\, ULA1|Mux10~8, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~59\, ULA1|ShiftLeft1~59, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~50\, ULA1|ShiftLeft1~50, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~60\, ULA1|ShiftLeft1~60, MIPS, 1
instance = comp, \ULA1|Mux10~5\, ULA1|Mux10~5, MIPS, 1
instance = comp, \ULA1|Mux10~6\, ULA1|Mux10~6, MIPS, 1
instance = comp, \ULA1|Mux10~7\, ULA1|Mux10~7, MIPS, 1
instance = comp, \ULA1|Mux10~9\, ULA1|Mux10~9, MIPS, 1
instance = comp, \ULA1|Mux10~10\, ULA1|Mux10~10, MIPS, 1
instance = comp, \ULA1|Mux10~11\, ULA1|Mux10~11, MIPS, 1
instance = comp, \ULA1|Mux10~12\, ULA1|Mux10~12, MIPS, 1
instance = comp, \ULA1|Mux10~13\, ULA1|Mux10~13, MIPS, 1
instance = comp, \PIPE3|Temp[58]\, PIPE3|Temp[58], MIPS, 1
instance = comp, \PIPE4|Temp[26]\, PIPE4|Temp[26], MIPS, 1
instance = comp, \muxEscReg2|X[21]~21\, muxEscReg2|X[21]~21, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[21]\, registradores|\G2:3:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[21]\, registradores|\G2:0:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData1|Mux10~0\, registradores|outData1|Mux10~0, MIPS, 1
instance = comp, \PIPE2|Temp[95]\, PIPE2|Temp[95], MIPS, 1
instance = comp, \ULA1|ShiftRight2~33\, ULA1|ShiftRight2~33, MIPS, 1
instance = comp, \ULA1|ShiftRight0~16\, ULA1|ShiftRight0~16, MIPS, 1
instance = comp, \ULA1|ShiftRight0~14\, ULA1|ShiftRight0~14, MIPS, 1
instance = comp, \ULA1|ShiftRight0~52\, ULA1|ShiftRight0~52, MIPS, 1
instance = comp, \ULA1|Mux19~0\, ULA1|Mux19~0, MIPS, 1
instance = comp, \ULA1|Mux19~1\, ULA1|Mux19~1, MIPS, 1
instance = comp, \ULA1|Mux19~2\, ULA1|Mux19~2, MIPS, 1
instance = comp, \ULA1|Mux19~3\, ULA1|Mux19~3, MIPS, 1
instance = comp, \ULA1|Mux19~4\, ULA1|Mux19~4, MIPS, 1
instance = comp, \ULA1|ShiftRight1~53\, ULA1|ShiftRight1~53, MIPS, 1
instance = comp, \ULA1|ShiftRight2~105\, ULA1|ShiftRight2~105, MIPS, 1
instance = comp, \ULA1|Mux19~6\, ULA1|Mux19~6, MIPS, 1
instance = comp, \ULA1|Mux19~7\, ULA1|Mux19~7, MIPS, 1
instance = comp, \ULA1|Mux19~8\, ULA1|Mux19~8, MIPS, 1
instance = comp, \ULA1|Mux19~9\, ULA1|Mux19~9, MIPS, 1
instance = comp, \ULA1|Mux19~10\, ULA1|Mux19~10, MIPS, 1
instance = comp, \ULA1|Mux19~11\, ULA1|Mux19~11, MIPS, 1
instance = comp, \ULA1|Mux19~12\, ULA1|Mux19~12, MIPS, 1
instance = comp, \PIPE3|Temp[49]\, PIPE3|Temp[49], MIPS, 1
instance = comp, \PIPE4|Temp[17]\, PIPE4|Temp[17], MIPS, 1
instance = comp, \muxEscReg2|X[12]~12\, muxEscReg2|X[12]~12, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[12]\, registradores|\G2:5:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[12]\, registradores|\G2:7:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[12]\, registradores|\G2:4:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[12]\, registradores|\G2:6:regb|Temp[12], MIPS, 1
instance = comp, \registradores|outData2|Mux19~0\, registradores|outData2|Mux19~0, MIPS, 1
instance = comp, \registradores|outData2|Mux19~1\, registradores|outData2|Mux19~1, MIPS, 1
instance = comp, \registradores|outData2|Mux19~4\, registradores|outData2|Mux19~4, MIPS, 1
instance = comp, \PIPE2|Temp[54]\, PIPE2|Temp[54], MIPS, 1
instance = comp, \PIPE3|Temp[17]\, PIPE3|Temp[17], MIPS, 1
instance = comp, \muxEscReg2|X[14]~14\, muxEscReg2|X[14]~14, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[14]\, registradores|\G2:3:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData1|Mux17~0\, registradores|outData1|Mux17~0, MIPS, 1
instance = comp, \PIPE2|Temp[88]\, PIPE2|Temp[88], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[12]~23\, mux_IN_ULA_2|X[12]~23, MIPS, 1
instance = comp, \ULA1|Add1~28\, ULA1|Add1~28, MIPS, 1
instance = comp, \ULA1|Mux15~6\, ULA1|Mux15~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~9\, ULA1|ShiftRight1~9, MIPS, 1
instance = comp, \ULA1|ShiftRight1~6\, ULA1|ShiftRight1~6, MIPS, 1
instance = comp, \ULA1|ShiftRight1~55\, ULA1|ShiftRight1~55, MIPS, 1
instance = comp, \ULA1|ShiftRight2~93\, ULA1|ShiftRight2~93, MIPS, 1
instance = comp, \ULA1|Mux15~0\, ULA1|Mux15~0, MIPS, 1
instance = comp, \ULA1|sig_output~68\, ULA1|sig_output~68, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~48\, ULA1|ShiftLeft1~48, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~49\, ULA1|ShiftLeft1~49, MIPS, 1
instance = comp, \ULA1|sig_output~69\, ULA1|sig_output~69, MIPS, 1
instance = comp, \ULA1|sig_output~70\, ULA1|sig_output~70, MIPS, 1
instance = comp, \ULA1|sig_output~71\, ULA1|sig_output~71, MIPS, 1
instance = comp, \ULA1|Mux15~1\, ULA1|Mux15~1, MIPS, 1
instance = comp, \ULA1|Mux15~2\, ULA1|Mux15~2, MIPS, 1
instance = comp, \ULA1|sig_output~72\, ULA1|sig_output~72, MIPS, 1
instance = comp, \ULA1|ShiftRight0~15\, ULA1|ShiftRight0~15, MIPS, 1
instance = comp, \ULA1|ShiftRight0~18\, ULA1|ShiftRight0~18, MIPS, 1
instance = comp, \ULA1|sig_output~11\, ULA1|sig_output~11, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~53\, ULA1|ShiftLeft0~53, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~54\, ULA1|ShiftLeft0~54, MIPS, 1
instance = comp, \ULA1|sig_output~73\, ULA1|sig_output~73, MIPS, 1
instance = comp, \ULA1|sig_output~74\, ULA1|sig_output~74, MIPS, 1
instance = comp, \ULA1|sig_output~75\, ULA1|sig_output~75, MIPS, 1
instance = comp, \ULA1|Mux15~4\, ULA1|Mux15~4, MIPS, 1
instance = comp, \ULA1|Mux15~5\, ULA1|Mux15~5, MIPS, 1
instance = comp, \ULA1|Mux15~7\, ULA1|Mux15~7, MIPS, 1
instance = comp, \PIPE3|Temp[53]\, PIPE3|Temp[53], MIPS, 1
instance = comp, \PIPE4|Temp[21]\, PIPE4|Temp[21], MIPS, 1
instance = comp, \muxEscReg2|X[16]~16\, muxEscReg2|X[16]~16, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[16]\, registradores|\G2:5:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[16]\, registradores|\G2:7:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[16]\, registradores|\G2:4:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[16]\, registradores|\G2:6:regb|Temp[16], MIPS, 1
instance = comp, \registradores|outData2|Mux15~0\, registradores|outData2|Mux15~0, MIPS, 1
instance = comp, \registradores|outData2|Mux15~1\, registradores|outData2|Mux15~1, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[16]\, registradores|\G2:2:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[16]\, registradores|\G2:1:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[16]\, registradores|\G2:0:regb|Temp[16], MIPS, 1
instance = comp, \registradores|outData2|Mux15~2\, registradores|outData2|Mux15~2, MIPS, 1
instance = comp, \registradores|outData2|Mux15~3\, registradores|outData2|Mux15~3, MIPS, 1
instance = comp, \registradores|outData2|Mux15~4\, registradores|outData2|Mux15~4, MIPS, 1
instance = comp, \PIPE2|Temp[58]\, PIPE2|Temp[58], MIPS, 1
instance = comp, \PIPE3|Temp[21]\, PIPE3|Temp[21], MIPS, 1
instance = comp, \ULA1|sig_output~76\, ULA1|sig_output~76, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~46\, ULA1|ShiftLeft0~46, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~57\, ULA1|ShiftLeft0~57, MIPS, 1
instance = comp, \ULA1|ShiftRight0~25\, ULA1|ShiftRight0~25, MIPS, 1
instance = comp, \ULA1|ShiftRight0~29\, ULA1|ShiftRight0~29, MIPS, 1
instance = comp, \ULA1|Mux14~1\, ULA1|Mux14~1, MIPS, 1
instance = comp, \ULA1|Mux14~2\, ULA1|Mux14~2, MIPS, 1
instance = comp, \ULA1|Mux14~3\, ULA1|Mux14~3, MIPS, 1
instance = comp, \ULA1|sig_output~77\, ULA1|sig_output~77, MIPS, 1
instance = comp, \ULA1|ShiftRight1~27\, ULA1|ShiftRight1~27, MIPS, 1
instance = comp, \ULA1|ShiftRight2~95\, ULA1|ShiftRight2~95, MIPS, 1
instance = comp, \ULA1|Mux14~7\, ULA1|Mux14~7, MIPS, 1
instance = comp, \ULA1|Mux14~4\, ULA1|Mux14~4, MIPS, 1
instance = comp, \ULA1|Mux14~5\, ULA1|Mux14~5, MIPS, 1
instance = comp, \ULA1|Mux14~6\, ULA1|Mux14~6, MIPS, 1
instance = comp, \ULA1|Mux14~8\, ULA1|Mux14~8, MIPS, 1
instance = comp, \ULA1|Mux14~9\, ULA1|Mux14~9, MIPS, 1
instance = comp, \ULA1|Mux14~10\, ULA1|Mux14~10, MIPS, 1
instance = comp, \ULA1|Mux14~11\, ULA1|Mux14~11, MIPS, 1
instance = comp, \ULA1|Mux14~12\, ULA1|Mux14~12, MIPS, 1
instance = comp, \PIPE3|Temp[54]\, PIPE3|Temp[54], MIPS, 1
instance = comp, \PIPE4|Temp[22]\, PIPE4|Temp[22], MIPS, 1
instance = comp, \muxEscReg2|X[17]~17\, muxEscReg2|X[17]~17, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[17]\, registradores|\G2:3:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[17]\, registradores|\G2:0:regb|Temp[17], MIPS, 1
instance = comp, \registradores|outData1|Mux14~0\, registradores|outData1|Mux14~0, MIPS, 1
instance = comp, \PIPE2|Temp[91]~feeder\, PIPE2|Temp[91]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[91]\, PIPE2|Temp[91], MIPS, 1
instance = comp, \ULA1|ShiftLeft0~55\, ULA1|ShiftLeft0~55, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~55\, ULA1|ShiftLeft1~55, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~64\, ULA1|ShiftLeft1~64, MIPS, 1
instance = comp, \ULA1|Mux0~3\, ULA1|Mux0~3, MIPS, 1
instance = comp, \ULA1|Mux0~7\, ULA1|Mux0~7, MIPS, 1
instance = comp, \ULA1|sig_output~13\, ULA1|sig_output~13, MIPS, 1
instance = comp, \ULA1|Add0~52\, ULA1|Add0~52, MIPS, 1
instance = comp, \ULA1|Add0~62\, ULA1|Add0~62, MIPS, 1
instance = comp, \ULA1|Mux0~8\, ULA1|Mux0~8, MIPS, 1
instance = comp, \ULA1|Mux0~9\, ULA1|Mux0~9, MIPS, 1
instance = comp, \ULA1|Mux0~10\, ULA1|Mux0~10, MIPS, 1
instance = comp, \ULA1|sig_output~118\, ULA1|sig_output~118, MIPS, 1
instance = comp, \ULA1|sig_output~122\, ULA1|sig_output~122, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~70\, ULA1|ShiftLeft1~70, MIPS, 1
instance = comp, \ULA1|sig_output~119\, ULA1|sig_output~119, MIPS, 1
instance = comp, \ULA1|sig_output~120\, ULA1|sig_output~120, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~52\, ULA1|ShiftLeft0~52, MIPS, 1
instance = comp, \ULA1|sig_output~121\, ULA1|sig_output~121, MIPS, 1
instance = comp, \ULA1|sig_output~123\, ULA1|sig_output~123, MIPS, 1
instance = comp, \ULA1|sig_output~6\, ULA1|sig_output~6, MIPS, 1
instance = comp, \ULA1|sig_output~125\, ULA1|sig_output~125, MIPS, 1
instance = comp, \ULA1|Mux0~12\, ULA1|Mux0~12, MIPS, 1
instance = comp, \ULA1|Mux0~13\, ULA1|Mux0~13, MIPS, 1
instance = comp, \ULA1|Mux0~15\, ULA1|Mux0~15, MIPS, 1
instance = comp, \PIPE3|Temp[68]\, PIPE3|Temp[68], MIPS, 1
instance = comp, \PIPE4|Temp[36]\, PIPE4|Temp[36], MIPS, 1
instance = comp, \muxEscReg2|X[31]~31\, muxEscReg2|X[31]~31, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[31]\, registradores|\G2:7:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[31]\, registradores|\G2:5:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData2|Mux0~1\, registradores|outData2|Mux0~1, MIPS, 1
instance = comp, \registradores|outData2|Mux0~4\, registradores|outData2|Mux0~4, MIPS, 1
instance = comp, \PIPE2|Temp[73]\, PIPE2|Temp[73], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[31]~5\, mux_IN_ULA_2|X[31]~5, MIPS, 1
instance = comp, \ULA1|ShiftRight2~59\, ULA1|ShiftRight2~59, MIPS, 1
instance = comp, \ULA1|ShiftRight0~19\, ULA1|ShiftRight0~19, MIPS, 1
instance = comp, \ULA1|ShiftRight1~17\, ULA1|ShiftRight1~17, MIPS, 1
instance = comp, \ULA1|sig_output~19\, ULA1|sig_output~19, MIPS, 1
instance = comp, \ULA1|sig_output~20\, ULA1|sig_output~20, MIPS, 1
instance = comp, \ULA1|ShiftRight0~22\, ULA1|ShiftRight0~22, MIPS, 1
instance = comp, \ULA1|sig_output~21\, ULA1|sig_output~21, MIPS, 1
instance = comp, \ULA1|sig_output~22\, ULA1|sig_output~22, MIPS, 1
instance = comp, \ULA1|sig_output~24\, ULA1|sig_output~24, MIPS, 1
instance = comp, \ULA1|Mux30~4\, ULA1|Mux30~4, MIPS, 1
instance = comp, \ULA1|Mux30~5\, ULA1|Mux30~5, MIPS, 1
instance = comp, \ULA1|ShiftRight2~73\, ULA1|ShiftRight2~73, MIPS, 1
instance = comp, \ULA1|ShiftRight2~74\, ULA1|ShiftRight2~74, MIPS, 1
instance = comp, \ULA1|Mux30~0\, ULA1|Mux30~0, MIPS, 1
instance = comp, \ULA1|sig_output~15\, ULA1|sig_output~15, MIPS, 1
instance = comp, \ULA1|ShiftRight1~18\, ULA1|ShiftRight1~18, MIPS, 1
instance = comp, \ULA1|ShiftRight1~19\, ULA1|ShiftRight1~19, MIPS, 1
instance = comp, \ULA1|ShiftRight1~20\, ULA1|ShiftRight1~20, MIPS, 1
instance = comp, \ULA1|ShiftRight1~21\, ULA1|ShiftRight1~21, MIPS, 1
instance = comp, \ULA1|ShiftRight1~23\, ULA1|ShiftRight1~23, MIPS, 1
instance = comp, \ULA1|ShiftRight1~24\, ULA1|ShiftRight1~24, MIPS, 1
instance = comp, \ULA1|sig_output~16\, ULA1|sig_output~16, MIPS, 1
instance = comp, \ULA1|sig_output~17\, ULA1|sig_output~17, MIPS, 1
instance = comp, \ULA1|Mux30~1\, ULA1|Mux30~1, MIPS, 1
instance = comp, \ULA1|Mux30~7\, ULA1|Mux30~7, MIPS, 1
instance = comp, \PIPE3|Temp[38]\, PIPE3|Temp[38], MIPS, 1
instance = comp, \PIPE4|Temp[6]\, PIPE4|Temp[6], MIPS, 1
instance = comp, \muxEscReg2|X[1]~1\, muxEscReg2|X[1]~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[1]\, registradores|\G2:1:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData2|Mux30~2\, registradores|outData2|Mux30~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[1]\, registradores|\G2:2:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData2|Mux30~3\, registradores|outData2|Mux30~3, MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[1]\, registradores|\G2:5:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[1]\, registradores|\G2:7:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[1]~feeder\, registradores|\G2:6:regb|Temp[1]~feeder, MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[1]\, registradores|\G2:6:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[1]\, registradores|\G2:4:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData2|Mux30~0\, registradores|outData2|Mux30~0, MIPS, 1
instance = comp, \registradores|outData2|Mux30~1\, registradores|outData2|Mux30~1, MIPS, 1
instance = comp, \registradores|outData2|Mux30~4\, registradores|outData2|Mux30~4, MIPS, 1
instance = comp, \PIPE2|Temp[43]\, PIPE2|Temp[43], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[1]~1\, mux_IN_ULA_2|X[1]~1, MIPS, 1
instance = comp, \ULA1|Add1~0\, ULA1|Add1~0, MIPS, 1
instance = comp, \ULA1|ShiftRight1~31\, ULA1|ShiftRight1~31, MIPS, 1
instance = comp, \ULA1|ShiftRight1~32\, ULA1|ShiftRight1~32, MIPS, 1
instance = comp, \ULA1|Mux29~46\, ULA1|Mux29~46, MIPS, 1
instance = comp, \ULA1|ShiftRight2~46\, ULA1|ShiftRight2~46, MIPS, 1
instance = comp, \ULA1|Mux29~14\, ULA1|Mux29~14, MIPS, 1
instance = comp, \ULA1|Mux29~15\, ULA1|Mux29~15, MIPS, 1
instance = comp, \ULA1|ShiftRight0~36\, ULA1|ShiftRight0~36, MIPS, 1
instance = comp, \ULA1|Mux29~23\, ULA1|Mux29~23, MIPS, 1
instance = comp, \ULA1|ShiftRight0~38\, ULA1|ShiftRight0~38, MIPS, 1
instance = comp, \ULA1|ShiftRight2~35\, ULA1|ShiftRight2~35, MIPS, 1
instance = comp, \ULA1|ShiftRight0~37\, ULA1|ShiftRight0~37, MIPS, 1
instance = comp, \ULA1|ShiftRight0~39\, ULA1|ShiftRight0~39, MIPS, 1
instance = comp, \ULA1|Mux29~24\, ULA1|Mux29~24, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~7\, ULA1|ShiftLeft0~7, MIPS, 1
instance = comp, \ULA1|Mux29~28\, ULA1|Mux29~28, MIPS, 1
instance = comp, \ULA1|Mux29~29\, ULA1|Mux29~29, MIPS, 1
instance = comp, \ULA1|Mux29~33\, ULA1|Mux29~33, MIPS, 1
instance = comp, \ULA1|Mux29~20\, ULA1|Mux29~20, MIPS, 1
instance = comp, \ULA1|Mux29~21\, ULA1|Mux29~21, MIPS, 1
instance = comp, \ULA1|Mux29~34\, ULA1|Mux29~34, MIPS, 1
instance = comp, \ULA1|Mux29~37\, ULA1|Mux29~37, MIPS, 1
instance = comp, \ULA1|Mux29~38\, ULA1|Mux29~38, MIPS, 1
instance = comp, \ULA1|Mux29~43\, ULA1|Mux29~43, MIPS, 1
instance = comp, \ULA1|Mux29~45\, ULA1|Mux29~45, MIPS, 1
instance = comp, \PIPE3|Temp[39]\, PIPE3|Temp[39], MIPS, 1
instance = comp, \PIPE4|Temp[13]\, PIPE4|Temp[13], MIPS, 1
instance = comp, \muxEscReg2|X[8]~8\, muxEscReg2|X[8]~8, MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[8]\, registradores|\G2:4:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[8]\, registradores|\G2:6:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~0\, registradores|outData2|Mux23~0, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[8]\, registradores|\G2:7:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~1\, registradores|outData2|Mux23~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[8]\, registradores|\G2:1:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~2\, registradores|outData2|Mux23~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[8]\, registradores|\G2:2:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[8]\, registradores|\G2:3:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~3\, registradores|outData2|Mux23~3, MIPS, 1
instance = comp, \registradores|outData2|Mux23~4\, registradores|outData2|Mux23~4, MIPS, 1
instance = comp, \PIPE2|Temp[50]\, PIPE2|Temp[50], MIPS, 1
instance = comp, \PIPE3|Temp[13]\, PIPE3|Temp[13], MIPS, 1
instance = comp, \PIPE4|Temp[16]\, PIPE4|Temp[16], MIPS, 1
instance = comp, \muxEscReg2|X[11]~11\, muxEscReg2|X[11]~11, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[11]\, registradores|\G2:3:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData1|Mux20~0\, registradores|outData1|Mux20~0, MIPS, 1
instance = comp, \PIPE2|Temp[85]\, PIPE2|Temp[85], MIPS, 1
instance = comp, \ULA1|ShiftLeft0~42\, ULA1|ShiftLeft0~42, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~43\, ULA1|ShiftLeft0~43, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~44\, ULA1|ShiftLeft0~44, MIPS, 1
instance = comp, \ULA1|Mux11~4\, ULA1|Mux11~4, MIPS, 1
instance = comp, \ULA1|Mux11~5\, ULA1|Mux11~5, MIPS, 1
instance = comp, \ULA1|sig_output~84\, ULA1|sig_output~84, MIPS, 1
instance = comp, \ULA1|Mux11~6\, ULA1|Mux11~6, MIPS, 1
instance = comp, \ULA1|sig_output~85\, ULA1|sig_output~85, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~57\, ULA1|ShiftLeft1~57, MIPS, 1
instance = comp, \ULA1|ShiftLeft1~58\, ULA1|ShiftLeft1~58, MIPS, 1
instance = comp, \ULA1|Mux11~2\, ULA1|Mux11~2, MIPS, 1
instance = comp, \ULA1|Mux11~15\, ULA1|Mux11~15, MIPS, 1
instance = comp, \ULA1|Mux11~7\, ULA1|Mux11~7, MIPS, 1
instance = comp, \ULA1|Mux11~8\, ULA1|Mux11~8, MIPS, 1
instance = comp, \ULA1|Mux11~9\, ULA1|Mux11~9, MIPS, 1
instance = comp, \ULA1|Mux11~10\, ULA1|Mux11~10, MIPS, 1
instance = comp, \ULA1|Mux11~11\, ULA1|Mux11~11, MIPS, 1
instance = comp, \ULA1|Mux11~12\, ULA1|Mux11~12, MIPS, 1
instance = comp, \ULA1|Mux11~13\, ULA1|Mux11~13, MIPS, 1
instance = comp, \ULA1|Mux11~14\, ULA1|Mux11~14, MIPS, 1
instance = comp, \PIPE3|Temp[57]\, PIPE3|Temp[57], MIPS, 1
instance = comp, \PIPE4|Temp[25]\, PIPE4|Temp[25], MIPS, 1
instance = comp, \muxEscReg2|X[20]~20\, muxEscReg2|X[20]~20, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[20]\, registradores|\G2:7:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[20]\, registradores|\G2:5:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[20]\, registradores|\G2:4:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[20]\, registradores|\G2:6:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData2|Mux11~0\, registradores|outData2|Mux11~0, MIPS, 1
instance = comp, \registradores|outData2|Mux11~1\, registradores|outData2|Mux11~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[20]\, registradores|\G2:1:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[20]\, registradores|\G2:0:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData2|Mux11~2\, registradores|outData2|Mux11~2, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[20]\, registradores|\G2:2:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData2|Mux11~3\, registradores|outData2|Mux11~3, MIPS, 1
instance = comp, \registradores|outData2|Mux11~4\, registradores|outData2|Mux11~4, MIPS, 1
instance = comp, \PIPE2|Temp[62]\, PIPE2|Temp[62], MIPS, 1
instance = comp, \PIPE3|Temp[25]~feeder\, PIPE3|Temp[25]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[25]\, PIPE3|Temp[25], MIPS, 1
instance = comp, \ULA1|sig_output~88\, ULA1|sig_output~88, MIPS, 1
instance = comp, \ULA1|Mux9~1\, ULA1|Mux9~1, MIPS, 1
instance = comp, \ULA1|Mux9~2\, ULA1|Mux9~2, MIPS, 1
instance = comp, \ULA1|Mux9~3\, ULA1|Mux9~3, MIPS, 1
instance = comp, \ULA1|Mux9~5\, ULA1|Mux9~5, MIPS, 1
instance = comp, \ULA1|Mux9~6\, ULA1|Mux9~6, MIPS, 1
instance = comp, \ULA1|Mux9~7\, ULA1|Mux9~7, MIPS, 1
instance = comp, \ULA1|Mux9~8\, ULA1|Mux9~8, MIPS, 1
instance = comp, \ULA1|Mux9~9\, ULA1|Mux9~9, MIPS, 1
instance = comp, \ULA1|Mux9~10\, ULA1|Mux9~10, MIPS, 1
instance = comp, \ULA1|Mux9~11\, ULA1|Mux9~11, MIPS, 1
instance = comp, \ULA1|Mux9~12\, ULA1|Mux9~12, MIPS, 1
instance = comp, \ULA1|Mux9~13\, ULA1|Mux9~13, MIPS, 1
instance = comp, \PIPE3|Temp[59]\, PIPE3|Temp[59], MIPS, 1
instance = comp, \PIPE4|Temp[27]\, PIPE4|Temp[27], MIPS, 1
instance = comp, \muxEscReg2|X[22]~22\, muxEscReg2|X[22]~22, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[22]\, registradores|\G2:2:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[22]\, registradores|\G2:1:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData2|Mux9~2\, registradores|outData2|Mux9~2, MIPS, 1
instance = comp, \registradores|outData2|Mux9~3\, registradores|outData2|Mux9~3, MIPS, 1
instance = comp, \registradores|outData2|Mux9~4\, registradores|outData2|Mux9~4, MIPS, 1
instance = comp, \PIPE2|Temp[64]\, PIPE2|Temp[64], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[22]~14\, mux_IN_ULA_2|X[22]~14, MIPS, 1
instance = comp, \ULA1|Mux26~10\, ULA1|Mux26~10, MIPS, 1
instance = comp, \ULA1|Mux7~4\, ULA1|Mux7~4, MIPS, 1
instance = comp, \ULA1|ShiftRight0~63\, ULA1|ShiftRight0~63, MIPS, 1
instance = comp, \ULA1|sig_output~95\, ULA1|sig_output~95, MIPS, 1
instance = comp, \ULA1|ShiftRight2~102\, ULA1|ShiftRight2~102, MIPS, 1
instance = comp, \ULA1|Mux7~11\, ULA1|Mux7~11, MIPS, 1
instance = comp, \ULA1|Mux7~12\, ULA1|Mux7~12, MIPS, 1
instance = comp, \ULA1|Mux7~15\, ULA1|Mux7~15, MIPS, 1
instance = comp, \ULA1|Mux7~16\, ULA1|Mux7~16, MIPS, 1
instance = comp, \ULA1|Mux7~17\, ULA1|Mux7~17, MIPS, 1
instance = comp, \ULA1|Mux7~18\, ULA1|Mux7~18, MIPS, 1
instance = comp, \ULA1|Mux7~19\, ULA1|Mux7~19, MIPS, 1
instance = comp, \ULA1|Mux7~20\, ULA1|Mux7~20, MIPS, 1
instance = comp, \ULA1|Mux7~21\, ULA1|Mux7~21, MIPS, 1
instance = comp, \ULA1|Mux7~23\, ULA1|Mux7~23, MIPS, 1
instance = comp, \PIPE3|Temp[61]\, PIPE3|Temp[61], MIPS, 1
instance = comp, \PIPE4|Temp[29]\, PIPE4|Temp[29], MIPS, 1
instance = comp, \muxEscReg2|X[24]~24\, muxEscReg2|X[24]~24, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[24]~feeder\, registradores|\G2:7:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[24]\, registradores|\G2:7:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[24]\, registradores|\G2:5:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[24]\, registradores|\G2:4:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[24]\, registradores|\G2:6:regb|Temp[24], MIPS, 1
instance = comp, \registradores|outData2|Mux7~0\, registradores|outData2|Mux7~0, MIPS, 1
instance = comp, \registradores|outData2|Mux7~1\, registradores|outData2|Mux7~1, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[24]\, registradores|\G2:3:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[24]\, registradores|\G2:2:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[24]~feeder\, registradores|\G2:1:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[24]\, registradores|\G2:1:regb|Temp[24], MIPS, 1
instance = comp, \registradores|outData2|Mux7~2\, registradores|outData2|Mux7~2, MIPS, 1
instance = comp, \registradores|outData2|Mux7~3\, registradores|outData2|Mux7~3, MIPS, 1
instance = comp, \registradores|outData2|Mux7~4\, registradores|outData2|Mux7~4, MIPS, 1
instance = comp, \PIPE2|Temp[66]\, PIPE2|Temp[66], MIPS, 1
instance = comp, \PIPE3|Temp[29]\, PIPE3|Temp[29], MIPS, 1
instance = comp, \muxEscReg2|X[26]~26\, muxEscReg2|X[26]~26, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[26]\, registradores|\G2:3:regb|Temp[26], MIPS, 1
instance = comp, \registradores|outData1|Mux5~0\, registradores|outData1|Mux5~0, MIPS, 1
instance = comp, \PIPE2|Temp[100]\, PIPE2|Temp[100], MIPS, 1
instance = comp, \ULA1|sig_output~98\, ULA1|sig_output~98, MIPS, 1
instance = comp, \ULA1|sig_output~99\, ULA1|sig_output~99, MIPS, 1
instance = comp, \ULA1|Mux5~4\, ULA1|Mux5~4, MIPS, 1
instance = comp, \ULA1|Mux5~5\, ULA1|Mux5~5, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~36\, ULA1|ShiftLeft0~36, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~37\, ULA1|ShiftLeft0~37, MIPS, 1
instance = comp, \ULA1|Mux5~6\, ULA1|Mux5~6, MIPS, 1
instance = comp, \ULA1|Mux5~7\, ULA1|Mux5~7, MIPS, 1
instance = comp, \ULA1|sig_output~100\, ULA1|sig_output~100, MIPS, 1
instance = comp, \ULA1|ShiftRight1~36\, ULA1|ShiftRight1~36, MIPS, 1
instance = comp, \ULA1|ShiftRight1~37\, ULA1|ShiftRight1~37, MIPS, 1
instance = comp, \ULA1|Mux5~17\, ULA1|Mux5~17, MIPS, 1
instance = comp, \ULA1|Mux5~10\, ULA1|Mux5~10, MIPS, 1
instance = comp, \ULA1|Mux5~11\, ULA1|Mux5~11, MIPS, 1
instance = comp, \ULA1|Mux5~12\, ULA1|Mux5~12, MIPS, 1
instance = comp, \ULA1|Mux5~13\, ULA1|Mux5~13, MIPS, 1
instance = comp, \ULA1|Mux5~14\, ULA1|Mux5~14, MIPS, 1
instance = comp, \ULA1|Mux5~15\, ULA1|Mux5~15, MIPS, 1
instance = comp, \ULA1|Mux5~16\, ULA1|Mux5~16, MIPS, 1
instance = comp, \ULA1|Equal0~9\, ULA1|Equal0~9, MIPS, 1
instance = comp, \ULA1|Equal0~10\, ULA1|Equal0~10, MIPS, 1
instance = comp, \ULA1|Mux2~7\, ULA1|Mux2~7, MIPS, 1
instance = comp, \ULA1|sig_output~104\, ULA1|sig_output~104, MIPS, 1
instance = comp, \ULA1|Mux2~6\, ULA1|Mux2~6, MIPS, 1
instance = comp, \ULA1|Mux2~13\, ULA1|Mux2~13, MIPS, 1
instance = comp, \ULA1|Mux2~14\, ULA1|Mux2~14, MIPS, 1
instance = comp, \ULA1|ShiftRight0~68\, ULA1|ShiftRight0~68, MIPS, 1
instance = comp, \ULA1|Mux2~17\, ULA1|Mux2~17, MIPS, 1
instance = comp, \ULA1|Mux2~18\, ULA1|Mux2~18, MIPS, 1
instance = comp, \ULA1|Mux2~19\, ULA1|Mux2~19, MIPS, 1
instance = comp, \ULA1|Mux2~20\, ULA1|Mux2~20, MIPS, 1
instance = comp, \ULA1|Mux2~21\, ULA1|Mux2~21, MIPS, 1
instance = comp, \ULA1|Mux2~22\, ULA1|Mux2~22, MIPS, 1
instance = comp, \ULA1|Mux2~23\, ULA1|Mux2~23, MIPS, 1
instance = comp, \ULA1|Mux2~24\, ULA1|Mux2~24, MIPS, 1
instance = comp, \ULA1|Equal0~0\, ULA1|Equal0~0, MIPS, 1
instance = comp, \ULA1|Equal0~2\, ULA1|Equal0~2, MIPS, 1
instance = comp, \ULA1|Equal0~3\, ULA1|Equal0~3, MIPS, 1
instance = comp, \ULA1|Equal0~5\, ULA1|Equal0~5, MIPS, 1
instance = comp, \ULA1|Equal0~6\, ULA1|Equal0~6, MIPS, 1
instance = comp, \ULA1|sig_output~55\, ULA1|sig_output~55, MIPS, 1
instance = comp, \ULA1|Mux17~1\, ULA1|Mux17~1, MIPS, 1
instance = comp, \ULA1|Mux17~2\, ULA1|Mux17~2, MIPS, 1
instance = comp, \ULA1|Mux17~3\, ULA1|Mux17~3, MIPS, 1
instance = comp, \ULA1|sig_output~57\, ULA1|sig_output~57, MIPS, 1
instance = comp, \ULA1|ShiftRight1~49\, ULA1|ShiftRight1~49, MIPS, 1
instance = comp, \ULA1|Mux17~5\, ULA1|Mux17~5, MIPS, 1
instance = comp, \ULA1|ShiftRight2~90\, ULA1|ShiftRight2~90, MIPS, 1
instance = comp, \ULA1|Mux17~6\, ULA1|Mux17~6, MIPS, 1
instance = comp, \ULA1|Mux17~7\, ULA1|Mux17~7, MIPS, 1
instance = comp, \ULA1|Mux17~8\, ULA1|Mux17~8, MIPS, 1
instance = comp, \ULA1|Mux17~9\, ULA1|Mux17~9, MIPS, 1
instance = comp, \ULA1|Mux17~10\, ULA1|Mux17~10, MIPS, 1
instance = comp, \ULA1|Mux17~11\, ULA1|Mux17~11, MIPS, 1
instance = comp, \ULA1|Mux17~12\, ULA1|Mux17~12, MIPS, 1
instance = comp, \ULA1|Mux17~13\, ULA1|Mux17~13, MIPS, 1
instance = comp, \ULA1|Equal0~8\, ULA1|Equal0~8, MIPS, 1
instance = comp, \ULA1|Equal0~11\, ULA1|Equal0~11, MIPS, 1
instance = comp, \PIPE3|Temp[69]\, PIPE3|Temp[69], MIPS, 1
instance = comp, \mux_IN_PC|X[7]~7\, mux_IN_PC|X[7]~7, MIPS, 1
instance = comp, \PC1|Temp[7]\, PC1|Temp[7], MIPS, 1
instance = comp, \memI|Mux6~0\, memI|Mux6~0, MIPS, 1
instance = comp, \memI|Mux2~0\, memI|Mux2~0, MIPS, 1
instance = comp, \PIPE1|Temp[28]\, PIPE1|Temp[28], MIPS, 1
instance = comp, \controle|Mux6~0\, controle|Mux6~0, MIPS, 1
instance = comp, \PIPE2|Temp[140]~feeder\, PIPE2|Temp[140]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[140]\, PIPE2|Temp[140], MIPS, 1
instance = comp, \PIPE3|Temp[104]~feeder\, PIPE3|Temp[104]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[104]\, PIPE3|Temp[104], MIPS, 1
instance = comp, \mux_IN_PC|X[2]~8\, mux_IN_PC|X[2]~8, MIPS, 1
instance = comp, \PC1|Temp[2]\, PC1|Temp[2], MIPS, 1
instance = comp, \PCP4|Add0~4\, PCP4|Add0~4, MIPS, 1
instance = comp, \PIPE1|Temp[36]~feeder\, PIPE1|Temp[36]~feeder, MIPS, 1
instance = comp, \PIPE1|Temp[36]\, PIPE1|Temp[36], MIPS, 1
instance = comp, \PIPE2|Temp[110]~feeder\, PIPE2|Temp[110]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[110]\, PIPE2|Temp[110], MIPS, 1
instance = comp, \PIPE3|Temp[74]\, PIPE3|Temp[74], MIPS, 1
instance = comp, \mux_IN_PC|X[4]~5\, mux_IN_PC|X[4]~5, MIPS, 1
instance = comp, \PC1|Temp[4]\, PC1|Temp[4], MIPS, 1
instance = comp, \PCP4|Add0~6\, PCP4|Add0~6, MIPS, 1
instance = comp, \PIPE3|Temp[75]\, PIPE3|Temp[75], MIPS, 1
instance = comp, \mux_IN_PC|X[5]~9\, mux_IN_PC|X[5]~9, MIPS, 1
instance = comp, \PC1|Temp[5]\, PC1|Temp[5], MIPS, 1
instance = comp, \mux_IN_PC|X[6]~6\, mux_IN_PC|X[6]~6, MIPS, 1
instance = comp, \PC1|Temp[6]\, PC1|Temp[6], MIPS, 1
instance = comp, \memI|Mux8~0\, memI|Mux8~0, MIPS, 1
instance = comp, \memI|Mux8~1\, memI|Mux8~1, MIPS, 1
instance = comp, \PIPE1|Temp[17]\, PIPE1|Temp[17], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[0]\, registradores|\G2:2:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[0]\, registradores|\G2:1:regb|Temp[0], MIPS, 1
instance = comp, \registradores|outData2|Mux31~2\, registradores|outData2|Mux31~2, MIPS, 1
instance = comp, \registradores|outData2|Mux31~3\, registradores|outData2|Mux31~3, MIPS, 1
instance = comp, \registradores|G2:7:regb|Temp[0]\, registradores|\G2:7:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:5:regb|Temp[0]\, registradores|\G2:5:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:4:regb|Temp[0]\, registradores|\G2:4:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:6:regb|Temp[0]\, registradores|\G2:6:regb|Temp[0], MIPS, 1
instance = comp, \registradores|outData2|Mux31~0\, registradores|outData2|Mux31~0, MIPS, 1
instance = comp, \registradores|outData2|Mux31~1\, registradores|outData2|Mux31~1, MIPS, 1
instance = comp, \registradores|outData2|Mux31~4\, registradores|outData2|Mux31~4, MIPS, 1
instance = comp, \PIPE2|Temp[42]\, PIPE2|Temp[42], MIPS, 1
instance = comp, \mux_IN_ULA_2|X[0]~0\, mux_IN_ULA_2|X[0]~0, MIPS, 1
instance = comp, \ULA1|Mux31~7\, ULA1|Mux31~7, MIPS, 1
instance = comp, \ULA1|Mux31~2\, ULA1|Mux31~2, MIPS, 1
instance = comp, \mux_IN_ULA_2|X[14]~22\, mux_IN_ULA_2|X[14]~22, MIPS, 1
instance = comp, \ULA1|LessThan0~1\, ULA1|LessThan0~1, MIPS, 1
instance = comp, \ULA1|LessThan0~3\, ULA1|LessThan0~3, MIPS, 1
instance = comp, \ULA1|LessThan0~5\, ULA1|LessThan0~5, MIPS, 1
instance = comp, \ULA1|LessThan0~7\, ULA1|LessThan0~7, MIPS, 1
instance = comp, \ULA1|LessThan0~9\, ULA1|LessThan0~9, MIPS, 1
instance = comp, \ULA1|LessThan0~11\, ULA1|LessThan0~11, MIPS, 1
instance = comp, \ULA1|LessThan0~13\, ULA1|LessThan0~13, MIPS, 1
instance = comp, \ULA1|LessThan0~15\, ULA1|LessThan0~15, MIPS, 1
instance = comp, \ULA1|LessThan0~17\, ULA1|LessThan0~17, MIPS, 1
instance = comp, \ULA1|LessThan0~19\, ULA1|LessThan0~19, MIPS, 1
instance = comp, \ULA1|LessThan0~21\, ULA1|LessThan0~21, MIPS, 1
instance = comp, \ULA1|LessThan0~23\, ULA1|LessThan0~23, MIPS, 1
instance = comp, \ULA1|LessThan0~25\, ULA1|LessThan0~25, MIPS, 1
instance = comp, \ULA1|LessThan0~27\, ULA1|LessThan0~27, MIPS, 1
instance = comp, \ULA1|LessThan0~29\, ULA1|LessThan0~29, MIPS, 1
instance = comp, \ULA1|LessThan0~31\, ULA1|LessThan0~31, MIPS, 1
instance = comp, \ULA1|LessThan0~33\, ULA1|LessThan0~33, MIPS, 1
instance = comp, \ULA1|LessThan0~35\, ULA1|LessThan0~35, MIPS, 1
instance = comp, \ULA1|LessThan0~37\, ULA1|LessThan0~37, MIPS, 1
instance = comp, \ULA1|LessThan0~39\, ULA1|LessThan0~39, MIPS, 1
instance = comp, \ULA1|LessThan0~41\, ULA1|LessThan0~41, MIPS, 1
instance = comp, \ULA1|LessThan0~43\, ULA1|LessThan0~43, MIPS, 1
instance = comp, \ULA1|LessThan0~45\, ULA1|LessThan0~45, MIPS, 1
instance = comp, \ULA1|LessThan0~47\, ULA1|LessThan0~47, MIPS, 1
instance = comp, \ULA1|LessThan0~49\, ULA1|LessThan0~49, MIPS, 1
instance = comp, \ULA1|LessThan0~51\, ULA1|LessThan0~51, MIPS, 1
instance = comp, \ULA1|LessThan0~53\, ULA1|LessThan0~53, MIPS, 1
instance = comp, \ULA1|LessThan0~55\, ULA1|LessThan0~55, MIPS, 1
instance = comp, \ULA1|LessThan0~57\, ULA1|LessThan0~57, MIPS, 1
instance = comp, \ULA1|LessThan0~59\, ULA1|LessThan0~59, MIPS, 1
instance = comp, \ULA1|LessThan0~61\, ULA1|LessThan0~61, MIPS, 1
instance = comp, \ULA1|LessThan0~62\, ULA1|LessThan0~62, MIPS, 1
instance = comp, \ULA1|Mux31~3\, ULA1|Mux31~3, MIPS, 1
instance = comp, \ULA1|Mux31~4\, ULA1|Mux31~4, MIPS, 1
instance = comp, \ULA1|Mux0~0\, ULA1|Mux0~0, MIPS, 1
instance = comp, \ULA1|sig_output~14\, ULA1|sig_output~14, MIPS, 1
instance = comp, \ULA1|Mux31~5\, ULA1|Mux31~5, MIPS, 1
instance = comp, \ULA1|Mux31~6\, ULA1|Mux31~6, MIPS, 1
instance = comp, \ULA1|Mux31~0\, ULA1|Mux31~0, MIPS, 1
instance = comp, \ULA1|ShiftRight1~14\, ULA1|ShiftRight1~14, MIPS, 1
instance = comp, \ULA1|ShiftRight1~15\, ULA1|ShiftRight1~15, MIPS, 1
instance = comp, \ULA1|ShiftRight1~12\, ULA1|ShiftRight1~12, MIPS, 1
instance = comp, \ULA1|ShiftRight1~13\, ULA1|ShiftRight1~13, MIPS, 1
instance = comp, \ULA1|ShiftRight1~16\, ULA1|ShiftRight1~16, MIPS, 1
instance = comp, \ULA1|ShiftRight1~56\, ULA1|ShiftRight1~56, MIPS, 1
instance = comp, \ULA1|ShiftRight2~56\, ULA1|ShiftRight2~56, MIPS, 1
instance = comp, \ULA1|sig_output~7\, ULA1|sig_output~7, MIPS, 1
instance = comp, \ULA1|Mux31~1\, ULA1|Mux31~1, MIPS, 1
instance = comp, \ULA1|Mux31~8\, ULA1|Mux31~8, MIPS, 1
instance = comp, \PIPE3|Temp[37]\, PIPE3|Temp[37], MIPS, 1
instance = comp, \PIPE4|Temp[5]\, PIPE4|Temp[5], MIPS, 1
instance = comp, \muxEscReg2|X[0]~0\, muxEscReg2|X[0]~0, MIPS, 1
instance = comp, \outs[0]~I\, outs[0], MIPS, 1
instance = comp, \outs[1]~I\, outs[1], MIPS, 1
instance = comp, \outs[2]~I\, outs[2], MIPS, 1
instance = comp, \outs[3]~I\, outs[3], MIPS, 1
instance = comp, \outs[4]~I\, outs[4], MIPS, 1
instance = comp, \outs[5]~I\, outs[5], MIPS, 1
instance = comp, \outs[6]~I\, outs[6], MIPS, 1
instance = comp, \outs[7]~I\, outs[7], MIPS, 1
instance = comp, \outs[8]~I\, outs[8], MIPS, 1
instance = comp, \outs[9]~I\, outs[9], MIPS, 1
instance = comp, \outs[10]~I\, outs[10], MIPS, 1
instance = comp, \outs[11]~I\, outs[11], MIPS, 1
instance = comp, \outs[12]~I\, outs[12], MIPS, 1
instance = comp, \outs[13]~I\, outs[13], MIPS, 1
instance = comp, \outs[14]~I\, outs[14], MIPS, 1
instance = comp, \outs[15]~I\, outs[15], MIPS, 1
instance = comp, \outs[16]~I\, outs[16], MIPS, 1
instance = comp, \outs[17]~I\, outs[17], MIPS, 1
instance = comp, \outs[18]~I\, outs[18], MIPS, 1
instance = comp, \outs[19]~I\, outs[19], MIPS, 1
instance = comp, \outs[20]~I\, outs[20], MIPS, 1
instance = comp, \outs[21]~I\, outs[21], MIPS, 1
instance = comp, \outs[22]~I\, outs[22], MIPS, 1
instance = comp, \outs[23]~I\, outs[23], MIPS, 1
instance = comp, \outs[24]~I\, outs[24], MIPS, 1
instance = comp, \outs[25]~I\, outs[25], MIPS, 1
instance = comp, \outs[26]~I\, outs[26], MIPS, 1
instance = comp, \outs[27]~I\, outs[27], MIPS, 1
instance = comp, \outs[28]~I\, outs[28], MIPS, 1
instance = comp, \outs[29]~I\, outs[29], MIPS, 1
instance = comp, \outs[30]~I\, outs[30], MIPS, 1
instance = comp, \outs[31]~I\, outs[31], MIPS, 1
