#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 19 09:32:46 2023
# Process ID: 24812
# Current directory: D:/FPGA/ARM_SPI/CortexM3_Eval
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19608 D:\FPGA\ARM_SPI\CortexM3_Eval\CortexM3_Eval.xpr
# Log file: D:/FPGA/ARM_SPI/CortexM3_Eval/vivado.log
# Journal file: D:/FPGA/ARM_SPI/CortexM3_Eval\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.srcs/sources_1/imports/L1_AHBMatrix/L1_AHBMatrix_lite.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 871.012 ; gain = 180.945
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 09:39:05 2023] Launched synth_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/runme.log
[Sun Feb 19 09:39:05 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 2208.086 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ARM_SOC_TOP' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2315.980 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2315.980 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2315.980 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2315.980 ; gain = 282.168
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2320.629 ; gain = 4.648
set_property IOSTANDARD LVCMOS33 [get_ports [list {EXP[0]}]]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 10:33:10 2023] Launched synth_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/runme.log
[Sun Feb 19 10:33:10 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 10:38:14 2023] Launched synth_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/runme.log
[Sun Feb 19 10:38:14 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 3714.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ARM_SOC_TOP' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.578 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3714.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3714.578 ; gain = 23.410
set_property is_loc_fixed false [get_ports [list  {ledOut[3]} {ledOut[2]} {ledOut[1]} {ledOut[0]}]]
place_ports {EXP[0]} D16
place_ports {EXP[1]} D15
place_ports {EXP[2]} A21
place_ports {EXP[3]} C22
place_ports {EXP[4]} C20
place_ports {EXP[5]} A20
place_ports {EXP[6]} C19
place_ports {EXP[7]} B16
place_ports {EXP[8]} C15
place_ports {EXP[9]} B13
place_ports {EXP[10]} AA18
startgroup
set_property package_pin "" [get_ports [list  {EXP[14]}]]
place_ports {EXP[11]} U17
endgroup
place_ports {EXP[12]} V17
place_ports {EXP[13]} R17
place_ports {EXP[14]} P15
place_ports {EXP[15]} N17
set_property is_loc_fixed false [get_ports [list  {EXP[15]} {EXP[14]} {EXP[13]} {EXP[12]} {EXP[11]} {EXP[10]} {EXP[9]} {EXP[8]} {EXP[7]} {EXP[6]} {EXP[5]} {EXP[4]} {EXP[3]} {EXP[2]} {EXP[1]} {EXP[0]}]]
set_property is_loc_fixed true [get_ports [list  {EXP[15]} {EXP[14]} {EXP[13]} {EXP[12]} {EXP[11]} {EXP[10]} {EXP[9]} {EXP[8]} {EXP[7]} {EXP[6]} {EXP[5]} {EXP[4]} {EXP[3]} {EXP[2]} {EXP[1]} {EXP[0]}]]
set_property is_loc_fixed false [get_ports [list  {EXP[15]} {EXP[14]} {EXP[13]} {EXP[12]} {EXP[11]} {EXP[10]} {EXP[9]} {EXP[8]} {EXP[7]} {EXP[6]} {EXP[5]} {EXP[4]} {EXP[3]} {EXP[2]} {EXP[1]} {EXP[0]}]]
set_property is_loc_fixed true [get_ports [list  {EXP[15]} {EXP[14]} {EXP[13]} {EXP[12]} {EXP[11]} {EXP[10]} {EXP[9]} {EXP[8]} {EXP[7]} {EXP[6]} {EXP[5]} {EXP[4]} {EXP[3]} {EXP[2]} {EXP[1]} {EXP[0]}]]
set_property is_loc_fixed false [get_ports [list  {EXP[15]} {EXP[14]} {EXP[13]} {EXP[12]} {EXP[11]} {EXP[10]} {EXP[9]} {EXP[8]} {EXP[7]} {EXP[6]} {EXP[5]} {EXP[4]} {EXP[3]} {EXP[2]} {EXP[1]} {EXP[0]}]]
set_property is_loc_fixed true [get_ports [list  {EXP[15]} {EXP[14]} {EXP[13]} {EXP[12]} {EXP[11]} {EXP[10]} {EXP[9]} {EXP[8]} {EXP[7]} {EXP[6]} {EXP[5]} {EXP[4]} {EXP[3]} {EXP[2]} {EXP[1]} {EXP[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 11:13:23 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
close_design
reset_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 19 11:14:25 2023] Launched synth_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Feb 19 11:34:32 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 12:00:58 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 3714.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ARM_SOC_TOP' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.578 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3714.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3714.578 ; gain = 0.000
place_ports {EXP[0]} V9
place_ports {EXP[1]} Y8
place_ports {EXP[2]} Y7
place_ports {EXP[3]} W7
place_ports {EXP[4]} D16
place_ports {EXP[5]} D15
place_ports {EXP[6]} A21
place_ports {EXP[7]} C22
place_ports {EXP[8]} C19
place_ports {EXP[9]} B16
place_ports {EXP[10]} C15
place_ports {EXP[11]} B13
place_ports {EXP[12]} A18
place_ports {EXP[8]} C20
place_ports {EXP[9]} A20
place_ports {EXP[10]} C19
place_ports {EXP[11]} B16
place_ports {EXP[12]} C15
place_ports {EXP[13]} B13
place_ports {EXP[14]} A18
place_ports {EXP[15]} U17
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Feb 19 12:05:29 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
close_design
open_hw_manager
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 12:12:23 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 3714.578 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ARM_SOC_TOP' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.578 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3714.578 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3714.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3714.578 ; gain = 0.000
open_report: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 3714.578 ; gain = 0.000
place_ports {ledOut[3]} E16
startgroup
set_property package_pin "" [get_ports [list  {ledOut[3]}]]
place_ports {ledOut[0]} E16
endgroup
place_ports {ledOut[1]} D14
place_ports {ledOut[2]} B21
place_ports {ledOut[3]} B20
set_property is_loc_fixed false [get_ports [list  {ledOut[3]} {ledOut[2]} {ledOut[1]} {ledOut[0]}]]
set_property is_loc_fixed true [get_ports [list  {ledOut[3]} {ledOut[2]} {ledOut[1]} {ledOut[0]}]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 4
[Sun Feb 19 12:15:40 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 12:22:24 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-13:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 3779.605 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210512180081.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/ARM_SOC_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 3779.605 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 375 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'ARM_SOC_TOP' is not ideal for floorplanning, since the cellview 'cortexm3ds_logic' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3846.930 ; gain = 0.508
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3846.930 ; gain = 0.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3847.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 17 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 17 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3891.582 ; gain = 111.977
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3962.633 ; gain = 63.828
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/ARM_SOC_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/ARM_SOC_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Feb 19 16:37:45 2023] Launched synth_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Feb 19 17:01:41 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Feb 19 17:07:03 2023] Launched impl_1...
Run output will be captured here: D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA/ARM_SPI/CortexM3_Eval/CortexM3_Eval.runs/impl_1/ARM_SOC_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 19 19:49:57 2023...
