#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon May 22 10:56:16 2023
# Process ID: 8096
# Current directory: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11336 C:\Users\utilisateur\Documents\TP\TP04 - Part2\TP04 - Pilotage\PilotageLED\PilotageLED.xpr
# Log file: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/vivado.log
# Journal file: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/utilisateur/Documents/TP/TP04 - Pilotage/PilotageLED' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.gen/sources_1', nor could it be found using path 'C:/Users/utilisateur/Documents/TP/TP04 - Pilotage/PilotageLED/PilotageLED.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 1100.832 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/tb_PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3667] range extends beyond constraint of type 'positive' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_pilotageled_avec_module_leddriver in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1100.832 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3667] range extends beyond constraint of type 'positive' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_pilotageled_avec_module_leddriver in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.832 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
WARNING: [VRFC 10-4940] 'fifo_code_couleur' remains a black box since it has no binding entity [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1100.832 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1100.832 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1100.832 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1100.832 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
WARNING: [VRFC 10-4940] 'fifo_code_couleur' remains a black box since it has no binding entity [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1100.832 ; gain = 0.000
run 50000ns
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
WARNING: [VRFC 10-4940] 'fifo_code_couleur' remains a black box since it has no binding entity [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1100.832 ; gain = 0.000
run 100000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
WARNING: [VRFC 10-4940] 'fifo_code_couleur' remains a black box since it has no binding entity [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1100.832 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
WARNING: [VRFC 10-4940] 'fifo_code_couleur' remains a black box since it has no binding entity [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1100.832 ; gain = 0.000
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
WARNING: [VRFC 10-4940] 'fifo_code_couleur' remains a black box since it has no binding entity [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1100.832 ; gain = 0.000
run 50000ns
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name fifo_generator_0
set_property -dict [list CONFIG.Input_Data_Width {2} CONFIG.Output_Data_Width {2}] [get_ips fifo_generator_0]
generate_target {instantiation_template} [get_files {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}] -no_script -reset -force -quiet
remove_files  {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci}}
create_ip -name fifo_generator -vendor xilinx.com -library ip -version 13.2 -module_name Fifo
set_property -dict [list CONFIG.Component_Name {Fifo} CONFIG.Input_Data_Width {2} CONFIG.Output_Data_Width {2}] [get_ips Fifo]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'Fifo' to 'Fifo' is not allowed and is ignored.
generate_target {instantiation_template} [get_files {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'Fifo'...
generate_target all [get_files  {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Fifo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'Fifo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'Fifo'...
catch { config_ip_cache -export [get_ips -all Fifo] }
export_ip_user_files -of_objects [get_files {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci}}]
launch_runs Fifo_synth_1 -jobs 4
[Mon May 22 14:07:52 2023] Launched Fifo_synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/Fifo_synth_1/runme.log
export_simulation -of_objects [get_files {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci}}] -directory {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files} -ipstatic_source_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/modelsim} {questa=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/questa} {riviera=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/riviera} {activehdl=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/simulate.log"
export_ip_user_files -of_objects  [get_files {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci}}] -no_script -reset -force -quiet
remove_files  -fileset Fifo {{c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci}}
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/Fifo_synth_1

INFO: [Project 1-386] Moving file 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/Fifo/Fifo.xci' from fileset 'Fifo' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:03 ; elapsed = 00:00:42 . Memory (MB): peak = 1100.832 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:44 . Memory (MB): peak = 1100.832 ; gain = 0.000
remove_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:45 . Memory (MB): peak = 1100.832 ; gain = 0.000
add_files -norecurse {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}
export_ip_user_files -of_objects  [get_files  {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -lib_map_path [list {modelsim=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/modelsim} {questa=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/questa} {riviera=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/riviera} {activehdl=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/utilisateur/Documents/TP/TP04'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Part2/TP04'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci'
export_ip_user_files -of_objects [get_files {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/utilisateur/Documents/TP/TP04'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Part2/TP04'
WARNING: [Vivado 12-818] No files matched '-'
WARNING: [Vivado 12-818] No files matched 'Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci'
export_simulation -of_objects [get_files {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -directory {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files} -ipstatic_source_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/modelsim} {questa=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/questa} {riviera=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/riviera} {activehdl=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset FIFO_Code_Couleur
set_property top FIFO_Code_Couleur [get_fileset FIFO_Code_Couleur]
move_files -fileset [get_fileset FIFO_Code_Couleur] [get_files -of_objects [get_fileset sources_1] {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}]
launch_run FIFO_Code_Couleur_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_Code_Couleur'...
[Mon May 22 14:10:29 2023] Launched FIFO_Code_Couleur_synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/runme.log
wait_on_run FIFO_Code_Couleur_synth_1

[Mon May 22 14:10:29 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:10:34 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:10:40 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:10:45 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:10:55 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:11:05 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:11:15 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:11:25 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:11:45 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:12:05 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...
[Mon May 22 14:12:25 2023] Waiting for FIFO_Code_Couleur_synth_1 to finish...

*** Running vivado
    with args -log FIFO_Code_Couleur.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FIFO_Code_Couleur.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source FIFO_Code_Couleur.tcl -notrace
Command: synth_design -top FIFO_Code_Couleur -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9212
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1102.586 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FIFO_Code_Couleur' [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/synth/FIFO_Code_Couleur.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 2 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 2 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 1kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_5' declared at 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38604' bound to instance 'U0' of component 'fifo_generator_v13_2_5' [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/synth/FIFO_Code_Couleur.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'FIFO_Code_Couleur' (24#1) [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/synth/FIFO_Code_Couleur.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1329.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1329.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 40    
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:08 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:20 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     5|
|2     |LUT2     |     6|
|3     |LUT3     |     5|
|4     |LUT4     |    24|
|5     |LUT5     |     4|
|6     |LUT6     |     6|
|7     |MUXCY    |    20|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    40|
|10    |FDSE     |     4|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 1329.000 ; gain = 226.414
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 1329.000 ; gain = 226.414
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1329.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1329.000 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:44 . Memory (MB): peak = 1329.000 ; gain = 226.414
INFO: [Common 17-1381] The checkpoint 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/FIFO_Code_Couleur.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP FIFO_Code_Couleur, cache-ID = 228218647925c29f
INFO: [Coretcl 2-1174] Renamed 22 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/FIFO_Code_Couleur.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FIFO_Code_Couleur_utilization_synth.rpt -pb FIFO_Code_Couleur_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 22 14:12:31 2023...
[Mon May 22 14:12:35 2023] FIFO_Code_Couleur_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:08 ; elapsed = 00:02:06 . Memory (MB): peak = 1107.113 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_blk_mem_gen_v8_4_4
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_blk_mem_gen_v8_4_4_synth
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_compare
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_compare_0
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_compare_1
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_compare_2
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_fifo_generator_top
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_memory
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_rd_logic
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_wr_logic
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/glbl.v:6]
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1107.113 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.RB18_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB18E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1107.113 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1107.113 ; gain = 0.000
run 50000ns
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 12020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 36020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 12020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 36020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 12020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 36020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 12020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 36020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1124.434 ; gain = 3.504
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1124.434 ; gain = 3.504
run 50000ns
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 12020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB18E1 : tb_PilotageLED_Avec_Module_LedDriver.dut.Compteur.Fifo.U0.inst_fifo_gen.\gconvfifo.rf .\grf.rf .\gntv_or_sync_fifo.mem .\gbm.gbmg.gbmga.ngecc.bmg .inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_noinit.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 36020.000 ns.
A read was performed on address 0000 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
set_property -dict [list CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Enable_Safety_Circuit {true}] [get_ips FIFO_Code_Couleur]
generate_target all [get_files  {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FIFO_Code_Couleur'...
catch { config_ip_cache -export [get_ips -all FIFO_Code_Couleur] }
export_ip_user_files -of_objects [get_files {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -no_script -sync -force -quiet
reset_run FIFO_Code_Couleur_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1

launch_runs FIFO_Code_Couleur_synth_1 -jobs 4
[Mon May 22 14:18:43 2023] Launched FIFO_Code_Couleur_synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -directory {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files} -ipstatic_source_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/modelsim} {questa=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/questa} {riviera=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/riviera} {activehdl=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/simulate.log"
reset_run FIFO_Code_Couleur_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1

launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/sim/FIFO_Code_Couleur.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
ERROR: [VRFC 10-718] formal port <srst> does not exist in entity <\FIFO_Code_Couleur\>.  Please compare the definition of block <\FIFO_Code_Couleur\> to its component declaration and its instantion to detect the mismatch. [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1158.102 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs FIFO_Code_Couleur_synth_1]
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs FIFO_Code_Couleur_synth_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
ERROR: [VRFC 10-718] formal port <srst> does not exist in entity <\FIFO_Code_Couleur\>.  Please compare the definition of block <\FIFO_Code_Couleur\> to its component declaration and its instantion to detect the mismatch. [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:55]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1158.102 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1158.102 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.102 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1158.102 ; gain = 0.000
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1265.703 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1265.703 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.484 ; gain = 8.781
run 50000ns
set_property -dict [list CONFIG.Full_Flags_Reset_Value {0}] [get_ips FIFO_Code_Couleur]
generate_target all [get_files  {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FIFO_Code_Couleur'...
catch { config_ip_cache -export [get_ips -all FIFO_Code_Couleur] }
export_ip_user_files -of_objects [get_files {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -no_script -sync -force -quiet
launch_runs FIFO_Code_Couleur_synth_1 -jobs 4
[Mon May 22 14:28:32 2023] Launched FIFO_Code_Couleur_synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -directory {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files} -ipstatic_source_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/modelsim} {questa=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/questa} {riviera=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/riviera} {activehdl=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Le processus ne peut pas accéder au fichier car ce fichier est utilisé par un autre processus: "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/sim/FIFO_Code_Couleur.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1331.707 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1331.707 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.039 ; gain = 6.332
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1338.039 ; gain = 6.332
run 50000ns
set_property -dict [list CONFIG.Reset_Type {Synchronous_Reset} CONFIG.Use_Dout_Reset {true} CONFIG.Enable_Safety_Circuit {false}] [get_ips FIFO_Code_Couleur]
generate_target all [get_files  {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FIFO_Code_Couleur'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'FIFO_Code_Couleur'...
catch { config_ip_cache -export [get_ips -all FIFO_Code_Couleur] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP FIFO_Code_Couleur, cache-ID = 228218647925c29f; cache size = 0.980 MB.
catch { [ delete_ip_run [get_ips -all FIFO_Code_Couleur] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/FIFO_Code_Couleur_synth_1

INFO: [Project 1-386] Moving file 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' from fileset 'FIFO_Code_Couleur' to fileset 'sources_1'.
delete_fileset: Time (s): cpu = 00:00:06 ; elapsed = 00:00:54 . Memory (MB): peak = 1338.039 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:54 . Memory (MB): peak = 1338.039 ; gain = 0.000
export_ip_user_files -of_objects [get_files {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci'
export_simulation -of_objects [get_files {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci}}] -directory {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files} -ipstatic_source_dir {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/modelsim} {questa=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/questa} {riviera=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/riviera} {activehdl=C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/sim/FIFO_Code_Couleur.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_Code_Couleur
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/tb_PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Avec_Module_LedDriver'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.313 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1366.313 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
WARNING: Simulation object /tb_PilotageLED_Avec_Module_LedDriver/dut/Compteur/Fifo/rst was not found in the design.
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:36 . Memory (MB): peak = 1388.340 ; gain = 22.027
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/tb_PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Avec_Module_LedDriver'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1391.766 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1391.766 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
WARNING: Simulation object /tb_PilotageLED_Avec_Module_LedDriver/dut/Compteur/Fifo/rst was not found in the design.
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1399.676 ; gain = 7.910
run 50000ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50000ns
save_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1400.633 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1400.633 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 1408.383 ; gain = 7.750
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.789 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3813] value in initialization depends on signal 'resetn' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:65]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1411.789 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1413.555 ; gain = 1.766
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/tb_PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3813] value in initialization depends on signal 'resetn' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:65]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1422.609 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 1427.934 ; gain = 5.324
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/tb_PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1431.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 1435.883 ; gain = 4.465
run 50000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
[Mon May 22 15:24:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1435.883 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3667] range extends beyond constraint of type 'positive' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1435.883 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
[Mon May 22 15:29:14 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1435.883 ; gain = 0.000
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.dcp' for cell 'Compteur/Fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1735.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1833.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:25 . Memory (MB): peak = 1952.844 ; gain = 516.961
launch_runs impl_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1966.906 ; gain = 9.055
[Mon May 22 15:36:56 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2016.547 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2523.539 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.434 . Memory (MB): peak = 2523.539 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2523.539 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 40 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2608.891 ; gain = 592.344
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.dcp' for cell 'Compteur/Fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2676.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May 22 15:57:26 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/runme.log
[Mon May 22 15:57:26 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2879.082 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2880.746 ; gain = 1.664
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2880.746 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD529AA
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 4271.637 ; gain = 1390.891
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
refresh_hw_device: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4347.363 ; gain = 72.660
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD529AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD529AA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'LedDriver'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PilotageLED_Avec_Module_LedDriver'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 4347.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4347.363 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 4355.527 ; gain = 8.164
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/tb_PilotageLED_Avec_Module_LedDriver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_PilotageLED_Avec_Module_LedDriver'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 4357.730 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 4358.902 ; gain = 1.172
run 50000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_PilotageLED_Avec_Module_LedDriver' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vlog.prj"
"xvhdl --incr --relax -prj tb_PilotageLED_Avec_Module_LedDriver_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_unit'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
"xelab -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto ad3fa1b30fbd4d069d7c2a0e0e1edd4f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_PilotageLED_Avec_Module_LedDriver_behav xil_defaultlib.tb_PilotageLED_Avec_Module_LedDriver xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:19]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:27]
WARNING: [VRFC 10-1537] value 0 is out of target constraint range 1 to 2147483647 [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.counter_unit [counter_unit_default]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.FIFO_Code_Couleur
Compiling architecture behavioral of entity xil_defaultlib.LedDriver [leddriver_default]
Compiling architecture behavioral of entity xil_defaultlib.PilotageLED_Avec_Module_LedDriver [pilotageled_avec_module_leddrive...]
Compiling architecture behavioral of entity xil_defaultlib.tb_pilotageled_avec_module_leddr...
Built simulation snapshot tb_PilotageLED_Avec_Module_LedDriver_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 4358.902 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_PilotageLED_Avec_Module_LedDriver_behav -key {Behavioral:sim_1:Functional:tb_PilotageLED_Avec_Module_LedDriver} -tclbatch {tb_PilotageLED_Avec_Module_LedDriver.tcl} -view {{C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/tb_PilotageLED_Avec_Module_LedDriver_behav.wcfg}
source tb_PilotageLED_Avec_Module_LedDriver.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_PilotageLED_Avec_Module_LedDriver_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 4368.531 ; gain = 9.629
run 50000ns
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1

launch_runs synth_1 -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
[Mon May 22 16:11:56 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.dcp' for cell 'Compteur/Fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 4379.227 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4444.633 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 4530.480 ; gain = 9.047
[Mon May 22 16:14:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/runme.log
current_design impl_1
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.117 . Memory (MB): peak = 4544.934 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.484 . Memory (MB): peak = 4544.934 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.485 . Memory (MB): peak = 4544.934 ; gain = 0.000
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4544.934 ; gain = 14.453
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
[Mon May 22 16:22:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/runme.log
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
[Mon May 22 16:24:37 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/runme.log
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: PilotageLED_Avec_Module_LedDriver
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4805.621 ; gain = 226.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PilotageLED_Avec_Module_LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'LedDriver' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:6' bound to instance 'Compteur' of component 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:47]
INFO: [Synth 8-638] synthesizing module 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'counter_unit' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:6' bound to instance 'Compteur' of component 'Counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:71]
INFO: [Synth 8-638] synthesizing module 'counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
	Parameter Cst bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_unit' (1#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
INFO: [Synth 8-3491] module 'FIFO_Code_Couleur' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6' bound to instance 'Fifo' of component 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:77]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Code_Couleur' (2#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'LedDriver' (3#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
WARNING: [Synth 8-614] signal 'Code_Eteint' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PilotageLED_Avec_Module_LedDriver' (4#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 4853.000 ; gain = 274.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4873.762 ; gain = 295.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 4873.762 ; gain = 295.008
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.dcp' for cell 'Compteur/Fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 4893.730 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 4968.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 4979.555 ; gain = 400.801
18 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 4979.555 ; gain = 400.801
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.srcs/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xci' is already up-to-date
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon May 22 16:28:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/synth_1/runme.log
[Mon May 22 16:28:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4989.984 ; gain = 1.137
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 5055.988 ; gain = 65.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PilotageLED_Avec_Module_LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'LedDriver' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:6' bound to instance 'Compteur' of component 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:47]
INFO: [Synth 8-638] synthesizing module 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'counter_unit' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:6' bound to instance 'Compteur' of component 'Counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:71]
INFO: [Synth 8-638] synthesizing module 'counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
	Parameter Cst bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_unit' (1#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
INFO: [Synth 8-3491] module 'FIFO_Code_Couleur' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6' bound to instance 'Fifo' of component 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:77]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Code_Couleur' (2#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'LedDriver' (3#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
WARNING: [Synth 8-614] signal 'Code_Eteint' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PilotageLED_Avec_Module_LedDriver' (4#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5089.035 ; gain = 98.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5108.828 ; gain = 118.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 5108.828 ; gain = 118.711
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.dcp' for cell 'Compteur/Fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5126.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 5126.797 ; gain = 136.813
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 5126.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'PilotageLED_Avec_Module_LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'LedDriver' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:6' bound to instance 'Compteur' of component 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:47]
INFO: [Synth 8-638] synthesizing module 'LedDriver' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
INFO: [Synth 8-3491] module 'counter_unit' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:6' bound to instance 'Compteur' of component 'Counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:71]
INFO: [Synth 8-638] synthesizing module 'counter_unit' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
	Parameter Cst bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_unit' (1#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Counter_unit.vhd:15]
INFO: [Synth 8-3491] module 'FIFO_Code_Couleur' declared at 'C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6' bound to instance 'Fifo' of component 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:77]
INFO: [Synth 8-6157] synthesizing module 'FIFO_Code_Couleur' [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_Code_Couleur' (2#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/.Xil/Vivado-8096-DESKTOP-AD02GFS/realtime/FIFO_Code_Couleur_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'LedDriver' (3#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/LedDriver.vhd:17]
WARNING: [Synth 8-614] signal 'Code_Eteint' is read in the process but is not in the sensitivity list [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'PilotageLED_Avec_Module_LedDriver' (4#1) [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED_Avec_Module_LedDriver.vhd:17]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5126.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5126.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 5126.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.dcp' for cell 'Compteur/Fifo'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 5130.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Finished Parsing XDC File [c:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/LedDriver.gen/sources_1/ip/FIFO_Code_Couleur/FIFO_Code_Couleur.xdc] for cell 'Compteur/Fifo/U0'
Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
Finished Parsing XDC File [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/Cora-Z7-10-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/PilotageLED_Avec_Module_LedDriver_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 5130.105 ; gain = 3.309
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
WARNING: [Labtools 27-1347] Unable to find Debug Probes file []. Please update hw_device property [PROBES.FILE]
 Update of hw_probe objects, will be skipped.
WARNING: [Labtools 27-1974] Mismatch between the design programmed into the device xc7z010_1 and the probes file(s) .
The device design has 1 ILA core(s) and 0 VIO core(s). 0 ILA core(s) and 0 VIO core(s) are matched in the probes file(s).
Resolution: 
1. Reprogram device with the correct programming file and associated probes file(s) OR
2. Goto device properties and associate the correct probes file(s) with the programming file already programmed in the device.
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~""}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD529AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD529AA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/utilisateur/Documents/TP/TP04 - Part2/TP04 - Pilotage/PilotageLED/PilotageLED.runs/impl_1/PilotageLED_Avec_Module_LedDriver.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD529AA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon May 22 16:38:09 2023...
