

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_proc'
================================================================
* Date:           Thu Nov  7 01:38:46 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1748|  1748|  1748|  1748|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+--------------------------+-----+-----+-----+-----+----------+
        |                             |                          |  Latency  |  Interval | Pipeline |
        |           Instance          |          Module          | min | max | min | max |   Type   |
        +-----------------------------+--------------------------+-----+-----+-----+-----+----------+
        |dataflow_in_loop_subloop_U0  |dataflow_in_loop_subloop  |   45|   45|   27|   27| dataflow |
        +-----------------------------+--------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- subloop  |  1747|  1747|        47|          -|          -|    64|    no    |
        +-----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       22|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |     1140|      -|    52677|   129365|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       18|    -|
|Register             |        -|      -|       14|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |     1140|      0|    52691|   129405|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |       79|      0|        6|       32|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |       26|      0|        2|       10|    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+-------+--------+-----+
    |           Instance          |          Module          | BRAM_18K| DSP48E|   FF  |   LUT  | URAM|
    +-----------------------------+--------------------------+---------+-------+-------+--------+-----+
    |dataflow_in_loop_subloop_U0  |dataflow_in_loop_subloop  |     1140|      0|  52677|  129365|    0|
    +-----------------------------+--------------------------+---------+-------+-------+--------+-----+
    |Total                        |                          |     1140|      0|  52677|  129365|    0|
    +-----------------------------+--------------------------+---------+-------+-------+--------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|   7|           7|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|   7|           7|           1|
    |bound_minus_1               |     -    |      0|  0|   8|           8|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  22|          22|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|    7|         14|
    |loop_dataflow_output_count  |   9|          2|    7|         14|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   14|         28|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+---+----+-----+-----------+
    |            Name            | FF| LUT| Bits| Const Bits|
    +----------------------------+---+----+-----+-----------+
    |loop_dataflow_input_count   |  7|   0|    7|          0|
    |loop_dataflow_output_count  |  7|   0|    7|          0|
    +----------------------------+---+----+-----+-----------+
    |Total                       | 14|   0|   14|          0|
    +----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+------+------------+---------------------------+--------------+
|         RTL Ports         | Dir | Bits |  Protocol  |       Source Object       |    C Type    |
+---------------------------+-----+------+------------+---------------------------+--------------+
|m_axi_input_V_AWVALID      | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWREADY      |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWADDR       | out |    64|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWID         | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWLEN        | out |    32|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWSIZE       | out |     3|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWBURST      | out |     2|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWLOCK       | out |     2|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWCACHE      | out |     4|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWPROT       | out |     3|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWQOS        | out |     4|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWREGION     | out |     4|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_AWUSER       | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_WVALID       | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_WREADY       |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_WDATA        | out |   512|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_WSTRB        | out |    64|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_WLAST        | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_WID          | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_WUSER        | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARVALID      | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARREADY      |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARADDR       | out |    64|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARID         | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARLEN        | out |    32|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARSIZE       | out |     3|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARBURST      | out |     2|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARLOCK       | out |     2|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARCACHE      | out |     4|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARPROT       | out |     3|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARQOS        | out |     4|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARREGION     | out |     4|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_ARUSER       | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_RVALID       |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_RREADY       | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_RDATA        |  in |   512|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_RLAST        |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_RID          |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_RUSER        |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_RRESP        |  in |     2|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_BVALID       |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_BREADY       | out |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_BRESP        |  in |     2|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_BID          |  in |     1|    m_axi   |          input_V          |    pointer   |
|m_axi_input_V_BUSER        |  in |     1|    m_axi   |          input_V          |    pointer   |
|input_V_offset             |  in |    58|   ap_none  |       input_V_offset      |    scalar    |
|input_V_offset_ap_vld      |  in |     1|   ap_none  |       input_V_offset      |    scalar    |
|p_read                     |  in |  1024|   ap_none  |           p_read          |    scalar    |
|p_read_ap_vld              |  in |     1|   ap_none  |           p_read          |    scalar    |
|p_read1                    |  in |  1024|   ap_none  |          p_read1          |    scalar    |
|p_read1_ap_vld             |  in |     1|   ap_none  |          p_read1          |    scalar    |
|p_read2                    |  in |  1024|   ap_none  |          p_read2          |    scalar    |
|p_read2_ap_vld             |  in |     1|   ap_none  |          p_read2          |    scalar    |
|p_read3                    |  in |  1024|   ap_none  |          p_read3          |    scalar    |
|p_read3_ap_vld             |  in |     1|   ap_none  |          p_read3          |    scalar    |
|p_read4                    |  in |  1024|   ap_none  |          p_read4          |    scalar    |
|p_read4_ap_vld             |  in |     1|   ap_none  |          p_read4          |    scalar    |
|p_read5                    |  in |  1024|   ap_none  |          p_read5          |    scalar    |
|p_read5_ap_vld             |  in |     1|   ap_none  |          p_read5          |    scalar    |
|p_read6                    |  in |  1024|   ap_none  |          p_read6          |    scalar    |
|p_read6_ap_vld             |  in |     1|   ap_none  |          p_read6          |    scalar    |
|p_read7                    |  in |  1024|   ap_none  |          p_read7          |    scalar    |
|p_read7_ap_vld             |  in |     1|   ap_none  |          p_read7          |    scalar    |
|p_read8                    |  in |  1024|   ap_none  |          p_read8          |    scalar    |
|p_read8_ap_vld             |  in |     1|   ap_none  |          p_read8          |    scalar    |
|p_read9                    |  in |  1024|   ap_none  |          p_read9          |    scalar    |
|p_read9_ap_vld             |  in |     1|   ap_none  |          p_read9          |    scalar    |
|p_read10                   |  in |  1024|   ap_none  |          p_read10         |    scalar    |
|p_read10_ap_vld            |  in |     1|   ap_none  |          p_read10         |    scalar    |
|p_read11                   |  in |  1024|   ap_none  |          p_read11         |    scalar    |
|p_read11_ap_vld            |  in |     1|   ap_none  |          p_read11         |    scalar    |
|p_read12                   |  in |  1024|   ap_none  |          p_read12         |    scalar    |
|p_read12_ap_vld            |  in |     1|   ap_none  |          p_read12         |    scalar    |
|p_read13                   |  in |  1024|   ap_none  |          p_read13         |    scalar    |
|p_read13_ap_vld            |  in |     1|   ap_none  |          p_read13         |    scalar    |
|p_read14                   |  in |  1024|   ap_none  |          p_read14         |    scalar    |
|p_read14_ap_vld            |  in |     1|   ap_none  |          p_read14         |    scalar    |
|p_read15                   |  in |  1024|   ap_none  |          p_read15         |    scalar    |
|p_read15_ap_vld            |  in |     1|   ap_none  |          p_read15         |    scalar    |
|p_read16                   |  in |    11|   ap_none  |          p_read16         |    scalar    |
|p_read16_ap_vld            |  in |     1|   ap_none  |          p_read16         |    scalar    |
|p_read17                   |  in |    11|   ap_none  |          p_read17         |    scalar    |
|p_read17_ap_vld            |  in |     1|   ap_none  |          p_read17         |    scalar    |
|p_read18                   |  in |    11|   ap_none  |          p_read18         |    scalar    |
|p_read18_ap_vld            |  in |     1|   ap_none  |          p_read18         |    scalar    |
|p_read19                   |  in |    11|   ap_none  |          p_read19         |    scalar    |
|p_read19_ap_vld            |  in |     1|   ap_none  |          p_read19         |    scalar    |
|p_read20                   |  in |    11|   ap_none  |          p_read20         |    scalar    |
|p_read20_ap_vld            |  in |     1|   ap_none  |          p_read20         |    scalar    |
|p_read21                   |  in |    11|   ap_none  |          p_read21         |    scalar    |
|p_read21_ap_vld            |  in |     1|   ap_none  |          p_read21         |    scalar    |
|p_read22                   |  in |    11|   ap_none  |          p_read22         |    scalar    |
|p_read22_ap_vld            |  in |     1|   ap_none  |          p_read22         |    scalar    |
|p_read23                   |  in |    11|   ap_none  |          p_read23         |    scalar    |
|p_read23_ap_vld            |  in |     1|   ap_none  |          p_read23         |    scalar    |
|p_read24                   |  in |    11|   ap_none  |          p_read24         |    scalar    |
|p_read24_ap_vld            |  in |     1|   ap_none  |          p_read24         |    scalar    |
|p_read25                   |  in |    11|   ap_none  |          p_read25         |    scalar    |
|p_read25_ap_vld            |  in |     1|   ap_none  |          p_read25         |    scalar    |
|p_read26                   |  in |    11|   ap_none  |          p_read26         |    scalar    |
|p_read26_ap_vld            |  in |     1|   ap_none  |          p_read26         |    scalar    |
|p_read27                   |  in |    11|   ap_none  |          p_read27         |    scalar    |
|p_read27_ap_vld            |  in |     1|   ap_none  |          p_read27         |    scalar    |
|p_read28                   |  in |    11|   ap_none  |          p_read28         |    scalar    |
|p_read28_ap_vld            |  in |     1|   ap_none  |          p_read28         |    scalar    |
|p_read29                   |  in |    11|   ap_none  |          p_read29         |    scalar    |
|p_read29_ap_vld            |  in |     1|   ap_none  |          p_read29         |    scalar    |
|p_read30                   |  in |    11|   ap_none  |          p_read30         |    scalar    |
|p_read30_ap_vld            |  in |     1|   ap_none  |          p_read30         |    scalar    |
|p_read31                   |  in |    10|   ap_none  |          p_read31         |    scalar    |
|p_read31_ap_vld            |  in |     1|   ap_none  |          p_read31         |    scalar    |
|m_axi_output_V_AWVALID     | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWREADY     |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWADDR      | out |    64|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWID        | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWLEN       | out |    32|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWSIZE      | out |     3|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWBURST     | out |     2|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWLOCK      | out |     2|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWCACHE     | out |     4|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWPROT      | out |     3|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWQOS       | out |     4|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWREGION    | out |     4|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_AWUSER      | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_WVALID      | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_WREADY      |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_WDATA       | out |   512|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_WSTRB       | out |    64|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_WLAST       | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_WID         | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_WUSER       | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARVALID     | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARREADY     |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARADDR      | out |    64|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARID        | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARLEN       | out |    32|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARSIZE      | out |     3|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARBURST     | out |     2|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARLOCK      | out |     2|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARCACHE     | out |     4|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARPROT      | out |     3|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARQOS       | out |     4|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARREGION    | out |     4|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_ARUSER      | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_RVALID      |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_RREADY      | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_RDATA       |  in |   512|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_RLAST       |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_RID         |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_RUSER       |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_RRESP       |  in |     2|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_BVALID      |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_BREADY      | out |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_BRESP       |  in |     2|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_BID         |  in |     1|    m_axi   |          output_V         |    pointer   |
|m_axi_output_V_BUSER       |  in |     1|    m_axi   |          output_V         |    pointer   |
|output_V_offset            |  in |    58|   ap_none  |      output_V_offset      |    scalar    |
|output_V_offset_ap_vld     |  in |     1|   ap_none  |      output_V_offset      |    scalar    |
|cmpr_chunk_num_0_i         |  in |     3|   ap_none  |     cmpr_chunk_num_0_i    |    scalar    |
|cmpr_chunk_num_0_i_ap_vld  |  in |     1|   ap_none  |     cmpr_chunk_num_0_i    |    scalar    |
|ap_clk                     |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_rst                     |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_start                   |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_done                    | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_ready                   | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_idle                    | out |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
|ap_continue                |  in |     1| ap_ctrl_hs | dataflow_parent_loop_proc | return value |
+---------------------------+-----+------+------------+---------------------------+--------------+

