

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Fri Dec  8 10:34:33 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        pool
* Solution:       Col_pipeline_nf_1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    31.903|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  7137|  7137|  7137|  7137|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  7136|  7136|       223|          -|          -|    32|    no    |
        | + Row_Loop    |   221|   221|        17|          -|          -|    13|    no    |
        |  ++ Col_Loop  |    14|    14|         3|          1|          1|    13|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_1), !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10816 x float]* %conv_1_out_0), !map !15"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5408 x float]* %max_pool_1_out), !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @max_pool_1_str) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 13 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.42ns)   --->   "%icmp_ln10 = icmp eq i6 %f_0, -32" [pool/pooling.cpp:10]   --->   Operation 14 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [pool/pooling.cpp:10]   --->   Operation 16 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %4, label %Filter_Loop_begin" [pool/pooling.cpp:10]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind" [pool/pooling.cpp:11]   --->   Operation 18 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2) nounwind" [pool/pooling.cpp:11]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %f_0 to i14" [pool/pooling.cpp:13]   --->   Operation 20 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i6 %f_0 to i15" [pool/pooling.cpp:13]   --->   Operation 21 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 22 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [pool/pooling.cpp:39]   --->   Operation 23 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.91>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop_end ]"   --->   Operation 24 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %Filter_Loop_begin ], [ %add_ln13_1, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 25 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i8 [ 0, %Filter_Loop_begin ], [ %add_ln13, %Row_Loop_end ]" [pool/pooling.cpp:13]   --->   Operation 26 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.91ns)   --->   "%add_ln13 = add i8 %phi_mul1, 13" [pool/pooling.cpp:13]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (1.82ns)   --->   "%add_ln13_1 = add i9 %phi_mul, 26" [pool/pooling.cpp:13]   --->   Operation 28 'add' 'add_ln13_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [pool/pooling.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [pool/pooling.cpp:13]   --->   Operation 31 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop_begin" [pool/pooling.cpp:13]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str3) nounwind" [pool/pooling.cpp:14]   --->   Operation 34 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 35 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp) nounwind" [pool/pooling.cpp:38]   --->   Operation 36 'specregionend' 'empty_10' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [pool/pooling.cpp:10]   --->   Operation 37 'br' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.05>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop ]"   --->   Operation 38 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.30ns)   --->   "%icmp_ln16 = icmp eq i4 %c_0, -3" [pool/pooling.cpp:16]   --->   Operation 39 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 40 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [pool/pooling.cpp:16]   --->   Operation 41 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %Row_Loop_end, label %Col_Loop" [pool/pooling.cpp:16]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %c_0, i1 false)" [pool/pooling.cpp:26]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i5 %shl_ln to i9" [pool/pooling.cpp:28]   --->   Operation 44 'zext' 'zext_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln28 = add i9 %zext_ln28, %phi_mul" [pool/pooling.cpp:28]   --->   Operation 45 'add' 'add_ln28' <Predicate = (!icmp_ln16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i9 %add_ln28 to i1" [pool/pooling.cpp:28]   --->   Operation 46 'trunc' 'trunc_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_13 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %trunc_ln28, i5 0)" [pool/pooling.cpp:28]   --->   Operation 47 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.97ns)   --->   "%or_ln28_7 = or i6 %tmp_13, %f_0" [pool/pooling.cpp:28]   --->   Operation 48 'or' 'or_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %add_ln28, i32 1, i32 8)" [pool/pooling.cpp:28]   --->   Operation 49 'partselect' 'tmp_14' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_15 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %tmp_14, i6 %or_ln28_7)" [pool/pooling.cpp:28]   --->   Operation 50 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln28_1 = zext i14 %tmp_15 to i64" [pool/pooling.cpp:28]   --->   Operation 51 'zext' 'zext_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 52 'getelementptr' 'conv_1_out_0_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 53 [2/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 53 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i8" [pool/pooling.cpp:35]   --->   Operation 54 'zext' 'zext_ln35' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.91ns)   --->   "%add_ln35 = add i8 %zext_ln35, %phi_mul1" [pool/pooling.cpp:35]   --->   Operation 55 'add' 'add_ln35' <Predicate = (!icmp_ln16)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 11.0>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_1" [pool/pooling.cpp:28]   --->   Operation 56 'getelementptr' 'conv_1_out_1_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 57 [1/2] (3.25ns)   --->   "%conv_1_out_0_load = load float* %conv_1_out_0_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 57 'load' 'conv_1_out_0_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast float %conv_1_out_0_load to i32" [pool/pooling.cpp:28]   --->   Operation 58 'bitcast' 'bitcast_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 59 'partselect' 'tmp_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = trunc i32 %bitcast_ln28 to i23" [pool/pooling.cpp:28]   --->   Operation 60 'trunc' 'trunc_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (1.55ns)   --->   "%icmp_ln28 = icmp ne i8 %tmp_3, -1" [pool/pooling.cpp:28]   --->   Operation 61 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (2.44ns)   --->   "%icmp_ln28_1 = icmp eq i23 %trunc_ln28_1, 0" [pool/pooling.cpp:28]   --->   Operation 62 'icmp' 'icmp_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%or_ln28 = or i1 %icmp_ln28_1, %icmp_ln28" [pool/pooling.cpp:28]   --->   Operation 63 'or' 'or_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (6.78ns)   --->   "%tmp_4 = fcmp ogt float %conv_1_out_0_load, 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 64 'fcmp' 'tmp_4' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node select_ln28)   --->   "%and_ln28 = and i1 %or_ln28, %tmp_4" [pool/pooling.cpp:28]   --->   Operation 65 'and' 'and_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln28 = select i1 %and_ln28, float %conv_1_out_0_load, float 0x3810000000000000" [pool/pooling.cpp:28]   --->   Operation 66 'select' 'select_ln28' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%or_ln26 = or i5 %shl_ln, 1" [pool/pooling.cpp:26]   --->   Operation 67 'or' 'or_ln26' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln28_1)   --->   "%zext_ln28_2 = zext i5 %or_ln26 to i9" [pool/pooling.cpp:28]   --->   Operation 68 'zext' 'zext_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.82ns) (out node of the LUT)   --->   "%add_ln28_1 = add i9 %zext_ln28_2, %phi_mul" [pool/pooling.cpp:28]   --->   Operation 69 'add' 'add_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_16 = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %add_ln28_1, i5 0)" [pool/pooling.cpp:28]   --->   Operation 70 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln28_3 = zext i14 %tmp_16 to i15" [pool/pooling.cpp:28]   --->   Operation 71 'zext' 'zext_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.81ns)   --->   "%add_ln28_2 = add i15 %zext_ln13_1, %zext_ln28_3" [pool/pooling.cpp:28]   --->   Operation 72 'add' 'add_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln28_4 = zext i15 %add_ln28_2 to i64" [pool/pooling.cpp:28]   --->   Operation 73 'zext' 'zext_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%conv_1_out_0_addr_1 = getelementptr [10816 x float]* %conv_1_out_0, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 74 'getelementptr' 'conv_1_out_0_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%conv_1_out_1_addr_1 = getelementptr [10816 x float]* %conv_1_out_1, i64 0, i64 %zext_ln28_4" [pool/pooling.cpp:28]   --->   Operation 75 'getelementptr' 'conv_1_out_1_addr_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 76 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 77 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 78 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>

State 6 <SV = 5> <Delay = 31.9>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 79 'specloopname' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4) nounwind" [pool/pooling.cpp:17]   --->   Operation 80 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [pool/pooling.cpp:18]   --->   Operation 81 'specpipeline' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%conv_1_out_0_load_1 = load float* %conv_1_out_0_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 82 'load' 'conv_1_out_0_load_1' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln28_1 = bitcast float %conv_1_out_0_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 83 'bitcast' 'bitcast_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_1, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 84 'partselect' 'tmp_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln28_2 = trunc i32 %bitcast_ln28_1 to i23" [pool/pooling.cpp:28]   --->   Operation 85 'trunc' 'trunc_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%bitcast_ln28_2 = bitcast float %select_ln28 to i32" [pool/pooling.cpp:28]   --->   Operation 86 'bitcast' 'bitcast_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_2, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 87 'partselect' 'tmp_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln28_3 = trunc i32 %bitcast_ln28_2 to i23" [pool/pooling.cpp:28]   --->   Operation 88 'trunc' 'trunc_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (1.55ns)   --->   "%icmp_ln28_2 = icmp ne i8 %tmp_5, -1" [pool/pooling.cpp:28]   --->   Operation 89 'icmp' 'icmp_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (2.44ns)   --->   "%icmp_ln28_3 = icmp eq i23 %trunc_ln28_2, 0" [pool/pooling.cpp:28]   --->   Operation 90 'icmp' 'icmp_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_1 = or i1 %icmp_ln28_3, %icmp_ln28_2" [pool/pooling.cpp:28]   --->   Operation 91 'or' 'or_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (1.55ns)   --->   "%icmp_ln28_4 = icmp ne i8 %tmp_6, -1" [pool/pooling.cpp:28]   --->   Operation 92 'icmp' 'icmp_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (2.44ns)   --->   "%icmp_ln28_5 = icmp eq i23 %trunc_ln28_3, 0" [pool/pooling.cpp:28]   --->   Operation 93 'icmp' 'icmp_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%or_ln28_2 = or i1 %icmp_ln28_5, %icmp_ln28_4" [pool/pooling.cpp:28]   --->   Operation 94 'or' 'or_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_2)   --->   "%and_ln28_1 = and i1 %or_ln28_1, %or_ln28_2" [pool/pooling.cpp:28]   --->   Operation 95 'and' 'and_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (6.78ns)   --->   "%tmp_7 = fcmp ogt float %conv_1_out_0_load_1, %select_ln28" [pool/pooling.cpp:28]   --->   Operation 96 'fcmp' 'tmp_7' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_2 = and i1 %and_ln28_1, %tmp_7" [pool/pooling.cpp:28]   --->   Operation 97 'and' 'and_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_2, float %conv_1_out_0_load_1, float %select_ln28" [pool/pooling.cpp:28]   --->   Operation 98 'select' 'select_ln28_1' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 99 [1/2] (3.25ns)   --->   "%conv_1_out_1_load = load float* %conv_1_out_1_addr, align 4" [pool/pooling.cpp:28]   --->   Operation 99 'load' 'conv_1_out_1_load' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln28_3 = bitcast float %conv_1_out_1_load to i32" [pool/pooling.cpp:28]   --->   Operation 100 'bitcast' 'bitcast_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_3, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 101 'partselect' 'tmp_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln28_4 = trunc i32 %bitcast_ln28_3 to i23" [pool/pooling.cpp:28]   --->   Operation 102 'trunc' 'trunc_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%bitcast_ln28_4 = bitcast float %select_ln28_1 to i32" [pool/pooling.cpp:28]   --->   Operation 103 'bitcast' 'bitcast_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_4, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 104 'partselect' 'tmp_9' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln28_5 = trunc i32 %bitcast_ln28_4 to i23" [pool/pooling.cpp:28]   --->   Operation 105 'trunc' 'trunc_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (1.55ns)   --->   "%icmp_ln28_6 = icmp ne i8 %tmp_8, -1" [pool/pooling.cpp:28]   --->   Operation 106 'icmp' 'icmp_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (2.44ns)   --->   "%icmp_ln28_7 = icmp eq i23 %trunc_ln28_4, 0" [pool/pooling.cpp:28]   --->   Operation 107 'icmp' 'icmp_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_3 = or i1 %icmp_ln28_7, %icmp_ln28_6" [pool/pooling.cpp:28]   --->   Operation 108 'or' 'or_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.55ns)   --->   "%icmp_ln28_8 = icmp ne i8 %tmp_9, -1" [pool/pooling.cpp:28]   --->   Operation 109 'icmp' 'icmp_ln28_8' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (2.44ns)   --->   "%icmp_ln28_9 = icmp eq i23 %trunc_ln28_5, 0" [pool/pooling.cpp:28]   --->   Operation 110 'icmp' 'icmp_ln28_9' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%or_ln28_4 = or i1 %icmp_ln28_9, %icmp_ln28_8" [pool/pooling.cpp:28]   --->   Operation 111 'or' 'or_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_4)   --->   "%and_ln28_3 = and i1 %or_ln28_3, %or_ln28_4" [pool/pooling.cpp:28]   --->   Operation 112 'and' 'and_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (6.78ns)   --->   "%tmp_s = fcmp ogt float %conv_1_out_1_load, %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 113 'fcmp' 'tmp_s' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_4 = and i1 %and_ln28_3, %tmp_s" [pool/pooling.cpp:28]   --->   Operation 114 'and' 'and_ln28_4' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_2 = select i1 %and_ln28_4, float %conv_1_out_1_load, float %select_ln28_1" [pool/pooling.cpp:28]   --->   Operation 115 'select' 'select_ln28_2' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 116 [1/2] (3.25ns)   --->   "%conv_1_out_1_load_1 = load float* %conv_1_out_1_addr_1, align 4" [pool/pooling.cpp:28]   --->   Operation 116 'load' 'conv_1_out_1_load_1' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%bitcast_ln28_5 = bitcast float %conv_1_out_1_load_1 to i32" [pool/pooling.cpp:28]   --->   Operation 117 'bitcast' 'bitcast_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_5, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 118 'partselect' 'tmp_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln28_6 = trunc i32 %bitcast_ln28_5 to i23" [pool/pooling.cpp:28]   --->   Operation 119 'trunc' 'trunc_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln28_6 = bitcast float %select_ln28_2 to i32" [pool/pooling.cpp:28]   --->   Operation 120 'bitcast' 'bitcast_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln28_6, i32 23, i32 30)" [pool/pooling.cpp:28]   --->   Operation 121 'partselect' 'tmp_11' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln28_7 = trunc i32 %bitcast_ln28_6 to i23" [pool/pooling.cpp:28]   --->   Operation 122 'trunc' 'trunc_ln28_7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.55ns)   --->   "%icmp_ln28_10 = icmp ne i8 %tmp_10, -1" [pool/pooling.cpp:28]   --->   Operation 123 'icmp' 'icmp_ln28_10' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (2.44ns)   --->   "%icmp_ln28_11 = icmp eq i23 %trunc_ln28_6, 0" [pool/pooling.cpp:28]   --->   Operation 124 'icmp' 'icmp_ln28_11' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_5 = or i1 %icmp_ln28_11, %icmp_ln28_10" [pool/pooling.cpp:28]   --->   Operation 125 'or' 'or_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (1.55ns)   --->   "%icmp_ln28_12 = icmp ne i8 %tmp_11, -1" [pool/pooling.cpp:28]   --->   Operation 126 'icmp' 'icmp_ln28_12' <Predicate = (!icmp_ln16)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (2.44ns)   --->   "%icmp_ln28_13 = icmp eq i23 %trunc_ln28_7, 0" [pool/pooling.cpp:28]   --->   Operation 127 'icmp' 'icmp_ln28_13' <Predicate = (!icmp_ln16)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%or_ln28_6 = or i1 %icmp_ln28_13, %icmp_ln28_12" [pool/pooling.cpp:28]   --->   Operation 128 'or' 'or_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_6)   --->   "%and_ln28_5 = and i1 %or_ln28_5, %or_ln28_6" [pool/pooling.cpp:28]   --->   Operation 129 'and' 'and_ln28_5' <Predicate = (!icmp_ln16)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (6.78ns)   --->   "%tmp_12 = fcmp ogt float %conv_1_out_1_load_1, %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 130 'fcmp' 'tmp_12' <Predicate = (!icmp_ln16)> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln28_6 = and i1 %and_ln28_5, %tmp_12" [pool/pooling.cpp:28]   --->   Operation 131 'and' 'and_ln28_6' <Predicate = (!icmp_ln16)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_3 = select i1 %and_ln28_6, float %conv_1_out_1_load_1, float %select_ln28_2" [pool/pooling.cpp:28]   --->   Operation 132 'select' 'select_ln28_3' <Predicate = (!icmp_ln16)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_17 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln35, i5 0)" [pool/pooling.cpp:35]   --->   Operation 133 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i13 %tmp_17 to i14" [pool/pooling.cpp:35]   --->   Operation 134 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (1.67ns)   --->   "%add_ln35_1 = add i14 %zext_ln13, %zext_ln35_1" [pool/pooling.cpp:35]   --->   Operation 135 'add' 'add_ln35_1' <Predicate = (!icmp_ln16)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i14 %add_ln35_1 to i64" [pool/pooling.cpp:35]   --->   Operation 136 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%max_pool_1_out_addr = getelementptr [5408 x float]* %max_pool_1_out, i64 0, i64 %zext_ln35_2" [pool/pooling.cpp:35]   --->   Operation 137 'getelementptr' 'max_pool_1_out_addr' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (3.25ns)   --->   "store float %select_ln28_3, float* %max_pool_1_out_addr, align 4" [pool/pooling.cpp:35]   --->   Operation 138 'store' <Predicate = (!icmp_ln16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5408> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_2) nounwind" [pool/pooling.cpp:36]   --->   Operation 139 'specregionend' 'empty_8' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "br label %3" [pool/pooling.cpp:16]   --->   Operation 140 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str3, i32 %tmp_1) nounwind" [pool/pooling.cpp:37]   --->   Operation 141 'specregionend' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "br label %2" [pool/pooling.cpp:13]   --->   Operation 142 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_1_out_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_1_out_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ max_pool_1_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
f_0                 (phi              ) [ 00101110]
icmp_ln10           (icmp             ) [ 00111111]
empty               (speclooptripcount) [ 00000000]
f                   (add              ) [ 01111111]
br_ln10             (br               ) [ 00000000]
specloopname_ln11   (specloopname     ) [ 00000000]
tmp                 (specregionbegin  ) [ 00011111]
zext_ln13           (zext             ) [ 00011111]
zext_ln13_1         (zext             ) [ 00011111]
br_ln13             (br               ) [ 00111111]
ret_ln39            (ret              ) [ 00000000]
r_0                 (phi              ) [ 00010000]
phi_mul             (phi              ) [ 00011110]
phi_mul1            (phi              ) [ 00011110]
add_ln13            (add              ) [ 00111111]
add_ln13_1          (add              ) [ 00111111]
icmp_ln13           (icmp             ) [ 00111111]
empty_6             (speclooptripcount) [ 00000000]
r                   (add              ) [ 00111111]
br_ln13             (br               ) [ 00000000]
specloopname_ln14   (specloopname     ) [ 00000000]
tmp_1               (specregionbegin  ) [ 00001111]
br_ln16             (br               ) [ 00111111]
empty_10            (specregionend    ) [ 00000000]
br_ln10             (br               ) [ 01111111]
c_0                 (phi              ) [ 00001000]
icmp_ln16           (icmp             ) [ 00111111]
empty_7             (speclooptripcount) [ 00000000]
c                   (add              ) [ 00111111]
br_ln16             (br               ) [ 00000000]
shl_ln              (bitconcatenate   ) [ 00001100]
zext_ln28           (zext             ) [ 00000000]
add_ln28            (add              ) [ 00000000]
trunc_ln28          (trunc            ) [ 00000000]
tmp_13              (bitconcatenate   ) [ 00000000]
or_ln28_7           (or               ) [ 00000000]
tmp_14              (partselect       ) [ 00000000]
tmp_15              (bitconcatenate   ) [ 00000000]
zext_ln28_1         (zext             ) [ 00001100]
conv_1_out_0_addr   (getelementptr    ) [ 00001100]
zext_ln35           (zext             ) [ 00000000]
add_ln35            (add              ) [ 00001110]
conv_1_out_1_addr   (getelementptr    ) [ 00001010]
conv_1_out_0_load   (load             ) [ 00000000]
bitcast_ln28        (bitcast          ) [ 00000000]
tmp_3               (partselect       ) [ 00000000]
trunc_ln28_1        (trunc            ) [ 00000000]
icmp_ln28           (icmp             ) [ 00000000]
icmp_ln28_1         (icmp             ) [ 00000000]
or_ln28             (or               ) [ 00000000]
tmp_4               (fcmp             ) [ 00000000]
and_ln28            (and              ) [ 00000000]
select_ln28         (select           ) [ 00001010]
or_ln26             (or               ) [ 00000000]
zext_ln28_2         (zext             ) [ 00000000]
add_ln28_1          (add              ) [ 00000000]
tmp_16              (bitconcatenate   ) [ 00000000]
zext_ln28_3         (zext             ) [ 00000000]
add_ln28_2          (add              ) [ 00000000]
zext_ln28_4         (zext             ) [ 00000000]
conv_1_out_0_addr_1 (getelementptr    ) [ 00001010]
conv_1_out_1_addr_1 (getelementptr    ) [ 00001010]
specloopname_ln17   (specloopname     ) [ 00000000]
tmp_2               (specregionbegin  ) [ 00000000]
specpipeline_ln18   (specpipeline     ) [ 00000000]
conv_1_out_0_load_1 (load             ) [ 00000000]
bitcast_ln28_1      (bitcast          ) [ 00000000]
tmp_5               (partselect       ) [ 00000000]
trunc_ln28_2        (trunc            ) [ 00000000]
bitcast_ln28_2      (bitcast          ) [ 00000000]
tmp_6               (partselect       ) [ 00000000]
trunc_ln28_3        (trunc            ) [ 00000000]
icmp_ln28_2         (icmp             ) [ 00000000]
icmp_ln28_3         (icmp             ) [ 00000000]
or_ln28_1           (or               ) [ 00000000]
icmp_ln28_4         (icmp             ) [ 00000000]
icmp_ln28_5         (icmp             ) [ 00000000]
or_ln28_2           (or               ) [ 00000000]
and_ln28_1          (and              ) [ 00000000]
tmp_7               (fcmp             ) [ 00000000]
and_ln28_2          (and              ) [ 00000000]
select_ln28_1       (select           ) [ 00000000]
conv_1_out_1_load   (load             ) [ 00000000]
bitcast_ln28_3      (bitcast          ) [ 00000000]
tmp_8               (partselect       ) [ 00000000]
trunc_ln28_4        (trunc            ) [ 00000000]
bitcast_ln28_4      (bitcast          ) [ 00000000]
tmp_9               (partselect       ) [ 00000000]
trunc_ln28_5        (trunc            ) [ 00000000]
icmp_ln28_6         (icmp             ) [ 00000000]
icmp_ln28_7         (icmp             ) [ 00000000]
or_ln28_3           (or               ) [ 00000000]
icmp_ln28_8         (icmp             ) [ 00000000]
icmp_ln28_9         (icmp             ) [ 00000000]
or_ln28_4           (or               ) [ 00000000]
and_ln28_3          (and              ) [ 00000000]
tmp_s               (fcmp             ) [ 00000000]
and_ln28_4          (and              ) [ 00000000]
select_ln28_2       (select           ) [ 00000000]
conv_1_out_1_load_1 (load             ) [ 00000000]
bitcast_ln28_5      (bitcast          ) [ 00000000]
tmp_10              (partselect       ) [ 00000000]
trunc_ln28_6        (trunc            ) [ 00000000]
bitcast_ln28_6      (bitcast          ) [ 00000000]
tmp_11              (partselect       ) [ 00000000]
trunc_ln28_7        (trunc            ) [ 00000000]
icmp_ln28_10        (icmp             ) [ 00000000]
icmp_ln28_11        (icmp             ) [ 00000000]
or_ln28_5           (or               ) [ 00000000]
icmp_ln28_12        (icmp             ) [ 00000000]
icmp_ln28_13        (icmp             ) [ 00000000]
or_ln28_6           (or               ) [ 00000000]
and_ln28_5          (and              ) [ 00000000]
tmp_12              (fcmp             ) [ 00000000]
and_ln28_6          (and              ) [ 00000000]
select_ln28_3       (select           ) [ 00000000]
tmp_17              (bitconcatenate   ) [ 00000000]
zext_ln35_1         (zext             ) [ 00000000]
add_ln35_1          (add              ) [ 00000000]
zext_ln35_2         (zext             ) [ 00000000]
max_pool_1_out_addr (getelementptr    ) [ 00000000]
store_ln35          (store            ) [ 00000000]
empty_8             (specregionend    ) [ 00000000]
br_ln16             (br               ) [ 00111111]
empty_9             (specregionend    ) [ 00000000]
br_ln13             (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_1_out_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_1_out_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_out_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="max_pool_1_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_1_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="conv_1_out_0_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="14" slack="0"/>
<pin id="98" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="14" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="129" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
<pin id="131" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_0_load/4 conv_1_out_0_load_1/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_1_out_1_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="14" slack="1"/>
<pin id="111" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="conv_1_out_0_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="15" slack="0"/>
<pin id="118" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_0_addr_1/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv_1_out_1_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="15" slack="0"/>
<pin id="125" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_out_1_addr_1/5 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="139" dir="0" index="4" bw="14" slack="2147483647"/>
<pin id="140" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="141" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="0"/>
<pin id="142" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_out_1_load/5 conv_1_out_1_load_1/5 "/>
</bind>
</comp>

<comp id="144" class="1004" name="max_pool_1_out_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="14" slack="0"/>
<pin id="148" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_1_out_addr/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln35_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="13" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/6 "/>
</bind>
</comp>

<comp id="157" class="1005" name="f_0_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="6" slack="1"/>
<pin id="159" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="161" class="1004" name="f_0_phi_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="6" slack="0"/>
<pin id="165" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="169" class="1005" name="r_0_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="1"/>
<pin id="171" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="r_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/3 "/>
</bind>
</comp>

<comp id="180" class="1005" name="phi_mul_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="1"/>
<pin id="182" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="184" class="1004" name="phi_mul_phi_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="1"/>
<pin id="186" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="2" bw="9" slack="0"/>
<pin id="188" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="192" class="1005" name="phi_mul1_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="1"/>
<pin id="194" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="phi_mul1_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="8" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/3 "/>
</bind>
</comp>

<comp id="204" class="1005" name="c_0_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="1"/>
<pin id="206" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="c_0_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="4" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_4_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="221" class="1004" name="tmp_7_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_12_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln10_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="0" index="1" bw="6" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="f_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln13_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="6" slack="0"/>
<pin id="250" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln13_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="0"/>
<pin id="254" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln13_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln13_1_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="9" slack="0"/>
<pin id="264" dir="0" index="1" bw="6" slack="0"/>
<pin id="265" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/3 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln13_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="3" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="r_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln16_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="3" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="c_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="shl_ln_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln28_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln28_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="9" slack="1"/>
<pin id="307" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="trunc_ln28_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="9" slack="0"/>
<pin id="312" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_13_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="1" slack="0"/>
<pin id="318" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln28_7_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="6" slack="2"/>
<pin id="325" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_7/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_14_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="9" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_15_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="14" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln28_1_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_1/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="zext_ln35_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="add_ln35_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="1"/>
<pin id="358" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="bitcast_ln28_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="0"/>
<pin id="363" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/5 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="0" index="1" bw="32" slack="0"/>
<pin id="368" dir="0" index="2" bw="6" slack="0"/>
<pin id="369" dir="0" index="3" bw="6" slack="0"/>
<pin id="370" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="375" class="1004" name="trunc_ln28_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="0"/>
<pin id="377" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_1/5 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln28_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="icmp_ln28_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="23" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_ln28_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="and_ln28_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="select_ln28_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="0"/>
<pin id="406" dir="0" index="2" bw="32" slack="0"/>
<pin id="407" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="or_ln26_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="1"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="zext_ln28_2_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_2/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln28_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="5" slack="0"/>
<pin id="422" dir="0" index="1" bw="9" slack="2"/>
<pin id="423" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_1/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_16_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="14" slack="0"/>
<pin id="428" dir="0" index="1" bw="9" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln28_3_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="0"/>
<pin id="436" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_3/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln28_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="3"/>
<pin id="440" dir="0" index="1" bw="14" slack="0"/>
<pin id="441" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28_2/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln28_4_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="15" slack="0"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28_4/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="bitcast_ln28_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_1/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_5_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="8" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="0" index="2" bw="6" slack="0"/>
<pin id="457" dir="0" index="3" bw="6" slack="0"/>
<pin id="458" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="trunc_ln28_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_2/6 "/>
</bind>
</comp>

<comp id="467" class="1004" name="bitcast_ln28_2_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_2/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="trunc_ln28_3_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_3/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="icmp_ln28_2_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="1" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_2/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="icmp_ln28_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="23" slack="0"/>
<pin id="492" dir="0" index="1" bw="1" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_3/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln28_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_1/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="icmp_ln28_4_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="8" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_4/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="icmp_ln28_5_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="23" slack="0"/>
<pin id="510" dir="0" index="1" bw="1" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_5/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_ln28_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_2/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="and_ln28_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln28_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="select_ln28_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="0" index="2" bw="32" slack="1"/>
<pin id="536" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/6 "/>
</bind>
</comp>

<comp id="540" class="1004" name="bitcast_ln28_3_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_3/6 "/>
</bind>
</comp>

<comp id="544" class="1004" name="tmp_8_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="0"/>
<pin id="547" dir="0" index="2" bw="6" slack="0"/>
<pin id="548" dir="0" index="3" bw="6" slack="0"/>
<pin id="549" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="554" class="1004" name="trunc_ln28_4_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="0"/>
<pin id="556" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_4/6 "/>
</bind>
</comp>

<comp id="558" class="1004" name="bitcast_ln28_4_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_4/6 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_9_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="8" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="0" index="2" bw="6" slack="0"/>
<pin id="566" dir="0" index="3" bw="6" slack="0"/>
<pin id="567" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="572" class="1004" name="trunc_ln28_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_5/6 "/>
</bind>
</comp>

<comp id="576" class="1004" name="icmp_ln28_6_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="8" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_6/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="icmp_ln28_7_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="23" slack="0"/>
<pin id="584" dir="0" index="1" bw="1" slack="0"/>
<pin id="585" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_7/6 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln28_3_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="1" slack="0"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_3/6 "/>
</bind>
</comp>

<comp id="594" class="1004" name="icmp_ln28_8_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="0"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_8/6 "/>
</bind>
</comp>

<comp id="600" class="1004" name="icmp_ln28_9_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="23" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_9/6 "/>
</bind>
</comp>

<comp id="606" class="1004" name="or_ln28_4_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="1" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_4/6 "/>
</bind>
</comp>

<comp id="612" class="1004" name="and_ln28_3_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/6 "/>
</bind>
</comp>

<comp id="618" class="1004" name="and_ln28_4_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_4/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="select_ln28_2_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="0"/>
<pin id="626" dir="0" index="1" bw="32" slack="0"/>
<pin id="627" dir="0" index="2" bw="32" slack="0"/>
<pin id="628" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/6 "/>
</bind>
</comp>

<comp id="633" class="1004" name="bitcast_ln28_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_5/6 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_10_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="647" class="1004" name="trunc_ln28_6_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="0"/>
<pin id="649" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_6/6 "/>
</bind>
</comp>

<comp id="651" class="1004" name="bitcast_ln28_6_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28_6/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_11_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="0"/>
<pin id="658" dir="0" index="2" bw="6" slack="0"/>
<pin id="659" dir="0" index="3" bw="6" slack="0"/>
<pin id="660" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln28_7_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="0"/>
<pin id="667" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28_7/6 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln28_10_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_10/6 "/>
</bind>
</comp>

<comp id="675" class="1004" name="icmp_ln28_11_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="23" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_11/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln28_5_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_5/6 "/>
</bind>
</comp>

<comp id="687" class="1004" name="icmp_ln28_12_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="0" index="1" bw="1" slack="0"/>
<pin id="690" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_12/6 "/>
</bind>
</comp>

<comp id="693" class="1004" name="icmp_ln28_13_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="23" slack="0"/>
<pin id="695" dir="0" index="1" bw="1" slack="0"/>
<pin id="696" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_13/6 "/>
</bind>
</comp>

<comp id="699" class="1004" name="or_ln28_6_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="0"/>
<pin id="701" dir="0" index="1" bw="1" slack="0"/>
<pin id="702" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28_6/6 "/>
</bind>
</comp>

<comp id="705" class="1004" name="and_ln28_5_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="1" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_5/6 "/>
</bind>
</comp>

<comp id="711" class="1004" name="and_ln28_6_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_6/6 "/>
</bind>
</comp>

<comp id="717" class="1004" name="select_ln28_3_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="1" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="32" slack="0"/>
<pin id="721" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_3/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_17_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="13" slack="0"/>
<pin id="728" dir="0" index="1" bw="8" slack="2"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln35_1_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="13" slack="0"/>
<pin id="735" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln35_1_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="6" slack="4"/>
<pin id="739" dir="0" index="1" bw="13" slack="0"/>
<pin id="740" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/6 "/>
</bind>
</comp>

<comp id="742" class="1004" name="zext_ln35_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="14" slack="0"/>
<pin id="744" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/6 "/>
</bind>
</comp>

<comp id="750" class="1005" name="f_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="6" slack="0"/>
<pin id="752" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="755" class="1005" name="zext_ln13_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="14" slack="4"/>
<pin id="757" dir="1" index="1" bw="14" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="760" class="1005" name="zext_ln13_1_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="15" slack="3"/>
<pin id="762" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13_1 "/>
</bind>
</comp>

<comp id="765" class="1005" name="add_ln13_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="770" class="1005" name="add_ln13_1_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="9" slack="0"/>
<pin id="772" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="icmp_ln13_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="1"/>
<pin id="777" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="779" class="1005" name="r_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="4" slack="0"/>
<pin id="781" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="784" class="1005" name="icmp_ln16_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="1"/>
<pin id="786" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="788" class="1005" name="c_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="4" slack="0"/>
<pin id="790" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="793" class="1005" name="shl_ln_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="5" slack="1"/>
<pin id="795" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="798" class="1005" name="zext_ln28_1_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="64" slack="1"/>
<pin id="800" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln28_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="conv_1_out_0_addr_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="14" slack="1"/>
<pin id="805" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr "/>
</bind>
</comp>

<comp id="808" class="1005" name="add_ln35_reg_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="8" slack="2"/>
<pin id="810" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="813" class="1005" name="conv_1_out_1_addr_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="14" slack="1"/>
<pin id="815" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr "/>
</bind>
</comp>

<comp id="818" class="1005" name="select_ln28_reg_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="32" slack="1"/>
<pin id="820" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="825" class="1005" name="conv_1_out_0_addr_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="14" slack="1"/>
<pin id="827" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_0_addr_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="conv_1_out_1_addr_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="14" slack="1"/>
<pin id="832" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_out_1_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="64" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="64" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="64" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="132"><net_src comp="114" pin="3"/><net_sink comp="101" pin=2"/></net>

<net id="138"><net_src comp="107" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="143"><net_src comp="121" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="64" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="160"><net_src comp="12" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="157" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="168"><net_src comp="161" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="30" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="184" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="196" pin="4"/><net_sink comp="192" pin=0"/></net>

<net id="207"><net_src comp="28" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="101" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="76" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="101" pin="7"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="133" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="133" pin="7"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="161" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="14" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="161" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="20" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="161" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="161" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="196" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="266"><net_src comp="184" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="173" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="173" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="208" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="38" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="290"><net_src comp="208" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="42" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="208" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="180" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="310" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="326"><net_src comp="314" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="157" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="56" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="304" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="58" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="328" pin="4"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="322" pin="2"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="354"><net_src comp="208" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="192" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="364"><net_src comp="101" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="371"><net_src comp="66" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="361" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="68" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="361" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="365" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="72" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="375" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="74" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="379" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="391" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="215" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="408"><net_src comp="397" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="101" pin="3"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="76" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="415"><net_src comp="78" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="180" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="80" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="420" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="54" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="446"><net_src comp="438" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="452"><net_src comp="101" pin="7"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="449" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="461"><net_src comp="68" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="462"><net_src comp="70" pin="0"/><net_sink comp="453" pin=3"/></net>

<net id="466"><net_src comp="449" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="476"><net_src comp="66" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="467" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="68" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="70" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="483"><net_src comp="467" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="453" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="72" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="463" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="74" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="490" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="484" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="470" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="72" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="480" pin="1"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="508" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="502" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="496" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="221" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="101" pin="7"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="532" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="543"><net_src comp="133" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="66" pin="0"/><net_sink comp="544" pin=0"/></net>

<net id="551"><net_src comp="540" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="552"><net_src comp="68" pin="0"/><net_sink comp="544" pin=2"/></net>

<net id="553"><net_src comp="70" pin="0"/><net_sink comp="544" pin=3"/></net>

<net id="557"><net_src comp="540" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="532" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="568"><net_src comp="66" pin="0"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="558" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="570"><net_src comp="68" pin="0"/><net_sink comp="562" pin=2"/></net>

<net id="571"><net_src comp="70" pin="0"/><net_sink comp="562" pin=3"/></net>

<net id="575"><net_src comp="558" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="580"><net_src comp="544" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="554" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="74" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="576" pin="2"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="562" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="72" pin="0"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="572" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="74" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="594" pin="2"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="588" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="606" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="226" pin="2"/><net_sink comp="618" pin=1"/></net>

<net id="629"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="133" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="532" pin="3"/><net_sink comp="624" pin=2"/></net>

<net id="632"><net_src comp="624" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="636"><net_src comp="133" pin="7"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="66" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="633" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="68" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="70" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="633" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="654"><net_src comp="624" pin="3"/><net_sink comp="651" pin=0"/></net>

<net id="661"><net_src comp="66" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="651" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="663"><net_src comp="68" pin="0"/><net_sink comp="655" pin=2"/></net>

<net id="664"><net_src comp="70" pin="0"/><net_sink comp="655" pin=3"/></net>

<net id="668"><net_src comp="651" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="673"><net_src comp="637" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="72" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="647" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="74" pin="0"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="669" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="655" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="692"><net_src comp="72" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="697"><net_src comp="665" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="698"><net_src comp="74" pin="0"/><net_sink comp="693" pin=1"/></net>

<net id="703"><net_src comp="693" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="687" pin="2"/><net_sink comp="699" pin=1"/></net>

<net id="709"><net_src comp="681" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="705" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="231" pin="2"/><net_sink comp="711" pin=1"/></net>

<net id="722"><net_src comp="711" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="133" pin="7"/><net_sink comp="717" pin=1"/></net>

<net id="724"><net_src comp="624" pin="3"/><net_sink comp="717" pin=2"/></net>

<net id="725"><net_src comp="717" pin="3"/><net_sink comp="151" pin=1"/></net>

<net id="731"><net_src comp="92" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="54" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="726" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="745"><net_src comp="737" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="753"><net_src comp="242" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="758"><net_src comp="248" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="763"><net_src comp="252" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="768"><net_src comp="256" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="773"><net_src comp="262" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="778"><net_src comp="268" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="782"><net_src comp="274" pin="2"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="787"><net_src comp="280" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="791"><net_src comp="286" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="796"><net_src comp="292" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="801"><net_src comp="346" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="806"><net_src comp="94" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="811"><net_src comp="355" pin="2"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="816"><net_src comp="107" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="821"><net_src comp="403" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="822"><net_src comp="818" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="823"><net_src comp="818" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="824"><net_src comp="818" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="828"><net_src comp="114" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="833"><net_src comp="121" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="133" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: max_pool_1_out | {6 }
 - Input state : 
	Port: max_pool_1 : conv_1_out_0 | {4 5 6 }
	Port: max_pool_1 : conv_1_out_1 | {5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		f : 1
		br_ln10 : 2
		zext_ln13 : 1
		zext_ln13_1 : 1
	State 3
		add_ln13 : 1
		add_ln13_1 : 1
		icmp_ln13 : 1
		r : 1
		br_ln13 : 2
	State 4
		icmp_ln16 : 1
		c : 1
		br_ln16 : 2
		shl_ln : 1
		zext_ln28 : 2
		add_ln28 : 3
		trunc_ln28 : 4
		tmp_13 : 5
		or_ln28_7 : 6
		tmp_14 : 4
		tmp_15 : 6
		zext_ln28_1 : 7
		conv_1_out_0_addr : 8
		conv_1_out_0_load : 9
		zext_ln35 : 1
		add_ln35 : 2
	State 5
		bitcast_ln28 : 1
		tmp_3 : 2
		trunc_ln28_1 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_4 : 1
		and_ln28 : 4
		select_ln28 : 4
		add_ln28_1 : 1
		tmp_16 : 2
		zext_ln28_3 : 3
		add_ln28_2 : 4
		zext_ln28_4 : 5
		conv_1_out_0_addr_1 : 6
		conv_1_out_1_addr_1 : 6
		conv_1_out_0_load_1 : 7
		conv_1_out_1_load : 1
		conv_1_out_1_load_1 : 7
	State 6
		bitcast_ln28_1 : 1
		tmp_5 : 2
		trunc_ln28_2 : 2
		tmp_6 : 1
		trunc_ln28_3 : 1
		icmp_ln28_2 : 3
		icmp_ln28_3 : 3
		or_ln28_1 : 4
		icmp_ln28_4 : 2
		icmp_ln28_5 : 2
		or_ln28_2 : 3
		and_ln28_1 : 4
		tmp_7 : 1
		and_ln28_2 : 4
		select_ln28_1 : 4
		bitcast_ln28_3 : 1
		tmp_8 : 2
		trunc_ln28_4 : 2
		bitcast_ln28_4 : 5
		tmp_9 : 6
		trunc_ln28_5 : 6
		icmp_ln28_6 : 3
		icmp_ln28_7 : 3
		or_ln28_3 : 4
		icmp_ln28_8 : 7
		icmp_ln28_9 : 7
		or_ln28_4 : 8
		and_ln28_3 : 8
		tmp_s : 5
		and_ln28_4 : 8
		select_ln28_2 : 8
		bitcast_ln28_5 : 1
		tmp_10 : 2
		trunc_ln28_6 : 2
		bitcast_ln28_6 : 9
		tmp_11 : 10
		trunc_ln28_7 : 10
		icmp_ln28_10 : 3
		icmp_ln28_11 : 3
		or_ln28_5 : 4
		icmp_ln28_12 : 11
		icmp_ln28_13 : 11
		or_ln28_6 : 12
		and_ln28_5 : 12
		tmp_12 : 9
		and_ln28_6 : 12
		select_ln28_3 : 12
		zext_ln35_1 : 1
		add_ln35_1 : 2
		zext_ln35_2 : 3
		max_pool_1_out_addr : 4
		store_ln35 : 13
		empty_8 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |     tmp_4_fu_215     |    0    |    66   |   239   |
|   fcmp   |     tmp_7_fu_221     |    0    |    66   |   239   |
|          |     tmp_s_fu_226     |    0    |    66   |   239   |
|          |     tmp_12_fu_231    |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln10_fu_236   |    0    |    0    |    11   |
|          |   icmp_ln13_fu_268   |    0    |    0    |    9    |
|          |   icmp_ln16_fu_280   |    0    |    0    |    9    |
|          |   icmp_ln28_fu_379   |    0    |    0    |    11   |
|          |  icmp_ln28_1_fu_385  |    0    |    0    |    18   |
|          |  icmp_ln28_2_fu_484  |    0    |    0    |    11   |
|          |  icmp_ln28_3_fu_490  |    0    |    0    |    18   |
|          |  icmp_ln28_4_fu_502  |    0    |    0    |    11   |
|   icmp   |  icmp_ln28_5_fu_508  |    0    |    0    |    18   |
|          |  icmp_ln28_6_fu_576  |    0    |    0    |    11   |
|          |  icmp_ln28_7_fu_582  |    0    |    0    |    18   |
|          |  icmp_ln28_8_fu_594  |    0    |    0    |    11   |
|          |  icmp_ln28_9_fu_600  |    0    |    0    |    18   |
|          |  icmp_ln28_10_fu_669 |    0    |    0    |    11   |
|          |  icmp_ln28_11_fu_675 |    0    |    0    |    18   |
|          |  icmp_ln28_12_fu_687 |    0    |    0    |    11   |
|          |  icmp_ln28_13_fu_693 |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |       f_fu_242       |    0    |    0    |    15   |
|          |    add_ln13_fu_256   |    0    |    0    |    15   |
|          |   add_ln13_1_fu_262  |    0    |    0    |    15   |
|          |       r_fu_274       |    0    |    0    |    13   |
|    add   |       c_fu_286       |    0    |    0    |    13   |
|          |    add_ln28_fu_304   |    0    |    0    |    15   |
|          |    add_ln35_fu_355   |    0    |    0    |    15   |
|          |   add_ln28_1_fu_420  |    0    |    0    |    15   |
|          |   add_ln28_2_fu_438  |    0    |    0    |    19   |
|          |   add_ln35_1_fu_737  |    0    |    0    |    17   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln28_fu_403  |    0    |    0    |    32   |
|  select  | select_ln28_1_fu_532 |    0    |    0    |    32   |
|          | select_ln28_2_fu_624 |    0    |    0    |    32   |
|          | select_ln28_3_fu_717 |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   or_ln28_7_fu_322   |    0    |    0    |    6    |
|          |    or_ln28_fu_391    |    0    |    0    |    2    |
|          |    or_ln26_fu_411    |    0    |    0    |    0    |
|          |   or_ln28_1_fu_496   |    0    |    0    |    2    |
|    or    |   or_ln28_2_fu_514   |    0    |    0    |    2    |
|          |   or_ln28_3_fu_588   |    0    |    0    |    2    |
|          |   or_ln28_4_fu_606   |    0    |    0    |    2    |
|          |   or_ln28_5_fu_681   |    0    |    0    |    2    |
|          |   or_ln28_6_fu_699   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    and_ln28_fu_397   |    0    |    0    |    2    |
|          |   and_ln28_1_fu_520  |    0    |    0    |    2    |
|          |   and_ln28_2_fu_526  |    0    |    0    |    2    |
|    and   |   and_ln28_3_fu_612  |    0    |    0    |    2    |
|          |   and_ln28_4_fu_618  |    0    |    0    |    2    |
|          |   and_ln28_5_fu_705  |    0    |    0    |    2    |
|          |   and_ln28_6_fu_711  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln13_fu_248   |    0    |    0    |    0    |
|          |  zext_ln13_1_fu_252  |    0    |    0    |    0    |
|          |   zext_ln28_fu_300   |    0    |    0    |    0    |
|          |  zext_ln28_1_fu_346  |    0    |    0    |    0    |
|   zext   |   zext_ln35_fu_351   |    0    |    0    |    0    |
|          |  zext_ln28_2_fu_416  |    0    |    0    |    0    |
|          |  zext_ln28_3_fu_434  |    0    |    0    |    0    |
|          |  zext_ln28_4_fu_443  |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_733  |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_742  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_292    |    0    |    0    |    0    |
|          |     tmp_13_fu_314    |    0    |    0    |    0    |
|bitconcatenate|     tmp_15_fu_338    |    0    |    0    |    0    |
|          |     tmp_16_fu_426    |    0    |    0    |    0    |
|          |     tmp_17_fu_726    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln28_fu_310  |    0    |    0    |    0    |
|          |  trunc_ln28_1_fu_375 |    0    |    0    |    0    |
|          |  trunc_ln28_2_fu_463 |    0    |    0    |    0    |
|   trunc  |  trunc_ln28_3_fu_480 |    0    |    0    |    0    |
|          |  trunc_ln28_4_fu_554 |    0    |    0    |    0    |
|          |  trunc_ln28_5_fu_572 |    0    |    0    |    0    |
|          |  trunc_ln28_6_fu_647 |    0    |    0    |    0    |
|          |  trunc_ln28_7_fu_665 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_14_fu_328    |    0    |    0    |    0    |
|          |     tmp_3_fu_365     |    0    |    0    |    0    |
|          |     tmp_5_fu_453     |    0    |    0    |    0    |
|partselect|     tmp_6_fu_470     |    0    |    0    |    0    |
|          |     tmp_8_fu_544     |    0    |    0    |    0    |
|          |     tmp_9_fu_562     |    0    |    0    |    0    |
|          |     tmp_10_fu_637    |    0    |    0    |    0    |
|          |     tmp_11_fu_655    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    0    |   264   |   1502  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln13_1_reg_770    |    9   |
|      add_ln13_reg_765     |    8   |
|      add_ln35_reg_808     |    8   |
|        c_0_reg_204        |    4   |
|         c_reg_788         |    4   |
|conv_1_out_0_addr_1_reg_825|   14   |
| conv_1_out_0_addr_reg_803 |   14   |
|conv_1_out_1_addr_1_reg_830|   14   |
| conv_1_out_1_addr_reg_813 |   14   |
|        f_0_reg_157        |    6   |
|         f_reg_750         |    6   |
|     icmp_ln13_reg_775     |    1   |
|     icmp_ln16_reg_784     |    1   |
|      phi_mul1_reg_192     |    8   |
|      phi_mul_reg_180      |    9   |
|        r_0_reg_169        |    4   |
|         r_reg_779         |    4   |
|    select_ln28_reg_818    |   32   |
|       shl_ln_reg_793      |    5   |
|    zext_ln13_1_reg_760    |   15   |
|     zext_ln13_reg_755     |   14   |
|    zext_ln28_1_reg_798    |   64   |
+---------------------------+--------+
|           Total           |   258  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_101 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_101 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
|    f_0_reg_157    |  p0  |   2  |   6  |   12   ||    9    |
|  phi_mul_reg_180  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul1_reg_192 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  ||  12.383 ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   264  |  1502  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   63   |
|  Register |    -   |    -   |   258  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   522  |  1565  |
+-----------+--------+--------+--------+--------+
