Release 13.4 - xst O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: cache_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cache_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cache_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : cache_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Area
Optimization Effort                : 2
Keep Hierarchy                     : No
Netlist Hierarchy                  : Rebuilt
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : NO
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/asazeez/COE758/project/project1/sdram_controller.vhd" in Library work.
Architecture behavioral of Entity sdram_controller is up to date.
Compiling vhdl file "/home/student2/asazeez/COE758/project/project1/ipcore_dir/bram.vhd" in Library work.
Architecture bram_a of Entity bram is up to date.
Compiling vhdl file "/home/student2/asazeez/COE758/project/project1/CPU_gen.vhd" in Library work.
Architecture behavioral of Entity cpu_gen is up to date.
Compiling vhdl file "/home/student2/asazeez/COE758/project/project1/ipcore_dir/icon.vhd" in Library work.
Architecture icon_a of Entity icon is up to date.
Compiling vhdl file "/home/student2/asazeez/COE758/project/project1/ipcore_dir/ila.vhd" in Library work.
Architecture ila_a of Entity ila is up to date.
Compiling vhdl file "/home/student2/asazeez/COE758/project/project1/cache_controller.vhd" in Library work.
Entity <cache_controller> compiled.
Entity <cache_controller> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cache_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <sdram_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CPU_gen> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cache_controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:2211 - "/home/student2/asazeez/COE758/project/project1/cache_controller.vhd" line 152: Instantiating black box module <bram>.
WARNING:Xst:2211 - "/home/student2/asazeez/COE758/project/project1/cache_controller.vhd" line 171: Instantiating black box module <icon>.
WARNING:Xst:2211 - "/home/student2/asazeez/COE758/project/project1/cache_controller.vhd" line 174: Instantiating black box module <ila>.
Entity <cache_controller> analyzed. Unit <cache_controller> generated.

Analyzing Entity <sdram_controller> in library <work> (Architecture <behavioral>).
WARNING:Xst:790 - "/home/student2/asazeez/COE758/project/project1/sdram_controller.vhd" line 52: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sdram_block> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/home/student2/asazeez/COE758/project/project1/sdram_controller.vhd" line 54: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <sdram_block> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Entity <sdram_controller> analyzed. Unit <sdram_controller> generated.

Analyzing Entity <CPU_gen> in library <work> (Architecture <behavioral>).
Entity <CPU_gen> analyzed. Unit <CPU_gen> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sdram_controller>.
    Related source file is "/home/student2/asazeez/COE758/project/project1/sdram_controller.vhd".
WARNING:Xst:647 - Input <addr<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 257x8-bit single-port RAM <Mram_sdram_block> for signal <sdram_block>.
    Found 8-bit register for signal <dout>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <sdram_controller> synthesized.


Synthesizing Unit <CPU_gen>.
    Related source file is "/home/student2/asazeez/COE758/project/project1/CPU_gen.vhd".
    Found finite state machine <FSM_0> for signal <st1>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 7                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8x25-bit ROM for signal <patOut>.
WARNING:Xst:737 - Found 1-bit latch for signal <updPat>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <cs>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit up counter for signal <patCtrl>.
    Found 1-bit register for signal <rReg1>.
    Found 1-bit register for signal <rReg2>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <CPU_gen> synthesized.


Synthesizing Unit <cache_controller>.
    Related source file is "/home/student2/asazeez/COE758/project/project1/cache_controller.vhd".
WARNING:Xst:1306 - Output <CS> is never assigned.
WARNING:Xst:653 - Signal <trig> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
WARNING:Xst:1780 - Signal <present_state> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <offset> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cpu_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <control1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <cache_tag> is used but never assigned. This sourceless signal will be automatically connected to value 00000000.
    Found 8x8-bit single-port RAM <Mram_tag_reg> for signal <tag_reg>.
    Found finite state machine <FSM_1> for signal <yfsm>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 11                                             |
    | Clock              | CLK_SRC                   (rising_edge)        |
    | Power Up State     | s1                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit register for signal <counter>.
    Found 32-bit adder for signal <counter$addsub0000>.
    Found 8-bit register for signal <cpu_dataIn>.
    Found 1-bit register for signal <cpu_rdy>.
    Found 8-bit register for signal <dirty>.
    Found 1-bit 8-to-1 multiplexer for signal <dirty$mux0000> created at line 199.
    Found 3-bit register for signal <index>.
    Found 32-bit register for signal <mm_offset>.
    Found 32-bit adder for signal <mm_offset$addsub0000>.
    Found 16-bit register for signal <sdram_address>.
    Found 8-bit register for signal <sdram_dataIn>.
    Found 1-bit register for signal <sdram_memstrb>.
    Found 1-bit register for signal <sdram_wr_rd_en>.
    Found 8-bit register for signal <sram_address>.
    Found 8-bit register for signal <sram_dataIn>.
    Found 1-bit register for signal <sram_wen<0>>.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <tag>.
    Found 8-bit register for signal <valid>.
    Found 1-bit 8-to-1 multiplexer for signal <valid$mux0000> created at line 195.
    Found 8-bit comparator equal for signal <yfsm$cmp_eq0000> created at line 195.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 RAM(s).
	inferred 146 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <cache_controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 257x8-bit single-port RAM                             : 1
 8x8-bit single-port RAM                               : 1
# ROMs                                                 : 1
 8x25-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 48
 1-bit register                                        : 38
 3-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 6
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <yfsm/FSM> on signal <yfsm[1:7]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 s1    | 0000001
 s2    | 0000010
 s3    | 0010000
 s4    | 0100000
 s6    | 0001000
 s7    | 0000100
 s0    | 1000000
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <big_cpu/st1/FSM> on signal <st1[1:6]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 000001
 001   | 000010
 010   | 000100
 011   | 001000
 100   | 010000
 101   | 100000
-------------------

Synthesizing (advanced) Unit <cache_controller>.
INFO:Xst:3225 - The RAM <Mram_tag_reg> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK_SRC>       | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK_SRC>       | rise     |
    |     addrB          | connected to signal <CPU_ADDR>      |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <cache_controller> synthesized (advanced).

Synthesizing (advanced) Unit <sdram_controller>.
INFO:Xst:3226 - The RAM <Mram_sdram_block> will be implemented as a BLOCK RAM, absorbing the following register(s): <dout>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 257-word x 8-bit                    |          |
    |     mode           | no-change                           |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     enA            | connected to signal <memstrb>       | high     |
    |     weA            | connected to signal <wr_rd>         | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to signal <din>           |          |
    |     doA            | connected to signal <dout>          |          |
    -----------------------------------------------------------------------
    | optimization       | area                                |          |
    -----------------------------------------------------------------------
Unit <sdram_controller> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# RAMs                                                 : 2
 257x8-bit single-port block RAM                       : 1
 8x8-bit dual-port block RAM                           : 1
# ROMs                                                 : 1
 8x25-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Counters                                             : 1
 3-bit up counter                                      : 1
# Registers                                            : 148
 Flip-Flops                                            : 148
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 8-bit comparator equal                                : 1
# Multiplexers                                         : 2
 1-bit 8-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <mm_offset_5> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_6> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_7> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_8> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_9> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_10> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_11> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_12> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_13> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_14> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_15> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_16> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_17> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_18> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_19> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_20> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_21> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_22> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_23> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_24> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_25> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_26> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_27> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_28> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_29> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_30> of sequential type is unconnected in block <cache_controller>.
WARNING:Xst:2677 - Node <mm_offset_31> of sequential type is unconnected in block <cache_controller>.

Optimizing unit <cache_controller> ...

Optimizing unit <CPU_gen> ...
WARNING:Xst:1710 - FF/Latch <index_2> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <index_0> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_7> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <tag_3> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_address_7> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sram_address_5> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valid_7> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valid_6> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valid_5> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valid_4> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_address_15> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valid_3> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <valid_1> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_address_7> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_address_11> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dirty_7> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdram_address_5> (without init value) has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dirty_6> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dirty_5> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dirty_4> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dirty_3> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <dirty_1> has a constant value of 0 in block <cache_controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<7>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<6>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<5>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<4>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<3>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<2>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<1>> driven by black box <bram>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <SRAM_DOUT<0>> driven by black box <bram>. Possible simulation mismatch.
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <tag_0> in Unit <cache_controller> is equivalent to the following FF/Latch, which will be removed : <tag_4> 
INFO:Xst:2261 - The FF/Latch <tag_1> in Unit <cache_controller> is equivalent to the following FF/Latch, which will be removed : <tag_5> 
INFO:Xst:2261 - The FF/Latch <tag_2> in Unit <cache_controller> is equivalent to the following FF/Latch, which will be removed : <tag_6> 
Found area constraint ratio of 100 (+ 5) on block cache_controller, actual ratio is 2.
FlipFlop sdram_wr_rd_en has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_memstrb has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_rdy has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_address_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop state_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop state_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop state_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop cpu_dataIn_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_address_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_address_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_address_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_address_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_address_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_address_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop big_cpu/patCtrl_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sram_dataIn_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop sdram_dataIn_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 161
 Flip-Flops                                            : 161

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cache_controller.ngr
Top Level Output File Name         : cache_controller
Output Format                      : NGC
Optimization Goal                  : Area
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 97

Cell Usage :
# BELS                             : 289
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 35
#      LUT2                        : 13
#      LUT3                        : 32
#      LUT4                        : 120
#      MUXCY                       : 43
#      MUXF5                       : 3
#      VCC                         : 1
#      XORCY                       : 37
# FlipFlops/Latches                : 163
#      FD                          : 85
#      FDE                         : 24
#      FDR                         : 2
#      FDS                         : 50
#      LD                          : 2
# RAMS                             : 2
#      RAMB16_S9                   : 1
#      RAMB16_S9_S9                : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 95
#      OBUF                        : 95
# Others                           : 3
#      bram                        : 1
#      icon                        : 1
#      ila                         : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      113  out of   4656     2%  
 Number of Slice Flip Flops:            114  out of   9312     1%  
 Number of 4 input LUTs:                203  out of   9312     2%  
 Number of IOs:                          97
 Number of bonded IOBs:                  96  out of    232    41%  
    IOB Flip Flops:                      49
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)  | Load  |
----------------------------------------------+------------------------+-------+
CLK_SRC                                       | BUFGP                  | 163   |
big_cpu/updPat_or0000(big_cpu/updPat_or0000:O)| NONE(*)(big_cpu/updPat)| 2     |
----------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 8.080ns (Maximum Frequency: 123.762MHz)
   Minimum input arrival time before clock: 1.531ns
   Maximum output required time after clock: 5.985ns
   Maximum combinational path delay: 3.668ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_SRC'
  Clock period: 8.080ns (frequency: 123.762MHz)
  Total number of paths / destination ports: 8311 / 244
-------------------------------------------------------------------------
Delay:               8.080ns (Levels of Logic = 12)
  Source:            counter_8 (FF)
  Destination:       sdram_address_10 (FF)
  Source Clock:      CLK_SRC rising
  Destination Clock: CLK_SRC rising

  Data Path: counter_8 to sdram_address_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.514   0.603  counter_8 (counter_8)
     LUT4:I0->O            1   0.612   0.000  yfsm_cmp_eq0001_wg_lut<0> (yfsm_cmp_eq0001_wg_lut<0>)
     MUXCY:S->O            1   0.404   0.000  yfsm_cmp_eq0001_wg_cy<0> (yfsm_cmp_eq0001_wg_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  yfsm_cmp_eq0001_wg_cy<1> (yfsm_cmp_eq0001_wg_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  yfsm_cmp_eq0001_wg_cy<2> (yfsm_cmp_eq0001_wg_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  yfsm_cmp_eq0001_wg_cy<3> (yfsm_cmp_eq0001_wg_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  yfsm_cmp_eq0001_wg_cy<4> (yfsm_cmp_eq0001_wg_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  yfsm_cmp_eq0001_wg_cy<5> (yfsm_cmp_eq0001_wg_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  yfsm_cmp_eq0001_wg_cy<6> (yfsm_cmp_eq0001_wg_cy<6>)
     MUXCY:CI->O          20   0.399   1.006  yfsm_cmp_eq0001_wg_cy<7> (yfsm_cmp_eq0001)
     LUT2:I1->O            2   0.612   0.383  sram_dataIn_mux0000<0>111 (N27)
     LUT4:I3->O           13   0.612   0.839  sdram_address_10_mux00001 (N15)
     LUT4:I3->O            2   0.612   0.380  sram_address_mux0000<2>_SW0 (N331)
     FDS:S                     0.795          sram_address_2
    ----------------------------------------
    Total                      8.080ns (4.869ns logic, 3.211ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_SRC'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              1.531ns (Levels of Logic = 1)
  Source:            sram:douta<0> (PAD)
  Destination:       cpu_dataIn_0 (FF)
  Destination Clock: CLK_SRC rising

  Data Path: sram:douta<0> to cpu_dataIn_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    bram:douta<0>          4   0.000   0.651  sram (SRAM_DOUT_0_OBUF)
     LUT4:I0->O            2   0.612   0.000  cpu_dataIn_mux0000<0>2 (cpu_dataIn_mux0000<0>)
     FD:D                      0.268          cpu_dataIn_0
    ----------------------------------------
    Total                      1.531ns (0.880ns logic, 0.651ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_SRC'
  Total number of paths / destination ports: 226 / 168
-------------------------------------------------------------------------
Offset:              5.985ns (Levels of Logic = 2)
  Source:            big_sdram/Mram_sdram_block (RAM)
  Destination:       SDRAM_DOUT<7> (PAD)
  Source Clock:      CLK_SRC rising

  Data Path: big_sdram/Mram_sdram_block to SDRAM_DOUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9:CLK->DO7    2   2.436   0.380  Mram_sdram_block (dout<7>)
     end scope: 'big_sdram'
     OBUF:I->O                 3.169          SDRAM_DOUT_7_OBUF (SDRAM_DOUT<7>)
    ----------------------------------------
    Total                      5.985ns (5.605ns logic, 0.380ns route)
                                       (93.7% logic, 6.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'big_cpu/updPat_or0000'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.968ns (Levels of Logic = 1)
  Source:            big_cpu/cs (LATCH)
  Destination:       sys_ila:DATA<17> (PAD)
  Source Clock:      big_cpu/updPat_or0000 falling

  Data Path: big_cpu/cs to sys_ila:DATA<17>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.588   0.380  cs (cs)
     end scope: 'big_cpu'
    ila:DATA<17>               0.000          sys_ila
    ----------------------------------------
    Total                      0.968ns (0.588ns logic, 0.380ns route)
                                       (60.7% logic, 39.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Delay:               3.668ns (Levels of Logic = 1)
  Source:            sram:douta<7> (PAD)
  Destination:       SRAM_DOUT<7> (PAD)

  Data Path: sram:douta<7> to SRAM_DOUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    bram:douta<7>          4   0.000   0.499  sram (SRAM_DOUT_7_OBUF)
     OBUF:I->O                 3.169          SRAM_DOUT_7_OBUF (SRAM_DOUT<7>)
    ----------------------------------------
    Total                      3.668ns (3.169ns logic, 0.499ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 4.83 secs
 
--> 


Total memory usage is 658272 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   72 (   0 filtered)
Number of infos    :   10 (   0 filtered)

