
stm32h7_ParallelConstantPi_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004310  081002a0  081002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  081045b0  081045b0  000145b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08104668  08104668  00014668  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0810466c  0810466c  0001466c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000078  10000000  08104670  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000050d4  10000078  081046e8  00020078  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  1000514c  081046e8  0002514c  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001a742  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000032ea  00000000  00000000  0003a7ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000014c0  00000000  00000000  0003dad8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001378  00000000  00000000  0003ef98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003acd7  00000000  00000000  00040310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000169f9  00000000  00000000  0007afe7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0018cb53  00000000  00000000  000919e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0021e533  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005a14  00000000  00000000  0021e584  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

081002a0 <__do_global_dtors_aux>:
 81002a0:	b510      	push	{r4, lr}
 81002a2:	4c05      	ldr	r4, [pc, #20]	; (81002b8 <__do_global_dtors_aux+0x18>)
 81002a4:	7823      	ldrb	r3, [r4, #0]
 81002a6:	b933      	cbnz	r3, 81002b6 <__do_global_dtors_aux+0x16>
 81002a8:	4b04      	ldr	r3, [pc, #16]	; (81002bc <__do_global_dtors_aux+0x1c>)
 81002aa:	b113      	cbz	r3, 81002b2 <__do_global_dtors_aux+0x12>
 81002ac:	4804      	ldr	r0, [pc, #16]	; (81002c0 <__do_global_dtors_aux+0x20>)
 81002ae:	f3af 8000 	nop.w
 81002b2:	2301      	movs	r3, #1
 81002b4:	7023      	strb	r3, [r4, #0]
 81002b6:	bd10      	pop	{r4, pc}
 81002b8:	10000078 	.word	0x10000078
 81002bc:	00000000 	.word	0x00000000
 81002c0:	08104598 	.word	0x08104598

081002c4 <frame_dummy>:
 81002c4:	b508      	push	{r3, lr}
 81002c6:	4b03      	ldr	r3, [pc, #12]	; (81002d4 <frame_dummy+0x10>)
 81002c8:	b11b      	cbz	r3, 81002d2 <frame_dummy+0xe>
 81002ca:	4903      	ldr	r1, [pc, #12]	; (81002d8 <frame_dummy+0x14>)
 81002cc:	4803      	ldr	r0, [pc, #12]	; (81002dc <frame_dummy+0x18>)
 81002ce:	f3af 8000 	nop.w
 81002d2:	bd08      	pop	{r3, pc}
 81002d4:	00000000 	.word	0x00000000
 81002d8:	1000007c 	.word	0x1000007c
 81002dc:	08104598 	.word	0x08104598

081002e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 81002e0:	b480      	push	{r7}
 81002e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 81002e4:	4b09      	ldr	r3, [pc, #36]	; (810030c <SystemInit+0x2c>)
 81002e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81002ea:	4a08      	ldr	r2, [pc, #32]	; (810030c <SystemInit+0x2c>)
 81002ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 81002f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 81002f4:	4b05      	ldr	r3, [pc, #20]	; (810030c <SystemInit+0x2c>)
 81002f6:	691b      	ldr	r3, [r3, #16]
 81002f8:	4a04      	ldr	r2, [pc, #16]	; (810030c <SystemInit+0x2c>)
 81002fa:	f043 0310 	orr.w	r3, r3, #16
 81002fe:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8100300:	bf00      	nop
 8100302:	46bd      	mov	sp, r7
 8100304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100308:	4770      	bx	lr
 810030a:	bf00      	nop
 810030c:	e000ed00 	.word	0xe000ed00

08100310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8100310:	b580      	push	{r7, lr}
 8100312:	b082      	sub	sp, #8
 8100314:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 8100316:	4b22      	ldr	r3, [pc, #136]	; (81003a0 <main+0x90>)
 8100318:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810031c:	4a20      	ldr	r2, [pc, #128]	; (81003a0 <main+0x90>)
 810031e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8100322:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100326:	4b1e      	ldr	r3, [pc, #120]	; (81003a0 <main+0x90>)
 8100328:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810032c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8100330:	607b      	str	r3, [r7, #4]
 8100332:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100334:	2001      	movs	r0, #1
 8100336:	f000 fd03 	bl	8100d40 <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 810033a:	f000 fd8d 	bl	8100e58 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810033e:	2201      	movs	r2, #1
 8100340:	2102      	movs	r1, #2
 8100342:	2000      	movs	r0, #0
 8100344:	f000 fd0e 	bl	8100d64 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100348:	4b16      	ldr	r3, [pc, #88]	; (81003a4 <main+0x94>)
 810034a:	681b      	ldr	r3, [r3, #0]
 810034c:	091b      	lsrs	r3, r3, #4
 810034e:	f003 030f 	and.w	r3, r3, #15
 8100352:	2b07      	cmp	r3, #7
 8100354:	d108      	bne.n	8100368 <main+0x58>
 8100356:	4b14      	ldr	r3, [pc, #80]	; (81003a8 <main+0x98>)
 8100358:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 810035c:	4a12      	ldr	r2, [pc, #72]	; (81003a8 <main+0x98>)
 810035e:	f043 0301 	orr.w	r3, r3, #1
 8100362:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100366:	e007      	b.n	8100378 <main+0x68>
 8100368:	4b0f      	ldr	r3, [pc, #60]	; (81003a8 <main+0x98>)
 810036a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810036e:	4a0e      	ldr	r2, [pc, #56]	; (81003a8 <main+0x98>)
 8100370:	f043 0301 	orr.w	r3, r3, #1
 8100374:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100378:	f000 f998 	bl	81006ac <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 810037c:	f000 f844 	bl	8100408 <MX_GPIO_Init>
  MX_TIM16_Init();
 8100380:	f000 f81a 	bl	81003b8 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8100384:	f001 fa8e 	bl	81018a4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8100388:	4a08      	ldr	r2, [pc, #32]	; (81003ac <main+0x9c>)
 810038a:	2100      	movs	r1, #0
 810038c:	4808      	ldr	r0, [pc, #32]	; (81003b0 <main+0xa0>)
 810038e:	f001 fad3 	bl	8101938 <osThreadNew>
 8100392:	4603      	mov	r3, r0
 8100394:	4a07      	ldr	r2, [pc, #28]	; (81003b4 <main+0xa4>)
 8100396:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8100398:	f001 faa8 	bl	81018ec <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 810039c:	e7fe      	b.n	810039c <main+0x8c>
 810039e:	bf00      	nop
 81003a0:	58024400 	.word	0x58024400
 81003a4:	e000ed00 	.word	0xe000ed00
 81003a8:	58026400 	.word	0x58026400
 81003ac:	081045e4 	.word	0x081045e4
 81003b0:	08100471 	.word	0x08100471
 81003b4:	100000e0 	.word	0x100000e0

081003b8 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 81003b8:	b580      	push	{r7, lr}
 81003ba:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 81003bc:	4b10      	ldr	r3, [pc, #64]	; (8100400 <MX_TIM16_Init+0x48>)
 81003be:	4a11      	ldr	r2, [pc, #68]	; (8100404 <MX_TIM16_Init+0x4c>)
 81003c0:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 81003c2:	4b0f      	ldr	r3, [pc, #60]	; (8100400 <MX_TIM16_Init+0x48>)
 81003c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81003c8:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 81003ca:	4b0d      	ldr	r3, [pc, #52]	; (8100400 <MX_TIM16_Init+0x48>)
 81003cc:	2200      	movs	r2, #0
 81003ce:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 81003d0:	4b0b      	ldr	r3, [pc, #44]	; (8100400 <MX_TIM16_Init+0x48>)
 81003d2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 81003d6:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 81003d8:	4b09      	ldr	r3, [pc, #36]	; (8100400 <MX_TIM16_Init+0x48>)
 81003da:	2200      	movs	r2, #0
 81003dc:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 81003de:	4b08      	ldr	r3, [pc, #32]	; (8100400 <MX_TIM16_Init+0x48>)
 81003e0:	2200      	movs	r2, #0
 81003e2:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 81003e4:	4b06      	ldr	r3, [pc, #24]	; (8100400 <MX_TIM16_Init+0x48>)
 81003e6:	2200      	movs	r2, #0
 81003e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 81003ea:	4805      	ldr	r0, [pc, #20]	; (8100400 <MX_TIM16_Init+0x48>)
 81003ec:	f000 ff46 	bl	810127c <HAL_TIM_Base_Init>
 81003f0:	4603      	mov	r3, r0
 81003f2:	2b00      	cmp	r3, #0
 81003f4:	d001      	beq.n	81003fa <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 81003f6:	f000 f85d 	bl	81004b4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 81003fa:	bf00      	nop
 81003fc:	bd80      	pop	{r7, pc}
 81003fe:	bf00      	nop
 8100400:	10000094 	.word	0x10000094
 8100404:	40014400 	.word	0x40014400

08100408 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100408:	b580      	push	{r7, lr}
 810040a:	b086      	sub	sp, #24
 810040c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810040e:	1d3b      	adds	r3, r7, #4
 8100410:	2200      	movs	r2, #0
 8100412:	601a      	str	r2, [r3, #0]
 8100414:	605a      	str	r2, [r3, #4]
 8100416:	609a      	str	r2, [r3, #8]
 8100418:	60da      	str	r2, [r3, #12]
 810041a:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 810041c:	4b12      	ldr	r3, [pc, #72]	; (8100468 <MX_GPIO_Init+0x60>)
 810041e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100422:	4a11      	ldr	r2, [pc, #68]	; (8100468 <MX_GPIO_Init+0x60>)
 8100424:	f043 0310 	orr.w	r3, r3, #16
 8100428:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810042c:	4b0e      	ldr	r3, [pc, #56]	; (8100468 <MX_GPIO_Init+0x60>)
 810042e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100432:	f003 0310 	and.w	r3, r3, #16
 8100436:	603b      	str	r3, [r7, #0]
 8100438:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 810043a:	2200      	movs	r2, #0
 810043c:	2102      	movs	r1, #2
 810043e:	480b      	ldr	r0, [pc, #44]	; (810046c <MX_GPIO_Init+0x64>)
 8100440:	f000 fc4a 	bl	8100cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8100444:	2302      	movs	r3, #2
 8100446:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100448:	2301      	movs	r3, #1
 810044a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810044c:	2300      	movs	r3, #0
 810044e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100450:	2300      	movs	r3, #0
 8100452:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8100454:	1d3b      	adds	r3, r7, #4
 8100456:	4619      	mov	r1, r3
 8100458:	4804      	ldr	r0, [pc, #16]	; (810046c <MX_GPIO_Init+0x64>)
 810045a:	f000 fa8d 	bl	8100978 <HAL_GPIO_Init>

}
 810045e:	bf00      	nop
 8100460:	3718      	adds	r7, #24
 8100462:	46bd      	mov	sp, r7
 8100464:	bd80      	pop	{r7, pc}
 8100466:	bf00      	nop
 8100468:	58024400 	.word	0x58024400
 810046c:	58021000 	.word	0x58021000

08100470 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8100470:	b580      	push	{r7, lr}
 8100472:	b082      	sub	sp, #8
 8100474:	af00      	add	r7, sp, #0
 8100476:	6078      	str	r0, [r7, #4]
//	xStreamBufferSend(*xStreamBuffer, &total_t, sizeof(total_t), HAL_MAX_DELAY);

	/* Infinite loop */
	for(;;)
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8100478:	2102      	movs	r1, #2
 810047a:	4804      	ldr	r0, [pc, #16]	; (810048c <StartDefaultTask+0x1c>)
 810047c:	f000 fc45 	bl	8100d0a <HAL_GPIO_TogglePin>
		osDelay(1000);
 8100480:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8100484:	f001 faeb 	bl	8101a5e <osDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8100488:	e7f6      	b.n	8100478 <StartDefaultTask+0x8>
 810048a:	bf00      	nop
 810048c:	58021000 	.word	0x58021000

08100490 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8100490:	b580      	push	{r7, lr}
 8100492:	b082      	sub	sp, #8
 8100494:	af00      	add	r7, sp, #0
 8100496:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8100498:	687b      	ldr	r3, [r7, #4]
 810049a:	681b      	ldr	r3, [r3, #0]
 810049c:	4a04      	ldr	r2, [pc, #16]	; (81004b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 810049e:	4293      	cmp	r3, r2
 81004a0:	d101      	bne.n	81004a6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 81004a2:	f000 f961 	bl	8100768 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 81004a6:	bf00      	nop
 81004a8:	3708      	adds	r7, #8
 81004aa:	46bd      	mov	sp, r7
 81004ac:	bd80      	pop	{r7, pc}
 81004ae:	bf00      	nop
 81004b0:	40001000 	.word	0x40001000

081004b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 81004b4:	b480      	push	{r7}
 81004b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 81004b8:	b672      	cpsid	i
}
 81004ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 81004bc:	e7fe      	b.n	81004bc <Error_Handler+0x8>
	...

081004c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 81004c0:	b580      	push	{r7, lr}
 81004c2:	b082      	sub	sp, #8
 81004c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 81004c6:	4b0c      	ldr	r3, [pc, #48]	; (81004f8 <HAL_MspInit+0x38>)
 81004c8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81004cc:	4a0a      	ldr	r2, [pc, #40]	; (81004f8 <HAL_MspInit+0x38>)
 81004ce:	f043 0302 	orr.w	r3, r3, #2
 81004d2:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 81004d6:	4b08      	ldr	r3, [pc, #32]	; (81004f8 <HAL_MspInit+0x38>)
 81004d8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 81004dc:	f003 0302 	and.w	r3, r3, #2
 81004e0:	607b      	str	r3, [r7, #4]
 81004e2:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 81004e4:	2200      	movs	r2, #0
 81004e6:	210f      	movs	r1, #15
 81004e8:	f06f 0001 	mvn.w	r0, #1
 81004ec:	f000 fa08 	bl	8100900 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 81004f0:	bf00      	nop
 81004f2:	3708      	adds	r7, #8
 81004f4:	46bd      	mov	sp, r7
 81004f6:	bd80      	pop	{r7, pc}
 81004f8:	58024400 	.word	0x58024400

081004fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 81004fc:	b480      	push	{r7}
 81004fe:	b085      	sub	sp, #20
 8100500:	af00      	add	r7, sp, #0
 8100502:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 8100504:	687b      	ldr	r3, [r7, #4]
 8100506:	681b      	ldr	r3, [r3, #0]
 8100508:	4a0b      	ldr	r2, [pc, #44]	; (8100538 <HAL_TIM_Base_MspInit+0x3c>)
 810050a:	4293      	cmp	r3, r2
 810050c:	d10e      	bne.n	810052c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 810050e:	4b0b      	ldr	r3, [pc, #44]	; (810053c <HAL_TIM_Base_MspInit+0x40>)
 8100510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8100514:	4a09      	ldr	r2, [pc, #36]	; (810053c <HAL_TIM_Base_MspInit+0x40>)
 8100516:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810051a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 810051e:	4b07      	ldr	r3, [pc, #28]	; (810053c <HAL_TIM_Base_MspInit+0x40>)
 8100520:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8100524:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100528:	60fb      	str	r3, [r7, #12]
 810052a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 810052c:	bf00      	nop
 810052e:	3714      	adds	r7, #20
 8100530:	46bd      	mov	sp, r7
 8100532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100536:	4770      	bx	lr
 8100538:	40014400 	.word	0x40014400
 810053c:	58024400 	.word	0x58024400

08100540 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8100540:	b580      	push	{r7, lr}
 8100542:	b090      	sub	sp, #64	; 0x40
 8100544:	af00      	add	r7, sp, #0
 8100546:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8100548:	687b      	ldr	r3, [r7, #4]
 810054a:	2b0f      	cmp	r3, #15
 810054c:	d827      	bhi.n	810059e <HAL_InitTick+0x5e>
  {
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0U);
 810054e:	2200      	movs	r2, #0
 8100550:	6879      	ldr	r1, [r7, #4]
 8100552:	2036      	movs	r0, #54	; 0x36
 8100554:	f000 f9d4 	bl	8100900 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8100558:	2036      	movs	r0, #54	; 0x36
 810055a:	f000 f9eb 	bl	8100934 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 810055e:	4a29      	ldr	r2, [pc, #164]	; (8100604 <HAL_InitTick+0xc4>)
 8100560:	687b      	ldr	r3, [r7, #4]
 8100562:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8100564:	4b28      	ldr	r3, [pc, #160]	; (8100608 <HAL_InitTick+0xc8>)
 8100566:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810056a:	4a27      	ldr	r2, [pc, #156]	; (8100608 <HAL_InitTick+0xc8>)
 810056c:	f043 0310 	orr.w	r3, r3, #16
 8100570:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8100574:	4b24      	ldr	r3, [pc, #144]	; (8100608 <HAL_InitTick+0xc8>)
 8100576:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 810057a:	f003 0310 	and.w	r3, r3, #16
 810057e:	60fb      	str	r3, [r7, #12]
 8100580:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8100582:	f107 0210 	add.w	r2, r7, #16
 8100586:	f107 0314 	add.w	r3, r7, #20
 810058a:	4611      	mov	r1, r2
 810058c:	4618      	mov	r0, r3
 810058e:	f000 fe33 	bl	81011f8 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8100592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8100594:	63bb      	str	r3, [r7, #56]	; 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8100596:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8100598:	2b00      	cmp	r3, #0
 810059a:	d106      	bne.n	81005aa <HAL_InitTick+0x6a>
 810059c:	e001      	b.n	81005a2 <HAL_InitTick+0x62>
    return HAL_ERROR;
 810059e:	2301      	movs	r3, #1
 81005a0:	e02b      	b.n	81005fa <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 81005a2:	f000 fe13 	bl	81011cc <HAL_RCC_GetPCLK1Freq>
 81005a6:	63f8      	str	r0, [r7, #60]	; 0x3c
 81005a8:	e004      	b.n	81005b4 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 81005aa:	f000 fe0f 	bl	81011cc <HAL_RCC_GetPCLK1Freq>
 81005ae:	4603      	mov	r3, r0
 81005b0:	005b      	lsls	r3, r3, #1
 81005b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 81005b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81005b6:	4a15      	ldr	r2, [pc, #84]	; (810060c <HAL_InitTick+0xcc>)
 81005b8:	fba2 2303 	umull	r2, r3, r2, r3
 81005bc:	0c9b      	lsrs	r3, r3, #18
 81005be:	3b01      	subs	r3, #1
 81005c0:	637b      	str	r3, [r7, #52]	; 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 81005c2:	4b13      	ldr	r3, [pc, #76]	; (8100610 <HAL_InitTick+0xd0>)
 81005c4:	4a13      	ldr	r2, [pc, #76]	; (8100614 <HAL_InitTick+0xd4>)
 81005c6:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 81005c8:	4b11      	ldr	r3, [pc, #68]	; (8100610 <HAL_InitTick+0xd0>)
 81005ca:	f240 32e7 	movw	r2, #999	; 0x3e7
 81005ce:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 81005d0:	4a0f      	ldr	r2, [pc, #60]	; (8100610 <HAL_InitTick+0xd0>)
 81005d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81005d4:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 81005d6:	4b0e      	ldr	r3, [pc, #56]	; (8100610 <HAL_InitTick+0xd0>)
 81005d8:	2200      	movs	r2, #0
 81005da:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 81005dc:	4b0c      	ldr	r3, [pc, #48]	; (8100610 <HAL_InitTick+0xd0>)
 81005de:	2200      	movs	r2, #0
 81005e0:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 81005e2:	480b      	ldr	r0, [pc, #44]	; (8100610 <HAL_InitTick+0xd0>)
 81005e4:	f000 fe4a 	bl	810127c <HAL_TIM_Base_Init>
 81005e8:	4603      	mov	r3, r0
 81005ea:	2b00      	cmp	r3, #0
 81005ec:	d104      	bne.n	81005f8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 81005ee:	4808      	ldr	r0, [pc, #32]	; (8100610 <HAL_InitTick+0xd0>)
 81005f0:	f000 fe9c 	bl	810132c <HAL_TIM_Base_Start_IT>
 81005f4:	4603      	mov	r3, r0
 81005f6:	e000      	b.n	81005fa <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 81005f8:	2301      	movs	r3, #1
}
 81005fa:	4618      	mov	r0, r3
 81005fc:	3740      	adds	r7, #64	; 0x40
 81005fe:	46bd      	mov	sp, r7
 8100600:	bd80      	pop	{r7, pc}
 8100602:	bf00      	nop
 8100604:	10000008 	.word	0x10000008
 8100608:	58024400 	.word	0x58024400
 810060c:	431bde83 	.word	0x431bde83
 8100610:	100000e4 	.word	0x100000e4
 8100614:	40001000 	.word	0x40001000

08100618 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8100618:	b480      	push	{r7}
 810061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 810061c:	e7fe      	b.n	810061c <NMI_Handler+0x4>

0810061e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 810061e:	b480      	push	{r7}
 8100620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8100622:	e7fe      	b.n	8100622 <HardFault_Handler+0x4>

08100624 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8100624:	b480      	push	{r7}
 8100626:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8100628:	e7fe      	b.n	8100628 <MemManage_Handler+0x4>

0810062a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 810062a:	b480      	push	{r7}
 810062c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 810062e:	e7fe      	b.n	810062e <BusFault_Handler+0x4>

08100630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8100630:	b480      	push	{r7}
 8100632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8100634:	e7fe      	b.n	8100634 <UsageFault_Handler+0x4>

08100636 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8100636:	b480      	push	{r7}
 8100638:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 810063a:	bf00      	nop
 810063c:	46bd      	mov	sp, r7
 810063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100642:	4770      	bx	lr

08100644 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8100644:	b580      	push	{r7, lr}
 8100646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8100648:	4802      	ldr	r0, [pc, #8]	; (8100654 <TIM6_DAC_IRQHandler+0x10>)
 810064a:	f000 fee7 	bl	810141c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 810064e:	bf00      	nop
 8100650:	bd80      	pop	{r7, pc}
 8100652:	bf00      	nop
 8100654:	100000e4 	.word	0x100000e4

08100658 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8100658:	f8df d034 	ldr.w	sp, [pc, #52]	; 8100690 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 810065c:	f7ff fe40 	bl	81002e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8100660:	480c      	ldr	r0, [pc, #48]	; (8100694 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8100662:	490d      	ldr	r1, [pc, #52]	; (8100698 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8100664:	4a0d      	ldr	r2, [pc, #52]	; (810069c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8100666:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8100668:	e002      	b.n	8100670 <LoopCopyDataInit>

0810066a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 810066a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 810066c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 810066e:	3304      	adds	r3, #4

08100670 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8100670:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8100672:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8100674:	d3f9      	bcc.n	810066a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8100676:	4a0a      	ldr	r2, [pc, #40]	; (81006a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8100678:	4c0a      	ldr	r4, [pc, #40]	; (81006a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 810067a:	2300      	movs	r3, #0
  b LoopFillZerobss
 810067c:	e001      	b.n	8100682 <LoopFillZerobss>

0810067e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 810067e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8100680:	3204      	adds	r2, #4

08100682 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8100682:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8100684:	d3fb      	bcc.n	810067e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8100686:	f003 fe89 	bl	810439c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 810068a:	f7ff fe41 	bl	8100310 <main>
  bx  lr
 810068e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8100690:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8100694:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8100698:	10000078 	.word	0x10000078
  ldr r2, =_sidata
 810069c:	08104670 	.word	0x08104670
  ldr r2, =_sbss
 81006a0:	10000078 	.word	0x10000078
  ldr r4, =_ebss
 81006a4:	1000514c 	.word	0x1000514c

081006a8 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 81006a8:	e7fe      	b.n	81006a8 <ADC3_IRQHandler>
	...

081006ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 81006ac:	b580      	push	{r7, lr}
 81006ae:	b082      	sub	sp, #8
 81006b0:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 81006b2:	4b28      	ldr	r3, [pc, #160]	; (8100754 <HAL_Init+0xa8>)
 81006b4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81006b8:	4a26      	ldr	r2, [pc, #152]	; (8100754 <HAL_Init+0xa8>)
 81006ba:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 81006be:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81006c2:	4b24      	ldr	r3, [pc, #144]	; (8100754 <HAL_Init+0xa8>)
 81006c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81006c8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81006cc:	603b      	str	r3, [r7, #0]
 81006ce:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 81006d0:	4b21      	ldr	r3, [pc, #132]	; (8100758 <HAL_Init+0xac>)
 81006d2:	681b      	ldr	r3, [r3, #0]
 81006d4:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 81006d8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 81006dc:	4a1e      	ldr	r2, [pc, #120]	; (8100758 <HAL_Init+0xac>)
 81006de:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 81006e2:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 81006e4:	4b1c      	ldr	r3, [pc, #112]	; (8100758 <HAL_Init+0xac>)
 81006e6:	681b      	ldr	r3, [r3, #0]
 81006e8:	4a1b      	ldr	r2, [pc, #108]	; (8100758 <HAL_Init+0xac>)
 81006ea:	f043 0301 	orr.w	r3, r3, #1
 81006ee:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 81006f0:	2003      	movs	r0, #3
 81006f2:	f000 f8fa 	bl	81008ea <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 81006f6:	f000 fbbd 	bl	8100e74 <HAL_RCC_GetSysClockFreq>
 81006fa:	4602      	mov	r2, r0
 81006fc:	4b15      	ldr	r3, [pc, #84]	; (8100754 <HAL_Init+0xa8>)
 81006fe:	699b      	ldr	r3, [r3, #24]
 8100700:	0a1b      	lsrs	r3, r3, #8
 8100702:	f003 030f 	and.w	r3, r3, #15
 8100706:	4915      	ldr	r1, [pc, #84]	; (810075c <HAL_Init+0xb0>)
 8100708:	5ccb      	ldrb	r3, [r1, r3]
 810070a:	f003 031f 	and.w	r3, r3, #31
 810070e:	fa22 f303 	lsr.w	r3, r2, r3
 8100712:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8100714:	4b0f      	ldr	r3, [pc, #60]	; (8100754 <HAL_Init+0xa8>)
 8100716:	699b      	ldr	r3, [r3, #24]
 8100718:	f003 030f 	and.w	r3, r3, #15
 810071c:	4a0f      	ldr	r2, [pc, #60]	; (810075c <HAL_Init+0xb0>)
 810071e:	5cd3      	ldrb	r3, [r2, r3]
 8100720:	f003 031f 	and.w	r3, r3, #31
 8100724:	687a      	ldr	r2, [r7, #4]
 8100726:	fa22 f303 	lsr.w	r3, r2, r3
 810072a:	4a0d      	ldr	r2, [pc, #52]	; (8100760 <HAL_Init+0xb4>)
 810072c:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810072e:	4b0c      	ldr	r3, [pc, #48]	; (8100760 <HAL_Init+0xb4>)
 8100730:	681b      	ldr	r3, [r3, #0]
 8100732:	4a0c      	ldr	r2, [pc, #48]	; (8100764 <HAL_Init+0xb8>)
 8100734:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8100736:	200f      	movs	r0, #15
 8100738:	f7ff ff02 	bl	8100540 <HAL_InitTick>
 810073c:	4603      	mov	r3, r0
 810073e:	2b00      	cmp	r3, #0
 8100740:	d001      	beq.n	8100746 <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8100742:	2301      	movs	r3, #1
 8100744:	e002      	b.n	810074c <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8100746:	f7ff febb 	bl	81004c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 810074a:	2300      	movs	r3, #0
}
 810074c:	4618      	mov	r0, r3
 810074e:	3708      	adds	r7, #8
 8100750:	46bd      	mov	sp, r7
 8100752:	bd80      	pop	{r7, pc}
 8100754:	58024400 	.word	0x58024400
 8100758:	40024400 	.word	0x40024400
 810075c:	081045d4 	.word	0x081045d4
 8100760:	10000004 	.word	0x10000004
 8100764:	10000000 	.word	0x10000000

08100768 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8100768:	b480      	push	{r7}
 810076a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 810076c:	4b06      	ldr	r3, [pc, #24]	; (8100788 <HAL_IncTick+0x20>)
 810076e:	781b      	ldrb	r3, [r3, #0]
 8100770:	461a      	mov	r2, r3
 8100772:	4b06      	ldr	r3, [pc, #24]	; (810078c <HAL_IncTick+0x24>)
 8100774:	681b      	ldr	r3, [r3, #0]
 8100776:	4413      	add	r3, r2
 8100778:	4a04      	ldr	r2, [pc, #16]	; (810078c <HAL_IncTick+0x24>)
 810077a:	6013      	str	r3, [r2, #0]
}
 810077c:	bf00      	nop
 810077e:	46bd      	mov	sp, r7
 8100780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100784:	4770      	bx	lr
 8100786:	bf00      	nop
 8100788:	1000000c 	.word	0x1000000c
 810078c:	10000130 	.word	0x10000130

08100790 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8100790:	b480      	push	{r7}
 8100792:	b085      	sub	sp, #20
 8100794:	af00      	add	r7, sp, #0
 8100796:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8100798:	687b      	ldr	r3, [r7, #4]
 810079a:	f003 0307 	and.w	r3, r3, #7
 810079e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 81007a0:	4b0c      	ldr	r3, [pc, #48]	; (81007d4 <__NVIC_SetPriorityGrouping+0x44>)
 81007a2:	68db      	ldr	r3, [r3, #12]
 81007a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 81007a6:	68ba      	ldr	r2, [r7, #8]
 81007a8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 81007ac:	4013      	ands	r3, r2
 81007ae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 81007b0:	68fb      	ldr	r3, [r7, #12]
 81007b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 81007b4:	68bb      	ldr	r3, [r7, #8]
 81007b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 81007b8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 81007bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81007c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 81007c2:	4a04      	ldr	r2, [pc, #16]	; (81007d4 <__NVIC_SetPriorityGrouping+0x44>)
 81007c4:	68bb      	ldr	r3, [r7, #8]
 81007c6:	60d3      	str	r3, [r2, #12]
}
 81007c8:	bf00      	nop
 81007ca:	3714      	adds	r7, #20
 81007cc:	46bd      	mov	sp, r7
 81007ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007d2:	4770      	bx	lr
 81007d4:	e000ed00 	.word	0xe000ed00

081007d8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 81007d8:	b480      	push	{r7}
 81007da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 81007dc:	4b04      	ldr	r3, [pc, #16]	; (81007f0 <__NVIC_GetPriorityGrouping+0x18>)
 81007de:	68db      	ldr	r3, [r3, #12]
 81007e0:	0a1b      	lsrs	r3, r3, #8
 81007e2:	f003 0307 	and.w	r3, r3, #7
}
 81007e6:	4618      	mov	r0, r3
 81007e8:	46bd      	mov	sp, r7
 81007ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81007ee:	4770      	bx	lr
 81007f0:	e000ed00 	.word	0xe000ed00

081007f4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 81007f4:	b480      	push	{r7}
 81007f6:	b083      	sub	sp, #12
 81007f8:	af00      	add	r7, sp, #0
 81007fa:	4603      	mov	r3, r0
 81007fc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 81007fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100802:	2b00      	cmp	r3, #0
 8100804:	db0b      	blt.n	810081e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8100806:	88fb      	ldrh	r3, [r7, #6]
 8100808:	f003 021f 	and.w	r2, r3, #31
 810080c:	4907      	ldr	r1, [pc, #28]	; (810082c <__NVIC_EnableIRQ+0x38>)
 810080e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100812:	095b      	lsrs	r3, r3, #5
 8100814:	2001      	movs	r0, #1
 8100816:	fa00 f202 	lsl.w	r2, r0, r2
 810081a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 810081e:	bf00      	nop
 8100820:	370c      	adds	r7, #12
 8100822:	46bd      	mov	sp, r7
 8100824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100828:	4770      	bx	lr
 810082a:	bf00      	nop
 810082c:	e000e100 	.word	0xe000e100

08100830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8100830:	b480      	push	{r7}
 8100832:	b083      	sub	sp, #12
 8100834:	af00      	add	r7, sp, #0
 8100836:	4603      	mov	r3, r0
 8100838:	6039      	str	r1, [r7, #0]
 810083a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 810083c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100840:	2b00      	cmp	r3, #0
 8100842:	db0a      	blt.n	810085a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8100844:	683b      	ldr	r3, [r7, #0]
 8100846:	b2da      	uxtb	r2, r3
 8100848:	490c      	ldr	r1, [pc, #48]	; (810087c <__NVIC_SetPriority+0x4c>)
 810084a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810084e:	0112      	lsls	r2, r2, #4
 8100850:	b2d2      	uxtb	r2, r2
 8100852:	440b      	add	r3, r1
 8100854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8100858:	e00a      	b.n	8100870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 810085a:	683b      	ldr	r3, [r7, #0]
 810085c:	b2da      	uxtb	r2, r3
 810085e:	4908      	ldr	r1, [pc, #32]	; (8100880 <__NVIC_SetPriority+0x50>)
 8100860:	88fb      	ldrh	r3, [r7, #6]
 8100862:	f003 030f 	and.w	r3, r3, #15
 8100866:	3b04      	subs	r3, #4
 8100868:	0112      	lsls	r2, r2, #4
 810086a:	b2d2      	uxtb	r2, r2
 810086c:	440b      	add	r3, r1
 810086e:	761a      	strb	r2, [r3, #24]
}
 8100870:	bf00      	nop
 8100872:	370c      	adds	r7, #12
 8100874:	46bd      	mov	sp, r7
 8100876:	f85d 7b04 	ldr.w	r7, [sp], #4
 810087a:	4770      	bx	lr
 810087c:	e000e100 	.word	0xe000e100
 8100880:	e000ed00 	.word	0xe000ed00

08100884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100884:	b480      	push	{r7}
 8100886:	b089      	sub	sp, #36	; 0x24
 8100888:	af00      	add	r7, sp, #0
 810088a:	60f8      	str	r0, [r7, #12]
 810088c:	60b9      	str	r1, [r7, #8]
 810088e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8100890:	68fb      	ldr	r3, [r7, #12]
 8100892:	f003 0307 	and.w	r3, r3, #7
 8100896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8100898:	69fb      	ldr	r3, [r7, #28]
 810089a:	f1c3 0307 	rsb	r3, r3, #7
 810089e:	2b04      	cmp	r3, #4
 81008a0:	bf28      	it	cs
 81008a2:	2304      	movcs	r3, #4
 81008a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 81008a6:	69fb      	ldr	r3, [r7, #28]
 81008a8:	3304      	adds	r3, #4
 81008aa:	2b06      	cmp	r3, #6
 81008ac:	d902      	bls.n	81008b4 <NVIC_EncodePriority+0x30>
 81008ae:	69fb      	ldr	r3, [r7, #28]
 81008b0:	3b03      	subs	r3, #3
 81008b2:	e000      	b.n	81008b6 <NVIC_EncodePriority+0x32>
 81008b4:	2300      	movs	r3, #0
 81008b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81008b8:	f04f 32ff 	mov.w	r2, #4294967295
 81008bc:	69bb      	ldr	r3, [r7, #24]
 81008be:	fa02 f303 	lsl.w	r3, r2, r3
 81008c2:	43da      	mvns	r2, r3
 81008c4:	68bb      	ldr	r3, [r7, #8]
 81008c6:	401a      	ands	r2, r3
 81008c8:	697b      	ldr	r3, [r7, #20]
 81008ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 81008cc:	f04f 31ff 	mov.w	r1, #4294967295
 81008d0:	697b      	ldr	r3, [r7, #20]
 81008d2:	fa01 f303 	lsl.w	r3, r1, r3
 81008d6:	43d9      	mvns	r1, r3
 81008d8:	687b      	ldr	r3, [r7, #4]
 81008da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 81008dc:	4313      	orrs	r3, r2
         );
}
 81008de:	4618      	mov	r0, r3
 81008e0:	3724      	adds	r7, #36	; 0x24
 81008e2:	46bd      	mov	sp, r7
 81008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81008e8:	4770      	bx	lr

081008ea <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 81008ea:	b580      	push	{r7, lr}
 81008ec:	b082      	sub	sp, #8
 81008ee:	af00      	add	r7, sp, #0
 81008f0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 81008f2:	6878      	ldr	r0, [r7, #4]
 81008f4:	f7ff ff4c 	bl	8100790 <__NVIC_SetPriorityGrouping>
}
 81008f8:	bf00      	nop
 81008fa:	3708      	adds	r7, #8
 81008fc:	46bd      	mov	sp, r7
 81008fe:	bd80      	pop	{r7, pc}

08100900 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8100900:	b580      	push	{r7, lr}
 8100902:	b086      	sub	sp, #24
 8100904:	af00      	add	r7, sp, #0
 8100906:	4603      	mov	r3, r0
 8100908:	60b9      	str	r1, [r7, #8]
 810090a:	607a      	str	r2, [r7, #4]
 810090c:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 810090e:	f7ff ff63 	bl	81007d8 <__NVIC_GetPriorityGrouping>
 8100912:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8100914:	687a      	ldr	r2, [r7, #4]
 8100916:	68b9      	ldr	r1, [r7, #8]
 8100918:	6978      	ldr	r0, [r7, #20]
 810091a:	f7ff ffb3 	bl	8100884 <NVIC_EncodePriority>
 810091e:	4602      	mov	r2, r0
 8100920:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8100924:	4611      	mov	r1, r2
 8100926:	4618      	mov	r0, r3
 8100928:	f7ff ff82 	bl	8100830 <__NVIC_SetPriority>
}
 810092c:	bf00      	nop
 810092e:	3718      	adds	r7, #24
 8100930:	46bd      	mov	sp, r7
 8100932:	bd80      	pop	{r7, pc}

08100934 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8100934:	b580      	push	{r7, lr}
 8100936:	b082      	sub	sp, #8
 8100938:	af00      	add	r7, sp, #0
 810093a:	4603      	mov	r3, r0
 810093c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 810093e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8100942:	4618      	mov	r0, r3
 8100944:	f7ff ff56 	bl	81007f4 <__NVIC_EnableIRQ>
}
 8100948:	bf00      	nop
 810094a:	3708      	adds	r7, #8
 810094c:	46bd      	mov	sp, r7
 810094e:	bd80      	pop	{r7, pc}

08100950 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8100950:	b480      	push	{r7}
 8100952:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8100954:	4b07      	ldr	r3, [pc, #28]	; (8100974 <HAL_GetCurrentCPUID+0x24>)
 8100956:	681b      	ldr	r3, [r3, #0]
 8100958:	091b      	lsrs	r3, r3, #4
 810095a:	f003 030f 	and.w	r3, r3, #15
 810095e:	2b07      	cmp	r3, #7
 8100960:	d101      	bne.n	8100966 <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8100962:	2303      	movs	r3, #3
 8100964:	e000      	b.n	8100968 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8100966:	2301      	movs	r3, #1
  }
}
 8100968:	4618      	mov	r0, r3
 810096a:	46bd      	mov	sp, r7
 810096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100970:	4770      	bx	lr
 8100972:	bf00      	nop
 8100974:	e000ed00 	.word	0xe000ed00

08100978 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8100978:	b480      	push	{r7}
 810097a:	b089      	sub	sp, #36	; 0x24
 810097c:	af00      	add	r7, sp, #0
 810097e:	6078      	str	r0, [r7, #4]
 8100980:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8100982:	2300      	movs	r3, #0
 8100984:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8100986:	4b89      	ldr	r3, [pc, #548]	; (8100bac <HAL_GPIO_Init+0x234>)
 8100988:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 810098a:	e194      	b.n	8100cb6 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 810098c:	683b      	ldr	r3, [r7, #0]
 810098e:	681a      	ldr	r2, [r3, #0]
 8100990:	2101      	movs	r1, #1
 8100992:	69fb      	ldr	r3, [r7, #28]
 8100994:	fa01 f303 	lsl.w	r3, r1, r3
 8100998:	4013      	ands	r3, r2
 810099a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 810099c:	693b      	ldr	r3, [r7, #16]
 810099e:	2b00      	cmp	r3, #0
 81009a0:	f000 8186 	beq.w	8100cb0 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 81009a4:	683b      	ldr	r3, [r7, #0]
 81009a6:	685b      	ldr	r3, [r3, #4]
 81009a8:	f003 0303 	and.w	r3, r3, #3
 81009ac:	2b01      	cmp	r3, #1
 81009ae:	d005      	beq.n	81009bc <HAL_GPIO_Init+0x44>
 81009b0:	683b      	ldr	r3, [r7, #0]
 81009b2:	685b      	ldr	r3, [r3, #4]
 81009b4:	f003 0303 	and.w	r3, r3, #3
 81009b8:	2b02      	cmp	r3, #2
 81009ba:	d130      	bne.n	8100a1e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 81009bc:	687b      	ldr	r3, [r7, #4]
 81009be:	689b      	ldr	r3, [r3, #8]
 81009c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 81009c2:	69fb      	ldr	r3, [r7, #28]
 81009c4:	005b      	lsls	r3, r3, #1
 81009c6:	2203      	movs	r2, #3
 81009c8:	fa02 f303 	lsl.w	r3, r2, r3
 81009cc:	43db      	mvns	r3, r3
 81009ce:	69ba      	ldr	r2, [r7, #24]
 81009d0:	4013      	ands	r3, r2
 81009d2:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 81009d4:	683b      	ldr	r3, [r7, #0]
 81009d6:	68da      	ldr	r2, [r3, #12]
 81009d8:	69fb      	ldr	r3, [r7, #28]
 81009da:	005b      	lsls	r3, r3, #1
 81009dc:	fa02 f303 	lsl.w	r3, r2, r3
 81009e0:	69ba      	ldr	r2, [r7, #24]
 81009e2:	4313      	orrs	r3, r2
 81009e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 81009e6:	687b      	ldr	r3, [r7, #4]
 81009e8:	69ba      	ldr	r2, [r7, #24]
 81009ea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 81009ec:	687b      	ldr	r3, [r7, #4]
 81009ee:	685b      	ldr	r3, [r3, #4]
 81009f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 81009f2:	2201      	movs	r2, #1
 81009f4:	69fb      	ldr	r3, [r7, #28]
 81009f6:	fa02 f303 	lsl.w	r3, r2, r3
 81009fa:	43db      	mvns	r3, r3
 81009fc:	69ba      	ldr	r2, [r7, #24]
 81009fe:	4013      	ands	r3, r2
 8100a00:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8100a02:	683b      	ldr	r3, [r7, #0]
 8100a04:	685b      	ldr	r3, [r3, #4]
 8100a06:	091b      	lsrs	r3, r3, #4
 8100a08:	f003 0201 	and.w	r2, r3, #1
 8100a0c:	69fb      	ldr	r3, [r7, #28]
 8100a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8100a12:	69ba      	ldr	r2, [r7, #24]
 8100a14:	4313      	orrs	r3, r2
 8100a16:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8100a18:	687b      	ldr	r3, [r7, #4]
 8100a1a:	69ba      	ldr	r2, [r7, #24]
 8100a1c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8100a1e:	683b      	ldr	r3, [r7, #0]
 8100a20:	685b      	ldr	r3, [r3, #4]
 8100a22:	f003 0303 	and.w	r3, r3, #3
 8100a26:	2b03      	cmp	r3, #3
 8100a28:	d017      	beq.n	8100a5a <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8100a2a:	687b      	ldr	r3, [r7, #4]
 8100a2c:	68db      	ldr	r3, [r3, #12]
 8100a2e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8100a30:	69fb      	ldr	r3, [r7, #28]
 8100a32:	005b      	lsls	r3, r3, #1
 8100a34:	2203      	movs	r2, #3
 8100a36:	fa02 f303 	lsl.w	r3, r2, r3
 8100a3a:	43db      	mvns	r3, r3
 8100a3c:	69ba      	ldr	r2, [r7, #24]
 8100a3e:	4013      	ands	r3, r2
 8100a40:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8100a42:	683b      	ldr	r3, [r7, #0]
 8100a44:	689a      	ldr	r2, [r3, #8]
 8100a46:	69fb      	ldr	r3, [r7, #28]
 8100a48:	005b      	lsls	r3, r3, #1
 8100a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8100a4e:	69ba      	ldr	r2, [r7, #24]
 8100a50:	4313      	orrs	r3, r2
 8100a52:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8100a54:	687b      	ldr	r3, [r7, #4]
 8100a56:	69ba      	ldr	r2, [r7, #24]
 8100a58:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8100a5a:	683b      	ldr	r3, [r7, #0]
 8100a5c:	685b      	ldr	r3, [r3, #4]
 8100a5e:	f003 0303 	and.w	r3, r3, #3
 8100a62:	2b02      	cmp	r3, #2
 8100a64:	d123      	bne.n	8100aae <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8100a66:	69fb      	ldr	r3, [r7, #28]
 8100a68:	08da      	lsrs	r2, r3, #3
 8100a6a:	687b      	ldr	r3, [r7, #4]
 8100a6c:	3208      	adds	r2, #8
 8100a6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8100a72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8100a74:	69fb      	ldr	r3, [r7, #28]
 8100a76:	f003 0307 	and.w	r3, r3, #7
 8100a7a:	009b      	lsls	r3, r3, #2
 8100a7c:	220f      	movs	r2, #15
 8100a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8100a82:	43db      	mvns	r3, r3
 8100a84:	69ba      	ldr	r2, [r7, #24]
 8100a86:	4013      	ands	r3, r2
 8100a88:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8100a8a:	683b      	ldr	r3, [r7, #0]
 8100a8c:	691a      	ldr	r2, [r3, #16]
 8100a8e:	69fb      	ldr	r3, [r7, #28]
 8100a90:	f003 0307 	and.w	r3, r3, #7
 8100a94:	009b      	lsls	r3, r3, #2
 8100a96:	fa02 f303 	lsl.w	r3, r2, r3
 8100a9a:	69ba      	ldr	r2, [r7, #24]
 8100a9c:	4313      	orrs	r3, r2
 8100a9e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8100aa0:	69fb      	ldr	r3, [r7, #28]
 8100aa2:	08da      	lsrs	r2, r3, #3
 8100aa4:	687b      	ldr	r3, [r7, #4]
 8100aa6:	3208      	adds	r2, #8
 8100aa8:	69b9      	ldr	r1, [r7, #24]
 8100aaa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8100aae:	687b      	ldr	r3, [r7, #4]
 8100ab0:	681b      	ldr	r3, [r3, #0]
 8100ab2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8100ab4:	69fb      	ldr	r3, [r7, #28]
 8100ab6:	005b      	lsls	r3, r3, #1
 8100ab8:	2203      	movs	r2, #3
 8100aba:	fa02 f303 	lsl.w	r3, r2, r3
 8100abe:	43db      	mvns	r3, r3
 8100ac0:	69ba      	ldr	r2, [r7, #24]
 8100ac2:	4013      	ands	r3, r2
 8100ac4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8100ac6:	683b      	ldr	r3, [r7, #0]
 8100ac8:	685b      	ldr	r3, [r3, #4]
 8100aca:	f003 0203 	and.w	r2, r3, #3
 8100ace:	69fb      	ldr	r3, [r7, #28]
 8100ad0:	005b      	lsls	r3, r3, #1
 8100ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8100ad6:	69ba      	ldr	r2, [r7, #24]
 8100ad8:	4313      	orrs	r3, r2
 8100ada:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8100adc:	687b      	ldr	r3, [r7, #4]
 8100ade:	69ba      	ldr	r2, [r7, #24]
 8100ae0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8100ae2:	683b      	ldr	r3, [r7, #0]
 8100ae4:	685b      	ldr	r3, [r3, #4]
 8100ae6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8100aea:	2b00      	cmp	r3, #0
 8100aec:	f000 80e0 	beq.w	8100cb0 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100af0:	4b2f      	ldr	r3, [pc, #188]	; (8100bb0 <HAL_GPIO_Init+0x238>)
 8100af2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100af6:	4a2e      	ldr	r2, [pc, #184]	; (8100bb0 <HAL_GPIO_Init+0x238>)
 8100af8:	f043 0302 	orr.w	r3, r3, #2
 8100afc:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100b00:	4b2b      	ldr	r3, [pc, #172]	; (8100bb0 <HAL_GPIO_Init+0x238>)
 8100b02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100b06:	f003 0302 	and.w	r3, r3, #2
 8100b0a:	60fb      	str	r3, [r7, #12]
 8100b0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8100b0e:	4a29      	ldr	r2, [pc, #164]	; (8100bb4 <HAL_GPIO_Init+0x23c>)
 8100b10:	69fb      	ldr	r3, [r7, #28]
 8100b12:	089b      	lsrs	r3, r3, #2
 8100b14:	3302      	adds	r3, #2
 8100b16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8100b1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8100b1c:	69fb      	ldr	r3, [r7, #28]
 8100b1e:	f003 0303 	and.w	r3, r3, #3
 8100b22:	009b      	lsls	r3, r3, #2
 8100b24:	220f      	movs	r2, #15
 8100b26:	fa02 f303 	lsl.w	r3, r2, r3
 8100b2a:	43db      	mvns	r3, r3
 8100b2c:	69ba      	ldr	r2, [r7, #24]
 8100b2e:	4013      	ands	r3, r2
 8100b30:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8100b32:	687b      	ldr	r3, [r7, #4]
 8100b34:	4a20      	ldr	r2, [pc, #128]	; (8100bb8 <HAL_GPIO_Init+0x240>)
 8100b36:	4293      	cmp	r3, r2
 8100b38:	d052      	beq.n	8100be0 <HAL_GPIO_Init+0x268>
 8100b3a:	687b      	ldr	r3, [r7, #4]
 8100b3c:	4a1f      	ldr	r2, [pc, #124]	; (8100bbc <HAL_GPIO_Init+0x244>)
 8100b3e:	4293      	cmp	r3, r2
 8100b40:	d031      	beq.n	8100ba6 <HAL_GPIO_Init+0x22e>
 8100b42:	687b      	ldr	r3, [r7, #4]
 8100b44:	4a1e      	ldr	r2, [pc, #120]	; (8100bc0 <HAL_GPIO_Init+0x248>)
 8100b46:	4293      	cmp	r3, r2
 8100b48:	d02b      	beq.n	8100ba2 <HAL_GPIO_Init+0x22a>
 8100b4a:	687b      	ldr	r3, [r7, #4]
 8100b4c:	4a1d      	ldr	r2, [pc, #116]	; (8100bc4 <HAL_GPIO_Init+0x24c>)
 8100b4e:	4293      	cmp	r3, r2
 8100b50:	d025      	beq.n	8100b9e <HAL_GPIO_Init+0x226>
 8100b52:	687b      	ldr	r3, [r7, #4]
 8100b54:	4a1c      	ldr	r2, [pc, #112]	; (8100bc8 <HAL_GPIO_Init+0x250>)
 8100b56:	4293      	cmp	r3, r2
 8100b58:	d01f      	beq.n	8100b9a <HAL_GPIO_Init+0x222>
 8100b5a:	687b      	ldr	r3, [r7, #4]
 8100b5c:	4a1b      	ldr	r2, [pc, #108]	; (8100bcc <HAL_GPIO_Init+0x254>)
 8100b5e:	4293      	cmp	r3, r2
 8100b60:	d019      	beq.n	8100b96 <HAL_GPIO_Init+0x21e>
 8100b62:	687b      	ldr	r3, [r7, #4]
 8100b64:	4a1a      	ldr	r2, [pc, #104]	; (8100bd0 <HAL_GPIO_Init+0x258>)
 8100b66:	4293      	cmp	r3, r2
 8100b68:	d013      	beq.n	8100b92 <HAL_GPIO_Init+0x21a>
 8100b6a:	687b      	ldr	r3, [r7, #4]
 8100b6c:	4a19      	ldr	r2, [pc, #100]	; (8100bd4 <HAL_GPIO_Init+0x25c>)
 8100b6e:	4293      	cmp	r3, r2
 8100b70:	d00d      	beq.n	8100b8e <HAL_GPIO_Init+0x216>
 8100b72:	687b      	ldr	r3, [r7, #4]
 8100b74:	4a18      	ldr	r2, [pc, #96]	; (8100bd8 <HAL_GPIO_Init+0x260>)
 8100b76:	4293      	cmp	r3, r2
 8100b78:	d007      	beq.n	8100b8a <HAL_GPIO_Init+0x212>
 8100b7a:	687b      	ldr	r3, [r7, #4]
 8100b7c:	4a17      	ldr	r2, [pc, #92]	; (8100bdc <HAL_GPIO_Init+0x264>)
 8100b7e:	4293      	cmp	r3, r2
 8100b80:	d101      	bne.n	8100b86 <HAL_GPIO_Init+0x20e>
 8100b82:	2309      	movs	r3, #9
 8100b84:	e02d      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100b86:	230a      	movs	r3, #10
 8100b88:	e02b      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100b8a:	2308      	movs	r3, #8
 8100b8c:	e029      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100b8e:	2307      	movs	r3, #7
 8100b90:	e027      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100b92:	2306      	movs	r3, #6
 8100b94:	e025      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100b96:	2305      	movs	r3, #5
 8100b98:	e023      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100b9a:	2304      	movs	r3, #4
 8100b9c:	e021      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100b9e:	2303      	movs	r3, #3
 8100ba0:	e01f      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100ba2:	2302      	movs	r3, #2
 8100ba4:	e01d      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100ba6:	2301      	movs	r3, #1
 8100ba8:	e01b      	b.n	8100be2 <HAL_GPIO_Init+0x26a>
 8100baa:	bf00      	nop
 8100bac:	580000c0 	.word	0x580000c0
 8100bb0:	58024400 	.word	0x58024400
 8100bb4:	58000400 	.word	0x58000400
 8100bb8:	58020000 	.word	0x58020000
 8100bbc:	58020400 	.word	0x58020400
 8100bc0:	58020800 	.word	0x58020800
 8100bc4:	58020c00 	.word	0x58020c00
 8100bc8:	58021000 	.word	0x58021000
 8100bcc:	58021400 	.word	0x58021400
 8100bd0:	58021800 	.word	0x58021800
 8100bd4:	58021c00 	.word	0x58021c00
 8100bd8:	58022000 	.word	0x58022000
 8100bdc:	58022400 	.word	0x58022400
 8100be0:	2300      	movs	r3, #0
 8100be2:	69fa      	ldr	r2, [r7, #28]
 8100be4:	f002 0203 	and.w	r2, r2, #3
 8100be8:	0092      	lsls	r2, r2, #2
 8100bea:	4093      	lsls	r3, r2
 8100bec:	69ba      	ldr	r2, [r7, #24]
 8100bee:	4313      	orrs	r3, r2
 8100bf0:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8100bf2:	4938      	ldr	r1, [pc, #224]	; (8100cd4 <HAL_GPIO_Init+0x35c>)
 8100bf4:	69fb      	ldr	r3, [r7, #28]
 8100bf6:	089b      	lsrs	r3, r3, #2
 8100bf8:	3302      	adds	r3, #2
 8100bfa:	69ba      	ldr	r2, [r7, #24]
 8100bfc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8100c00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100c04:	681b      	ldr	r3, [r3, #0]
 8100c06:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100c08:	693b      	ldr	r3, [r7, #16]
 8100c0a:	43db      	mvns	r3, r3
 8100c0c:	69ba      	ldr	r2, [r7, #24]
 8100c0e:	4013      	ands	r3, r2
 8100c10:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8100c12:	683b      	ldr	r3, [r7, #0]
 8100c14:	685b      	ldr	r3, [r3, #4]
 8100c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8100c1a:	2b00      	cmp	r3, #0
 8100c1c:	d003      	beq.n	8100c26 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8100c1e:	69ba      	ldr	r2, [r7, #24]
 8100c20:	693b      	ldr	r3, [r7, #16]
 8100c22:	4313      	orrs	r3, r2
 8100c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8100c26:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100c2a:	69bb      	ldr	r3, [r7, #24]
 8100c2c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8100c2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8100c32:	685b      	ldr	r3, [r3, #4]
 8100c34:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100c36:	693b      	ldr	r3, [r7, #16]
 8100c38:	43db      	mvns	r3, r3
 8100c3a:	69ba      	ldr	r2, [r7, #24]
 8100c3c:	4013      	ands	r3, r2
 8100c3e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8100c40:	683b      	ldr	r3, [r7, #0]
 8100c42:	685b      	ldr	r3, [r3, #4]
 8100c44:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8100c48:	2b00      	cmp	r3, #0
 8100c4a:	d003      	beq.n	8100c54 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8100c4c:	69ba      	ldr	r2, [r7, #24]
 8100c4e:	693b      	ldr	r3, [r7, #16]
 8100c50:	4313      	orrs	r3, r2
 8100c52:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8100c54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8100c58:	69bb      	ldr	r3, [r7, #24]
 8100c5a:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8100c5c:	697b      	ldr	r3, [r7, #20]
 8100c5e:	685b      	ldr	r3, [r3, #4]
 8100c60:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100c62:	693b      	ldr	r3, [r7, #16]
 8100c64:	43db      	mvns	r3, r3
 8100c66:	69ba      	ldr	r2, [r7, #24]
 8100c68:	4013      	ands	r3, r2
 8100c6a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8100c6c:	683b      	ldr	r3, [r7, #0]
 8100c6e:	685b      	ldr	r3, [r3, #4]
 8100c70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100c74:	2b00      	cmp	r3, #0
 8100c76:	d003      	beq.n	8100c80 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8100c78:	69ba      	ldr	r2, [r7, #24]
 8100c7a:	693b      	ldr	r3, [r7, #16]
 8100c7c:	4313      	orrs	r3, r2
 8100c7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8100c80:	697b      	ldr	r3, [r7, #20]
 8100c82:	69ba      	ldr	r2, [r7, #24]
 8100c84:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8100c86:	697b      	ldr	r3, [r7, #20]
 8100c88:	681b      	ldr	r3, [r3, #0]
 8100c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8100c8c:	693b      	ldr	r3, [r7, #16]
 8100c8e:	43db      	mvns	r3, r3
 8100c90:	69ba      	ldr	r2, [r7, #24]
 8100c92:	4013      	ands	r3, r2
 8100c94:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8100c96:	683b      	ldr	r3, [r7, #0]
 8100c98:	685b      	ldr	r3, [r3, #4]
 8100c9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8100c9e:	2b00      	cmp	r3, #0
 8100ca0:	d003      	beq.n	8100caa <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8100ca2:	69ba      	ldr	r2, [r7, #24]
 8100ca4:	693b      	ldr	r3, [r7, #16]
 8100ca6:	4313      	orrs	r3, r2
 8100ca8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8100caa:	697b      	ldr	r3, [r7, #20]
 8100cac:	69ba      	ldr	r2, [r7, #24]
 8100cae:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8100cb0:	69fb      	ldr	r3, [r7, #28]
 8100cb2:	3301      	adds	r3, #1
 8100cb4:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8100cb6:	683b      	ldr	r3, [r7, #0]
 8100cb8:	681a      	ldr	r2, [r3, #0]
 8100cba:	69fb      	ldr	r3, [r7, #28]
 8100cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8100cc0:	2b00      	cmp	r3, #0
 8100cc2:	f47f ae63 	bne.w	810098c <HAL_GPIO_Init+0x14>
  }
}
 8100cc6:	bf00      	nop
 8100cc8:	bf00      	nop
 8100cca:	3724      	adds	r7, #36	; 0x24
 8100ccc:	46bd      	mov	sp, r7
 8100cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100cd2:	4770      	bx	lr
 8100cd4:	58000400 	.word	0x58000400

08100cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8100cd8:	b480      	push	{r7}
 8100cda:	b083      	sub	sp, #12
 8100cdc:	af00      	add	r7, sp, #0
 8100cde:	6078      	str	r0, [r7, #4]
 8100ce0:	460b      	mov	r3, r1
 8100ce2:	807b      	strh	r3, [r7, #2]
 8100ce4:	4613      	mov	r3, r2
 8100ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8100ce8:	787b      	ldrb	r3, [r7, #1]
 8100cea:	2b00      	cmp	r3, #0
 8100cec:	d003      	beq.n	8100cf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8100cee:	887a      	ldrh	r2, [r7, #2]
 8100cf0:	687b      	ldr	r3, [r7, #4]
 8100cf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8100cf4:	e003      	b.n	8100cfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8100cf6:	887b      	ldrh	r3, [r7, #2]
 8100cf8:	041a      	lsls	r2, r3, #16
 8100cfa:	687b      	ldr	r3, [r7, #4]
 8100cfc:	619a      	str	r2, [r3, #24]
}
 8100cfe:	bf00      	nop
 8100d00:	370c      	adds	r7, #12
 8100d02:	46bd      	mov	sp, r7
 8100d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d08:	4770      	bx	lr

08100d0a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8100d0a:	b480      	push	{r7}
 8100d0c:	b085      	sub	sp, #20
 8100d0e:	af00      	add	r7, sp, #0
 8100d10:	6078      	str	r0, [r7, #4]
 8100d12:	460b      	mov	r3, r1
 8100d14:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8100d16:	687b      	ldr	r3, [r7, #4]
 8100d18:	695b      	ldr	r3, [r3, #20]
 8100d1a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8100d1c:	887a      	ldrh	r2, [r7, #2]
 8100d1e:	68fb      	ldr	r3, [r7, #12]
 8100d20:	4013      	ands	r3, r2
 8100d22:	041a      	lsls	r2, r3, #16
 8100d24:	68fb      	ldr	r3, [r7, #12]
 8100d26:	43d9      	mvns	r1, r3
 8100d28:	887b      	ldrh	r3, [r7, #2]
 8100d2a:	400b      	ands	r3, r1
 8100d2c:	431a      	orrs	r2, r3
 8100d2e:	687b      	ldr	r3, [r7, #4]
 8100d30:	619a      	str	r2, [r3, #24]
}
 8100d32:	bf00      	nop
 8100d34:	3714      	adds	r7, #20
 8100d36:	46bd      	mov	sp, r7
 8100d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d3c:	4770      	bx	lr
	...

08100d40 <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 8100d40:	b480      	push	{r7}
 8100d42:	b083      	sub	sp, #12
 8100d44:	af00      	add	r7, sp, #0
 8100d46:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8100d48:	4b05      	ldr	r3, [pc, #20]	; (8100d60 <HAL_HSEM_ActivateNotification+0x20>)
 8100d4a:	681a      	ldr	r2, [r3, #0]
 8100d4c:	4904      	ldr	r1, [pc, #16]	; (8100d60 <HAL_HSEM_ActivateNotification+0x20>)
 8100d4e:	687b      	ldr	r3, [r7, #4]
 8100d50:	4313      	orrs	r3, r2
 8100d52:	600b      	str	r3, [r1, #0]
#endif
}
 8100d54:	bf00      	nop
 8100d56:	370c      	adds	r7, #12
 8100d58:	46bd      	mov	sp, r7
 8100d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100d5e:	4770      	bx	lr
 8100d60:	58026510 	.word	0x58026510

08100d64 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8100d64:	b580      	push	{r7, lr}
 8100d66:	b084      	sub	sp, #16
 8100d68:	af00      	add	r7, sp, #0
 8100d6a:	60f8      	str	r0, [r7, #12]
 8100d6c:	460b      	mov	r3, r1
 8100d6e:	607a      	str	r2, [r7, #4]
 8100d70:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8100d72:	4b37      	ldr	r3, [pc, #220]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d74:	681b      	ldr	r3, [r3, #0]
 8100d76:	f023 0201 	bic.w	r2, r3, #1
 8100d7a:	4935      	ldr	r1, [pc, #212]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d7c:	68fb      	ldr	r3, [r7, #12]
 8100d7e:	4313      	orrs	r3, r2
 8100d80:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 8100d82:	687b      	ldr	r3, [r7, #4]
 8100d84:	2b00      	cmp	r3, #0
 8100d86:	d123      	bne.n	8100dd0 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 8100d88:	f7ff fde2 	bl	8100950 <HAL_GetCurrentCPUID>
 8100d8c:	4603      	mov	r3, r0
 8100d8e:	2b03      	cmp	r3, #3
 8100d90:	d158      	bne.n	8100e44 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 8100d92:	4b2f      	ldr	r3, [pc, #188]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d94:	691b      	ldr	r3, [r3, #16]
 8100d96:	4a2e      	ldr	r2, [pc, #184]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100d98:	f023 0301 	bic.w	r3, r3, #1
 8100d9c:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100d9e:	4b2d      	ldr	r3, [pc, #180]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100da0:	691b      	ldr	r3, [r3, #16]
 8100da2:	4a2c      	ldr	r2, [pc, #176]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100da4:	f043 0304 	orr.w	r3, r3, #4
 8100da8:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8100daa:	f3bf 8f4f 	dsb	sy
}
 8100dae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8100db0:	f3bf 8f6f 	isb	sy
}
 8100db4:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100db6:	7afb      	ldrb	r3, [r7, #11]
 8100db8:	2b01      	cmp	r3, #1
 8100dba:	d101      	bne.n	8100dc0 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8100dbc:	bf30      	wfi
 8100dbe:	e000      	b.n	8100dc2 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100dc0:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100dc2:	4b24      	ldr	r3, [pc, #144]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100dc4:	691b      	ldr	r3, [r3, #16]
 8100dc6:	4a23      	ldr	r2, [pc, #140]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100dc8:	f023 0304 	bic.w	r3, r3, #4
 8100dcc:	6113      	str	r3, [r2, #16]
 8100dce:	e03c      	b.n	8100e4a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 8100dd0:	687b      	ldr	r3, [r7, #4]
 8100dd2:	2b01      	cmp	r3, #1
 8100dd4:	d123      	bne.n	8100e1e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 8100dd6:	f7ff fdbb 	bl	8100950 <HAL_GetCurrentCPUID>
 8100dda:	4603      	mov	r3, r0
 8100ddc:	2b01      	cmp	r3, #1
 8100dde:	d133      	bne.n	8100e48 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8100de0:	4b1b      	ldr	r3, [pc, #108]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100de2:	695b      	ldr	r3, [r3, #20]
 8100de4:	4a1a      	ldr	r2, [pc, #104]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100de6:	f023 0302 	bic.w	r3, r3, #2
 8100dea:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100dec:	4b19      	ldr	r3, [pc, #100]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100dee:	691b      	ldr	r3, [r3, #16]
 8100df0:	4a18      	ldr	r2, [pc, #96]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100df2:	f043 0304 	orr.w	r3, r3, #4
 8100df6:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8100df8:	f3bf 8f4f 	dsb	sy
}
 8100dfc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8100dfe:	f3bf 8f6f 	isb	sy
}
 8100e02:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8100e04:	7afb      	ldrb	r3, [r7, #11]
 8100e06:	2b01      	cmp	r3, #1
 8100e08:	d101      	bne.n	8100e0e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 8100e0a:	bf30      	wfi
 8100e0c:	e000      	b.n	8100e10 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 8100e0e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8100e10:	4b10      	ldr	r3, [pc, #64]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100e12:	691b      	ldr	r3, [r3, #16]
 8100e14:	4a0f      	ldr	r2, [pc, #60]	; (8100e54 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8100e16:	f023 0304 	bic.w	r3, r3, #4
 8100e1a:	6113      	str	r3, [r2, #16]
 8100e1c:	e015      	b.n	8100e4a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8100e1e:	f7ff fd97 	bl	8100950 <HAL_GetCurrentCPUID>
 8100e22:	4603      	mov	r3, r0
 8100e24:	2b03      	cmp	r3, #3
 8100e26:	d106      	bne.n	8100e36 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8100e28:	4b09      	ldr	r3, [pc, #36]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100e2a:	691b      	ldr	r3, [r3, #16]
 8100e2c:	4a08      	ldr	r2, [pc, #32]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100e2e:	f023 0304 	bic.w	r3, r3, #4
 8100e32:	6113      	str	r3, [r2, #16]
 8100e34:	e009      	b.n	8100e4a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8100e36:	4b06      	ldr	r3, [pc, #24]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100e38:	695b      	ldr	r3, [r3, #20]
 8100e3a:	4a05      	ldr	r2, [pc, #20]	; (8100e50 <HAL_PWREx_EnterSTOPMode+0xec>)
 8100e3c:	f023 0304 	bic.w	r3, r3, #4
 8100e40:	6153      	str	r3, [r2, #20]
 8100e42:	e002      	b.n	8100e4a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8100e44:	bf00      	nop
 8100e46:	e000      	b.n	8100e4a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8100e48:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 8100e4a:	3710      	adds	r7, #16
 8100e4c:	46bd      	mov	sp, r7
 8100e4e:	bd80      	pop	{r7, pc}
 8100e50:	58024800 	.word	0x58024800
 8100e54:	e000ed00 	.word	0xe000ed00

08100e58 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8100e58:	b580      	push	{r7, lr}
 8100e5a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 8100e5c:	f7ff fd78 	bl	8100950 <HAL_GetCurrentCPUID>
 8100e60:	4603      	mov	r3, r0
 8100e62:	2b03      	cmp	r3, #3
 8100e64:	d101      	bne.n	8100e6a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8100e66:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8100e68:	e001      	b.n	8100e6e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 8100e6a:	bf40      	sev
    __WFE ();
 8100e6c:	bf20      	wfe
}
 8100e6e:	bf00      	nop
 8100e70:	bd80      	pop	{r7, pc}
	...

08100e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8100e74:	b480      	push	{r7}
 8100e76:	b089      	sub	sp, #36	; 0x24
 8100e78:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8100e7a:	4bb3      	ldr	r3, [pc, #716]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100e7c:	691b      	ldr	r3, [r3, #16]
 8100e7e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8100e82:	2b18      	cmp	r3, #24
 8100e84:	f200 8155 	bhi.w	8101132 <HAL_RCC_GetSysClockFreq+0x2be>
 8100e88:	a201      	add	r2, pc, #4	; (adr r2, 8100e90 <HAL_RCC_GetSysClockFreq+0x1c>)
 8100e8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8100e8e:	bf00      	nop
 8100e90:	08100ef5 	.word	0x08100ef5
 8100e94:	08101133 	.word	0x08101133
 8100e98:	08101133 	.word	0x08101133
 8100e9c:	08101133 	.word	0x08101133
 8100ea0:	08101133 	.word	0x08101133
 8100ea4:	08101133 	.word	0x08101133
 8100ea8:	08101133 	.word	0x08101133
 8100eac:	08101133 	.word	0x08101133
 8100eb0:	08100f1b 	.word	0x08100f1b
 8100eb4:	08101133 	.word	0x08101133
 8100eb8:	08101133 	.word	0x08101133
 8100ebc:	08101133 	.word	0x08101133
 8100ec0:	08101133 	.word	0x08101133
 8100ec4:	08101133 	.word	0x08101133
 8100ec8:	08101133 	.word	0x08101133
 8100ecc:	08101133 	.word	0x08101133
 8100ed0:	08100f21 	.word	0x08100f21
 8100ed4:	08101133 	.word	0x08101133
 8100ed8:	08101133 	.word	0x08101133
 8100edc:	08101133 	.word	0x08101133
 8100ee0:	08101133 	.word	0x08101133
 8100ee4:	08101133 	.word	0x08101133
 8100ee8:	08101133 	.word	0x08101133
 8100eec:	08101133 	.word	0x08101133
 8100ef0:	08100f27 	.word	0x08100f27
  {
  case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100ef4:	4b94      	ldr	r3, [pc, #592]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100ef6:	681b      	ldr	r3, [r3, #0]
 8100ef8:	f003 0320 	and.w	r3, r3, #32
 8100efc:	2b00      	cmp	r3, #0
 8100efe:	d009      	beq.n	8100f14 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8100f00:	4b91      	ldr	r3, [pc, #580]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f02:	681b      	ldr	r3, [r3, #0]
 8100f04:	08db      	lsrs	r3, r3, #3
 8100f06:	f003 0303 	and.w	r3, r3, #3
 8100f0a:	4a90      	ldr	r2, [pc, #576]	; (810114c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100f0c:	fa22 f303 	lsr.w	r3, r2, r3
 8100f10:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

    break;
 8100f12:	e111      	b.n	8101138 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8100f14:	4b8d      	ldr	r3, [pc, #564]	; (810114c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100f16:	61bb      	str	r3, [r7, #24]
    break;
 8100f18:	e10e      	b.n	8101138 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8100f1a:	4b8d      	ldr	r3, [pc, #564]	; (8101150 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8100f1c:	61bb      	str	r3, [r7, #24]
    break;
 8100f1e:	e10b      	b.n	8101138 <HAL_RCC_GetSysClockFreq+0x2c4>

  case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    sysclockfreq = HSE_VALUE;
 8100f20:	4b8c      	ldr	r3, [pc, #560]	; (8101154 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8100f22:	61bb      	str	r3, [r7, #24]
    break;
 8100f24:	e108      	b.n	8101138 <HAL_RCC_GetSysClockFreq+0x2c4>
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8100f26:	4b88      	ldr	r3, [pc, #544]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100f2a:	f003 0303 	and.w	r3, r3, #3
 8100f2e:	617b      	str	r3, [r7, #20]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8100f30:	4b85      	ldr	r3, [pc, #532]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8100f34:	091b      	lsrs	r3, r3, #4
 8100f36:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8100f3a:	613b      	str	r3, [r7, #16]
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8100f3c:	4b82      	ldr	r3, [pc, #520]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8100f40:	f003 0301 	and.w	r3, r3, #1
 8100f44:	60fb      	str	r3, [r7, #12]
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8100f46:	4b80      	ldr	r3, [pc, #512]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8100f4a:	08db      	lsrs	r3, r3, #3
 8100f4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8100f50:	68fa      	ldr	r2, [r7, #12]
 8100f52:	fb02 f303 	mul.w	r3, r2, r3
 8100f56:	ee07 3a90 	vmov	s15, r3
 8100f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100f5e:	edc7 7a02 	vstr	s15, [r7, #8]

    if (pllm != 0U)
 8100f62:	693b      	ldr	r3, [r7, #16]
 8100f64:	2b00      	cmp	r3, #0
 8100f66:	f000 80e1 	beq.w	810112c <HAL_RCC_GetSysClockFreq+0x2b8>
 8100f6a:	697b      	ldr	r3, [r7, #20]
 8100f6c:	2b02      	cmp	r3, #2
 8100f6e:	f000 8083 	beq.w	8101078 <HAL_RCC_GetSysClockFreq+0x204>
 8100f72:	697b      	ldr	r3, [r7, #20]
 8100f74:	2b02      	cmp	r3, #2
 8100f76:	f200 80a1 	bhi.w	81010bc <HAL_RCC_GetSysClockFreq+0x248>
 8100f7a:	697b      	ldr	r3, [r7, #20]
 8100f7c:	2b00      	cmp	r3, #0
 8100f7e:	d003      	beq.n	8100f88 <HAL_RCC_GetSysClockFreq+0x114>
 8100f80:	697b      	ldr	r3, [r7, #20]
 8100f82:	2b01      	cmp	r3, #1
 8100f84:	d056      	beq.n	8101034 <HAL_RCC_GetSysClockFreq+0x1c0>
 8100f86:	e099      	b.n	81010bc <HAL_RCC_GetSysClockFreq+0x248>
    {
      switch (pllsource)
      {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8100f88:	4b6f      	ldr	r3, [pc, #444]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f8a:	681b      	ldr	r3, [r3, #0]
 8100f8c:	f003 0320 	and.w	r3, r3, #32
 8100f90:	2b00      	cmp	r3, #0
 8100f92:	d02d      	beq.n	8100ff0 <HAL_RCC_GetSysClockFreq+0x17c>
        {
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8100f94:	4b6c      	ldr	r3, [pc, #432]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100f96:	681b      	ldr	r3, [r3, #0]
 8100f98:	08db      	lsrs	r3, r3, #3
 8100f9a:	f003 0303 	and.w	r3, r3, #3
 8100f9e:	4a6b      	ldr	r2, [pc, #428]	; (810114c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8100fa0:	fa22 f303 	lsr.w	r3, r2, r3
 8100fa4:	607b      	str	r3, [r7, #4]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8100fa6:	687b      	ldr	r3, [r7, #4]
 8100fa8:	ee07 3a90 	vmov	s15, r3
 8100fac:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100fb0:	693b      	ldr	r3, [r7, #16]
 8100fb2:	ee07 3a90 	vmov	s15, r3
 8100fb6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100fba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8100fbe:	4b62      	ldr	r3, [pc, #392]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8100fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8100fc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8100fc6:	ee07 3a90 	vmov	s15, r3
 8100fca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8100fce:	ed97 6a02 	vldr	s12, [r7, #8]
 8100fd2:	eddf 5a61 	vldr	s11, [pc, #388]	; 8101158 <HAL_RCC_GetSysClockFreq+0x2e4>
 8100fd6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8100fda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8100fde:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8100fe2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8100fe6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8100fea:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        }
        break;
 8100fee:	e087      	b.n	8101100 <HAL_RCC_GetSysClockFreq+0x28c>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8100ff0:	693b      	ldr	r3, [r7, #16]
 8100ff2:	ee07 3a90 	vmov	s15, r3
 8100ff6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8100ffa:	eddf 6a58 	vldr	s13, [pc, #352]	; 810115c <HAL_RCC_GetSysClockFreq+0x2e8>
 8100ffe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101002:	4b51      	ldr	r3, [pc, #324]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101006:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810100a:	ee07 3a90 	vmov	s15, r3
 810100e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101012:	ed97 6a02 	vldr	s12, [r7, #8]
 8101016:	eddf 5a50 	vldr	s11, [pc, #320]	; 8101158 <HAL_RCC_GetSysClockFreq+0x2e4>
 810101a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810101e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101022:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8101026:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810102a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810102e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101032:	e065      	b.n	8101100 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101034:	693b      	ldr	r3, [r7, #16]
 8101036:	ee07 3a90 	vmov	s15, r3
 810103a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810103e:	eddf 6a48 	vldr	s13, [pc, #288]	; 8101160 <HAL_RCC_GetSysClockFreq+0x2ec>
 8101042:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8101046:	4b40      	ldr	r3, [pc, #256]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810104a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810104e:	ee07 3a90 	vmov	s15, r3
 8101052:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8101056:	ed97 6a02 	vldr	s12, [r7, #8]
 810105a:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8101158 <HAL_RCC_GetSysClockFreq+0x2e4>
 810105e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8101062:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8101066:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810106a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810106e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8101072:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8101076:	e043      	b.n	8101100 <HAL_RCC_GetSysClockFreq+0x28c>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8101078:	693b      	ldr	r3, [r7, #16]
 810107a:	ee07 3a90 	vmov	s15, r3
 810107e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8101082:	eddf 6a38 	vldr	s13, [pc, #224]	; 8101164 <HAL_RCC_GetSysClockFreq+0x2f0>
 8101086:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810108a:	4b2f      	ldr	r3, [pc, #188]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 810108c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810108e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8101092:	ee07 3a90 	vmov	s15, r3
 8101096:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810109a:	ed97 6a02 	vldr	s12, [r7, #8]
 810109e:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8101158 <HAL_RCC_GetSysClockFreq+0x2e4>
 81010a2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81010a6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81010aa:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81010ae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81010b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81010b6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81010ba:	e021      	b.n	8101100 <HAL_RCC_GetSysClockFreq+0x28c>

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 81010bc:	693b      	ldr	r3, [r7, #16]
 81010be:	ee07 3a90 	vmov	s15, r3
 81010c2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81010c6:	eddf 6a26 	vldr	s13, [pc, #152]	; 8101160 <HAL_RCC_GetSysClockFreq+0x2ec>
 81010ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81010ce:	4b1e      	ldr	r3, [pc, #120]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 81010d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81010d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81010d6:	ee07 3a90 	vmov	s15, r3
 81010da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81010de:	ed97 6a02 	vldr	s12, [r7, #8]
 81010e2:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8101158 <HAL_RCC_GetSysClockFreq+0x2e4>
 81010e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81010ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81010ee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81010f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81010f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 81010fa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81010fe:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8101100:	4b11      	ldr	r3, [pc, #68]	; (8101148 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8101102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8101104:	0a5b      	lsrs	r3, r3, #9
 8101106:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 810110a:	3301      	adds	r3, #1
 810110c:	603b      	str	r3, [r7, #0]
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 810110e:	683b      	ldr	r3, [r7, #0]
 8101110:	ee07 3a90 	vmov	s15, r3
 8101114:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8101118:	edd7 6a07 	vldr	s13, [r7, #28]
 810111c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8101120:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8101124:	ee17 3a90 	vmov	r3, s15
 8101128:	61bb      	str	r3, [r7, #24]
    }
    else
    {
      sysclockfreq = 0U;
    }
    break;
 810112a:	e005      	b.n	8101138 <HAL_RCC_GetSysClockFreq+0x2c4>
      sysclockfreq = 0U;
 810112c:	2300      	movs	r3, #0
 810112e:	61bb      	str	r3, [r7, #24]
    break;
 8101130:	e002      	b.n	8101138 <HAL_RCC_GetSysClockFreq+0x2c4>

  default:
    sysclockfreq = CSI_VALUE;
 8101132:	4b07      	ldr	r3, [pc, #28]	; (8101150 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8101134:	61bb      	str	r3, [r7, #24]
    break;
 8101136:	bf00      	nop
  }

  return sysclockfreq;
 8101138:	69bb      	ldr	r3, [r7, #24]
}
 810113a:	4618      	mov	r0, r3
 810113c:	3724      	adds	r7, #36	; 0x24
 810113e:	46bd      	mov	sp, r7
 8101140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101144:	4770      	bx	lr
 8101146:	bf00      	nop
 8101148:	58024400 	.word	0x58024400
 810114c:	03d09000 	.word	0x03d09000
 8101150:	003d0900 	.word	0x003d0900
 8101154:	007a1200 	.word	0x007a1200
 8101158:	46000000 	.word	0x46000000
 810115c:	4c742400 	.word	0x4c742400
 8101160:	4a742400 	.word	0x4a742400
 8101164:	4af42400 	.word	0x4af42400

08101168 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8101168:	b580      	push	{r7, lr}
 810116a:	b082      	sub	sp, #8
 810116c:	af00      	add	r7, sp, #0
uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 810116e:	f7ff fe81 	bl	8100e74 <HAL_RCC_GetSysClockFreq>
 8101172:	4602      	mov	r2, r0
 8101174:	4b11      	ldr	r3, [pc, #68]	; (81011bc <HAL_RCC_GetHCLKFreq+0x54>)
 8101176:	699b      	ldr	r3, [r3, #24]
 8101178:	0a1b      	lsrs	r3, r3, #8
 810117a:	f003 030f 	and.w	r3, r3, #15
 810117e:	4910      	ldr	r1, [pc, #64]	; (81011c0 <HAL_RCC_GetHCLKFreq+0x58>)
 8101180:	5ccb      	ldrb	r3, [r1, r3]
 8101182:	f003 031f 	and.w	r3, r3, #31
 8101186:	fa22 f303 	lsr.w	r3, r2, r3
 810118a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 810118c:	4b0b      	ldr	r3, [pc, #44]	; (81011bc <HAL_RCC_GetHCLKFreq+0x54>)
 810118e:	699b      	ldr	r3, [r3, #24]
 8101190:	f003 030f 	and.w	r3, r3, #15
 8101194:	4a0a      	ldr	r2, [pc, #40]	; (81011c0 <HAL_RCC_GetHCLKFreq+0x58>)
 8101196:	5cd3      	ldrb	r3, [r2, r3]
 8101198:	f003 031f 	and.w	r3, r3, #31
 810119c:	687a      	ldr	r2, [r7, #4]
 810119e:	fa22 f303 	lsr.w	r3, r2, r3
 81011a2:	4a08      	ldr	r2, [pc, #32]	; (81011c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 81011a4:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 81011a6:	4b07      	ldr	r3, [pc, #28]	; (81011c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 81011a8:	681b      	ldr	r3, [r3, #0]
 81011aa:	4a07      	ldr	r2, [pc, #28]	; (81011c8 <HAL_RCC_GetHCLKFreq+0x60>)
 81011ac:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 81011ae:	4b05      	ldr	r3, [pc, #20]	; (81011c4 <HAL_RCC_GetHCLKFreq+0x5c>)
 81011b0:	681b      	ldr	r3, [r3, #0]
}
 81011b2:	4618      	mov	r0, r3
 81011b4:	3708      	adds	r7, #8
 81011b6:	46bd      	mov	sp, r7
 81011b8:	bd80      	pop	{r7, pc}
 81011ba:	bf00      	nop
 81011bc:	58024400 	.word	0x58024400
 81011c0:	081045d4 	.word	0x081045d4
 81011c4:	10000004 	.word	0x10000004
 81011c8:	10000000 	.word	0x10000000

081011cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 81011cc:	b580      	push	{r7, lr}
 81011ce:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1)>> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 81011d0:	f7ff ffca 	bl	8101168 <HAL_RCC_GetHCLKFreq>
 81011d4:	4602      	mov	r2, r0
 81011d6:	4b06      	ldr	r3, [pc, #24]	; (81011f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 81011d8:	69db      	ldr	r3, [r3, #28]
 81011da:	091b      	lsrs	r3, r3, #4
 81011dc:	f003 0307 	and.w	r3, r3, #7
 81011e0:	4904      	ldr	r1, [pc, #16]	; (81011f4 <HAL_RCC_GetPCLK1Freq+0x28>)
 81011e2:	5ccb      	ldrb	r3, [r1, r3]
 81011e4:	f003 031f 	and.w	r3, r3, #31
 81011e8:	fa22 f303 	lsr.w	r3, r2, r3
#else
 /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1)>> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81011ec:	4618      	mov	r0, r3
 81011ee:	bd80      	pop	{r7, pc}
 81011f0:	58024400 	.word	0x58024400
 81011f4:	081045d4 	.word	0x081045d4

081011f8 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 81011f8:	b480      	push	{r7}
 81011fa:	b083      	sub	sp, #12
 81011fc:	af00      	add	r7, sp, #0
 81011fe:	6078      	str	r0, [r7, #4]
 8101200:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8101202:	687b      	ldr	r3, [r7, #4]
 8101204:	223f      	movs	r2, #63	; 0x3f
 8101206:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8101208:	4b1a      	ldr	r3, [pc, #104]	; (8101274 <HAL_RCC_GetClockConfig+0x7c>)
 810120a:	691b      	ldr	r3, [r3, #16]
 810120c:	f003 0207 	and.w	r2, r3, #7
 8101210:	687b      	ldr	r3, [r7, #4]
 8101212:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8101214:	4b17      	ldr	r3, [pc, #92]	; (8101274 <HAL_RCC_GetClockConfig+0x7c>)
 8101216:	699b      	ldr	r3, [r3, #24]
 8101218:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 810121c:	687b      	ldr	r3, [r7, #4]
 810121e:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8101220:	4b14      	ldr	r3, [pc, #80]	; (8101274 <HAL_RCC_GetClockConfig+0x7c>)
 8101222:	699b      	ldr	r3, [r3, #24]
 8101224:	f003 020f 	and.w	r2, r3, #15
 8101228:	687b      	ldr	r3, [r7, #4]
 810122a:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 810122c:	4b11      	ldr	r3, [pc, #68]	; (8101274 <HAL_RCC_GetClockConfig+0x7c>)
 810122e:	699b      	ldr	r3, [r3, #24]
 8101230:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8101234:	687b      	ldr	r3, [r7, #4]
 8101236:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8101238:	4b0e      	ldr	r3, [pc, #56]	; (8101274 <HAL_RCC_GetClockConfig+0x7c>)
 810123a:	69db      	ldr	r3, [r3, #28]
 810123c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8101240:	687b      	ldr	r3, [r7, #4]
 8101242:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8101244:	4b0b      	ldr	r3, [pc, #44]	; (8101274 <HAL_RCC_GetClockConfig+0x7c>)
 8101246:	69db      	ldr	r3, [r3, #28]
 8101248:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 810124c:	687b      	ldr	r3, [r7, #4]
 810124e:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8101250:	4b08      	ldr	r3, [pc, #32]	; (8101274 <HAL_RCC_GetClockConfig+0x7c>)
 8101252:	6a1b      	ldr	r3, [r3, #32]
 8101254:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8101258:	687b      	ldr	r3, [r7, #4]
 810125a:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 810125c:	4b06      	ldr	r3, [pc, #24]	; (8101278 <HAL_RCC_GetClockConfig+0x80>)
 810125e:	681b      	ldr	r3, [r3, #0]
 8101260:	f003 020f 	and.w	r2, r3, #15
 8101264:	683b      	ldr	r3, [r7, #0]
 8101266:	601a      	str	r2, [r3, #0]
}
 8101268:	bf00      	nop
 810126a:	370c      	adds	r7, #12
 810126c:	46bd      	mov	sp, r7
 810126e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101272:	4770      	bx	lr
 8101274:	58024400 	.word	0x58024400
 8101278:	52002000 	.word	0x52002000

0810127c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 810127c:	b580      	push	{r7, lr}
 810127e:	b082      	sub	sp, #8
 8101280:	af00      	add	r7, sp, #0
 8101282:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8101284:	687b      	ldr	r3, [r7, #4]
 8101286:	2b00      	cmp	r3, #0
 8101288:	d101      	bne.n	810128e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 810128a:	2301      	movs	r3, #1
 810128c:	e049      	b.n	8101322 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 810128e:	687b      	ldr	r3, [r7, #4]
 8101290:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8101294:	b2db      	uxtb	r3, r3
 8101296:	2b00      	cmp	r3, #0
 8101298:	d106      	bne.n	81012a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 810129a:	687b      	ldr	r3, [r7, #4]
 810129c:	2200      	movs	r2, #0
 810129e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 81012a2:	6878      	ldr	r0, [r7, #4]
 81012a4:	f7ff f92a 	bl	81004fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 81012a8:	687b      	ldr	r3, [r7, #4]
 81012aa:	2202      	movs	r2, #2
 81012ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 81012b0:	687b      	ldr	r3, [r7, #4]
 81012b2:	681a      	ldr	r2, [r3, #0]
 81012b4:	687b      	ldr	r3, [r7, #4]
 81012b6:	3304      	adds	r3, #4
 81012b8:	4619      	mov	r1, r3
 81012ba:	4610      	mov	r0, r2
 81012bc:	f000 f9f6 	bl	81016ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 81012c0:	687b      	ldr	r3, [r7, #4]
 81012c2:	2201      	movs	r2, #1
 81012c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81012c8:	687b      	ldr	r3, [r7, #4]
 81012ca:	2201      	movs	r2, #1
 81012cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 81012d0:	687b      	ldr	r3, [r7, #4]
 81012d2:	2201      	movs	r2, #1
 81012d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 81012d8:	687b      	ldr	r3, [r7, #4]
 81012da:	2201      	movs	r2, #1
 81012dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 81012e0:	687b      	ldr	r3, [r7, #4]
 81012e2:	2201      	movs	r2, #1
 81012e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 81012e8:	687b      	ldr	r3, [r7, #4]
 81012ea:	2201      	movs	r2, #1
 81012ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 81012f0:	687b      	ldr	r3, [r7, #4]
 81012f2:	2201      	movs	r2, #1
 81012f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 81012f8:	687b      	ldr	r3, [r7, #4]
 81012fa:	2201      	movs	r2, #1
 81012fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8101300:	687b      	ldr	r3, [r7, #4]
 8101302:	2201      	movs	r2, #1
 8101304:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8101308:	687b      	ldr	r3, [r7, #4]
 810130a:	2201      	movs	r2, #1
 810130c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8101310:	687b      	ldr	r3, [r7, #4]
 8101312:	2201      	movs	r2, #1
 8101314:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8101318:	687b      	ldr	r3, [r7, #4]
 810131a:	2201      	movs	r2, #1
 810131c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8101320:	2300      	movs	r3, #0
}
 8101322:	4618      	mov	r0, r3
 8101324:	3708      	adds	r7, #8
 8101326:	46bd      	mov	sp, r7
 8101328:	bd80      	pop	{r7, pc}
	...

0810132c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 810132c:	b480      	push	{r7}
 810132e:	b085      	sub	sp, #20
 8101330:	af00      	add	r7, sp, #0
 8101332:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8101334:	687b      	ldr	r3, [r7, #4]
 8101336:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 810133a:	b2db      	uxtb	r3, r3
 810133c:	2b01      	cmp	r3, #1
 810133e:	d001      	beq.n	8101344 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8101340:	2301      	movs	r3, #1
 8101342:	e054      	b.n	81013ee <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8101344:	687b      	ldr	r3, [r7, #4]
 8101346:	2202      	movs	r2, #2
 8101348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 810134c:	687b      	ldr	r3, [r7, #4]
 810134e:	681b      	ldr	r3, [r3, #0]
 8101350:	68da      	ldr	r2, [r3, #12]
 8101352:	687b      	ldr	r3, [r7, #4]
 8101354:	681b      	ldr	r3, [r3, #0]
 8101356:	f042 0201 	orr.w	r2, r2, #1
 810135a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 810135c:	687b      	ldr	r3, [r7, #4]
 810135e:	681b      	ldr	r3, [r3, #0]
 8101360:	4a26      	ldr	r2, [pc, #152]	; (81013fc <HAL_TIM_Base_Start_IT+0xd0>)
 8101362:	4293      	cmp	r3, r2
 8101364:	d022      	beq.n	81013ac <HAL_TIM_Base_Start_IT+0x80>
 8101366:	687b      	ldr	r3, [r7, #4]
 8101368:	681b      	ldr	r3, [r3, #0]
 810136a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810136e:	d01d      	beq.n	81013ac <HAL_TIM_Base_Start_IT+0x80>
 8101370:	687b      	ldr	r3, [r7, #4]
 8101372:	681b      	ldr	r3, [r3, #0]
 8101374:	4a22      	ldr	r2, [pc, #136]	; (8101400 <HAL_TIM_Base_Start_IT+0xd4>)
 8101376:	4293      	cmp	r3, r2
 8101378:	d018      	beq.n	81013ac <HAL_TIM_Base_Start_IT+0x80>
 810137a:	687b      	ldr	r3, [r7, #4]
 810137c:	681b      	ldr	r3, [r3, #0]
 810137e:	4a21      	ldr	r2, [pc, #132]	; (8101404 <HAL_TIM_Base_Start_IT+0xd8>)
 8101380:	4293      	cmp	r3, r2
 8101382:	d013      	beq.n	81013ac <HAL_TIM_Base_Start_IT+0x80>
 8101384:	687b      	ldr	r3, [r7, #4]
 8101386:	681b      	ldr	r3, [r3, #0]
 8101388:	4a1f      	ldr	r2, [pc, #124]	; (8101408 <HAL_TIM_Base_Start_IT+0xdc>)
 810138a:	4293      	cmp	r3, r2
 810138c:	d00e      	beq.n	81013ac <HAL_TIM_Base_Start_IT+0x80>
 810138e:	687b      	ldr	r3, [r7, #4]
 8101390:	681b      	ldr	r3, [r3, #0]
 8101392:	4a1e      	ldr	r2, [pc, #120]	; (810140c <HAL_TIM_Base_Start_IT+0xe0>)
 8101394:	4293      	cmp	r3, r2
 8101396:	d009      	beq.n	81013ac <HAL_TIM_Base_Start_IT+0x80>
 8101398:	687b      	ldr	r3, [r7, #4]
 810139a:	681b      	ldr	r3, [r3, #0]
 810139c:	4a1c      	ldr	r2, [pc, #112]	; (8101410 <HAL_TIM_Base_Start_IT+0xe4>)
 810139e:	4293      	cmp	r3, r2
 81013a0:	d004      	beq.n	81013ac <HAL_TIM_Base_Start_IT+0x80>
 81013a2:	687b      	ldr	r3, [r7, #4]
 81013a4:	681b      	ldr	r3, [r3, #0]
 81013a6:	4a1b      	ldr	r2, [pc, #108]	; (8101414 <HAL_TIM_Base_Start_IT+0xe8>)
 81013a8:	4293      	cmp	r3, r2
 81013aa:	d115      	bne.n	81013d8 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 81013ac:	687b      	ldr	r3, [r7, #4]
 81013ae:	681b      	ldr	r3, [r3, #0]
 81013b0:	689a      	ldr	r2, [r3, #8]
 81013b2:	4b19      	ldr	r3, [pc, #100]	; (8101418 <HAL_TIM_Base_Start_IT+0xec>)
 81013b4:	4013      	ands	r3, r2
 81013b6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81013b8:	68fb      	ldr	r3, [r7, #12]
 81013ba:	2b06      	cmp	r3, #6
 81013bc:	d015      	beq.n	81013ea <HAL_TIM_Base_Start_IT+0xbe>
 81013be:	68fb      	ldr	r3, [r7, #12]
 81013c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81013c4:	d011      	beq.n	81013ea <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 81013c6:	687b      	ldr	r3, [r7, #4]
 81013c8:	681b      	ldr	r3, [r3, #0]
 81013ca:	681a      	ldr	r2, [r3, #0]
 81013cc:	687b      	ldr	r3, [r7, #4]
 81013ce:	681b      	ldr	r3, [r3, #0]
 81013d0:	f042 0201 	orr.w	r2, r2, #1
 81013d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81013d6:	e008      	b.n	81013ea <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 81013d8:	687b      	ldr	r3, [r7, #4]
 81013da:	681b      	ldr	r3, [r3, #0]
 81013dc:	681a      	ldr	r2, [r3, #0]
 81013de:	687b      	ldr	r3, [r7, #4]
 81013e0:	681b      	ldr	r3, [r3, #0]
 81013e2:	f042 0201 	orr.w	r2, r2, #1
 81013e6:	601a      	str	r2, [r3, #0]
 81013e8:	e000      	b.n	81013ec <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 81013ea:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 81013ec:	2300      	movs	r3, #0
}
 81013ee:	4618      	mov	r0, r3
 81013f0:	3714      	adds	r7, #20
 81013f2:	46bd      	mov	sp, r7
 81013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81013f8:	4770      	bx	lr
 81013fa:	bf00      	nop
 81013fc:	40010000 	.word	0x40010000
 8101400:	40000400 	.word	0x40000400
 8101404:	40000800 	.word	0x40000800
 8101408:	40000c00 	.word	0x40000c00
 810140c:	40010400 	.word	0x40010400
 8101410:	40001800 	.word	0x40001800
 8101414:	40014000 	.word	0x40014000
 8101418:	00010007 	.word	0x00010007

0810141c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 810141c:	b580      	push	{r7, lr}
 810141e:	b082      	sub	sp, #8
 8101420:	af00      	add	r7, sp, #0
 8101422:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8101424:	687b      	ldr	r3, [r7, #4]
 8101426:	681b      	ldr	r3, [r3, #0]
 8101428:	691b      	ldr	r3, [r3, #16]
 810142a:	f003 0302 	and.w	r3, r3, #2
 810142e:	2b02      	cmp	r3, #2
 8101430:	d122      	bne.n	8101478 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8101432:	687b      	ldr	r3, [r7, #4]
 8101434:	681b      	ldr	r3, [r3, #0]
 8101436:	68db      	ldr	r3, [r3, #12]
 8101438:	f003 0302 	and.w	r3, r3, #2
 810143c:	2b02      	cmp	r3, #2
 810143e:	d11b      	bne.n	8101478 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8101440:	687b      	ldr	r3, [r7, #4]
 8101442:	681b      	ldr	r3, [r3, #0]
 8101444:	f06f 0202 	mvn.w	r2, #2
 8101448:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 810144a:	687b      	ldr	r3, [r7, #4]
 810144c:	2201      	movs	r2, #1
 810144e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8101450:	687b      	ldr	r3, [r7, #4]
 8101452:	681b      	ldr	r3, [r3, #0]
 8101454:	699b      	ldr	r3, [r3, #24]
 8101456:	f003 0303 	and.w	r3, r3, #3
 810145a:	2b00      	cmp	r3, #0
 810145c:	d003      	beq.n	8101466 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 810145e:	6878      	ldr	r0, [r7, #4]
 8101460:	f000 f905 	bl	810166e <HAL_TIM_IC_CaptureCallback>
 8101464:	e005      	b.n	8101472 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8101466:	6878      	ldr	r0, [r7, #4]
 8101468:	f000 f8f7 	bl	810165a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 810146c:	6878      	ldr	r0, [r7, #4]
 810146e:	f000 f908 	bl	8101682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8101472:	687b      	ldr	r3, [r7, #4]
 8101474:	2200      	movs	r2, #0
 8101476:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8101478:	687b      	ldr	r3, [r7, #4]
 810147a:	681b      	ldr	r3, [r3, #0]
 810147c:	691b      	ldr	r3, [r3, #16]
 810147e:	f003 0304 	and.w	r3, r3, #4
 8101482:	2b04      	cmp	r3, #4
 8101484:	d122      	bne.n	81014cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8101486:	687b      	ldr	r3, [r7, #4]
 8101488:	681b      	ldr	r3, [r3, #0]
 810148a:	68db      	ldr	r3, [r3, #12]
 810148c:	f003 0304 	and.w	r3, r3, #4
 8101490:	2b04      	cmp	r3, #4
 8101492:	d11b      	bne.n	81014cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8101494:	687b      	ldr	r3, [r7, #4]
 8101496:	681b      	ldr	r3, [r3, #0]
 8101498:	f06f 0204 	mvn.w	r2, #4
 810149c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 810149e:	687b      	ldr	r3, [r7, #4]
 81014a0:	2202      	movs	r2, #2
 81014a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 81014a4:	687b      	ldr	r3, [r7, #4]
 81014a6:	681b      	ldr	r3, [r3, #0]
 81014a8:	699b      	ldr	r3, [r3, #24]
 81014aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 81014ae:	2b00      	cmp	r3, #0
 81014b0:	d003      	beq.n	81014ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 81014b2:	6878      	ldr	r0, [r7, #4]
 81014b4:	f000 f8db 	bl	810166e <HAL_TIM_IC_CaptureCallback>
 81014b8:	e005      	b.n	81014c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 81014ba:	6878      	ldr	r0, [r7, #4]
 81014bc:	f000 f8cd 	bl	810165a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 81014c0:	6878      	ldr	r0, [r7, #4]
 81014c2:	f000 f8de 	bl	8101682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 81014c6:	687b      	ldr	r3, [r7, #4]
 81014c8:	2200      	movs	r2, #0
 81014ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 81014cc:	687b      	ldr	r3, [r7, #4]
 81014ce:	681b      	ldr	r3, [r3, #0]
 81014d0:	691b      	ldr	r3, [r3, #16]
 81014d2:	f003 0308 	and.w	r3, r3, #8
 81014d6:	2b08      	cmp	r3, #8
 81014d8:	d122      	bne.n	8101520 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 81014da:	687b      	ldr	r3, [r7, #4]
 81014dc:	681b      	ldr	r3, [r3, #0]
 81014de:	68db      	ldr	r3, [r3, #12]
 81014e0:	f003 0308 	and.w	r3, r3, #8
 81014e4:	2b08      	cmp	r3, #8
 81014e6:	d11b      	bne.n	8101520 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 81014e8:	687b      	ldr	r3, [r7, #4]
 81014ea:	681b      	ldr	r3, [r3, #0]
 81014ec:	f06f 0208 	mvn.w	r2, #8
 81014f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 81014f2:	687b      	ldr	r3, [r7, #4]
 81014f4:	2204      	movs	r2, #4
 81014f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 81014f8:	687b      	ldr	r3, [r7, #4]
 81014fa:	681b      	ldr	r3, [r3, #0]
 81014fc:	69db      	ldr	r3, [r3, #28]
 81014fe:	f003 0303 	and.w	r3, r3, #3
 8101502:	2b00      	cmp	r3, #0
 8101504:	d003      	beq.n	810150e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8101506:	6878      	ldr	r0, [r7, #4]
 8101508:	f000 f8b1 	bl	810166e <HAL_TIM_IC_CaptureCallback>
 810150c:	e005      	b.n	810151a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 810150e:	6878      	ldr	r0, [r7, #4]
 8101510:	f000 f8a3 	bl	810165a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8101514:	6878      	ldr	r0, [r7, #4]
 8101516:	f000 f8b4 	bl	8101682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810151a:	687b      	ldr	r3, [r7, #4]
 810151c:	2200      	movs	r2, #0
 810151e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8101520:	687b      	ldr	r3, [r7, #4]
 8101522:	681b      	ldr	r3, [r3, #0]
 8101524:	691b      	ldr	r3, [r3, #16]
 8101526:	f003 0310 	and.w	r3, r3, #16
 810152a:	2b10      	cmp	r3, #16
 810152c:	d122      	bne.n	8101574 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 810152e:	687b      	ldr	r3, [r7, #4]
 8101530:	681b      	ldr	r3, [r3, #0]
 8101532:	68db      	ldr	r3, [r3, #12]
 8101534:	f003 0310 	and.w	r3, r3, #16
 8101538:	2b10      	cmp	r3, #16
 810153a:	d11b      	bne.n	8101574 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 810153c:	687b      	ldr	r3, [r7, #4]
 810153e:	681b      	ldr	r3, [r3, #0]
 8101540:	f06f 0210 	mvn.w	r2, #16
 8101544:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8101546:	687b      	ldr	r3, [r7, #4]
 8101548:	2208      	movs	r2, #8
 810154a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 810154c:	687b      	ldr	r3, [r7, #4]
 810154e:	681b      	ldr	r3, [r3, #0]
 8101550:	69db      	ldr	r3, [r3, #28]
 8101552:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8101556:	2b00      	cmp	r3, #0
 8101558:	d003      	beq.n	8101562 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 810155a:	6878      	ldr	r0, [r7, #4]
 810155c:	f000 f887 	bl	810166e <HAL_TIM_IC_CaptureCallback>
 8101560:	e005      	b.n	810156e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8101562:	6878      	ldr	r0, [r7, #4]
 8101564:	f000 f879 	bl	810165a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8101568:	6878      	ldr	r0, [r7, #4]
 810156a:	f000 f88a 	bl	8101682 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 810156e:	687b      	ldr	r3, [r7, #4]
 8101570:	2200      	movs	r2, #0
 8101572:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8101574:	687b      	ldr	r3, [r7, #4]
 8101576:	681b      	ldr	r3, [r3, #0]
 8101578:	691b      	ldr	r3, [r3, #16]
 810157a:	f003 0301 	and.w	r3, r3, #1
 810157e:	2b01      	cmp	r3, #1
 8101580:	d10e      	bne.n	81015a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8101582:	687b      	ldr	r3, [r7, #4]
 8101584:	681b      	ldr	r3, [r3, #0]
 8101586:	68db      	ldr	r3, [r3, #12]
 8101588:	f003 0301 	and.w	r3, r3, #1
 810158c:	2b01      	cmp	r3, #1
 810158e:	d107      	bne.n	81015a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8101590:	687b      	ldr	r3, [r7, #4]
 8101592:	681b      	ldr	r3, [r3, #0]
 8101594:	f06f 0201 	mvn.w	r2, #1
 8101598:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 810159a:	6878      	ldr	r0, [r7, #4]
 810159c:	f7fe ff78 	bl	8100490 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 81015a0:	687b      	ldr	r3, [r7, #4]
 81015a2:	681b      	ldr	r3, [r3, #0]
 81015a4:	691b      	ldr	r3, [r3, #16]
 81015a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81015aa:	2b80      	cmp	r3, #128	; 0x80
 81015ac:	d10e      	bne.n	81015cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81015ae:	687b      	ldr	r3, [r7, #4]
 81015b0:	681b      	ldr	r3, [r3, #0]
 81015b2:	68db      	ldr	r3, [r3, #12]
 81015b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81015b8:	2b80      	cmp	r3, #128	; 0x80
 81015ba:	d107      	bne.n	81015cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 81015bc:	687b      	ldr	r3, [r7, #4]
 81015be:	681b      	ldr	r3, [r3, #0]
 81015c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 81015c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 81015c6:	6878      	ldr	r0, [r7, #4]
 81015c8:	f000 f914 	bl	81017f4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 81015cc:	687b      	ldr	r3, [r7, #4]
 81015ce:	681b      	ldr	r3, [r3, #0]
 81015d0:	691b      	ldr	r3, [r3, #16]
 81015d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81015d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81015da:	d10e      	bne.n	81015fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 81015dc:	687b      	ldr	r3, [r7, #4]
 81015de:	681b      	ldr	r3, [r3, #0]
 81015e0:	68db      	ldr	r3, [r3, #12]
 81015e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81015e6:	2b80      	cmp	r3, #128	; 0x80
 81015e8:	d107      	bne.n	81015fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 81015ea:	687b      	ldr	r3, [r7, #4]
 81015ec:	681b      	ldr	r3, [r3, #0]
 81015ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 81015f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 81015f4:	6878      	ldr	r0, [r7, #4]
 81015f6:	f000 f907 	bl	8101808 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 81015fa:	687b      	ldr	r3, [r7, #4]
 81015fc:	681b      	ldr	r3, [r3, #0]
 81015fe:	691b      	ldr	r3, [r3, #16]
 8101600:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101604:	2b40      	cmp	r3, #64	; 0x40
 8101606:	d10e      	bne.n	8101626 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8101608:	687b      	ldr	r3, [r7, #4]
 810160a:	681b      	ldr	r3, [r3, #0]
 810160c:	68db      	ldr	r3, [r3, #12]
 810160e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8101612:	2b40      	cmp	r3, #64	; 0x40
 8101614:	d107      	bne.n	8101626 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8101616:	687b      	ldr	r3, [r7, #4]
 8101618:	681b      	ldr	r3, [r3, #0]
 810161a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 810161e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8101620:	6878      	ldr	r0, [r7, #4]
 8101622:	f000 f838 	bl	8101696 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8101626:	687b      	ldr	r3, [r7, #4]
 8101628:	681b      	ldr	r3, [r3, #0]
 810162a:	691b      	ldr	r3, [r3, #16]
 810162c:	f003 0320 	and.w	r3, r3, #32
 8101630:	2b20      	cmp	r3, #32
 8101632:	d10e      	bne.n	8101652 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8101634:	687b      	ldr	r3, [r7, #4]
 8101636:	681b      	ldr	r3, [r3, #0]
 8101638:	68db      	ldr	r3, [r3, #12]
 810163a:	f003 0320 	and.w	r3, r3, #32
 810163e:	2b20      	cmp	r3, #32
 8101640:	d107      	bne.n	8101652 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8101642:	687b      	ldr	r3, [r7, #4]
 8101644:	681b      	ldr	r3, [r3, #0]
 8101646:	f06f 0220 	mvn.w	r2, #32
 810164a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 810164c:	6878      	ldr	r0, [r7, #4]
 810164e:	f000 f8c7 	bl	81017e0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8101652:	bf00      	nop
 8101654:	3708      	adds	r7, #8
 8101656:	46bd      	mov	sp, r7
 8101658:	bd80      	pop	{r7, pc}

0810165a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 810165a:	b480      	push	{r7}
 810165c:	b083      	sub	sp, #12
 810165e:	af00      	add	r7, sp, #0
 8101660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8101662:	bf00      	nop
 8101664:	370c      	adds	r7, #12
 8101666:	46bd      	mov	sp, r7
 8101668:	f85d 7b04 	ldr.w	r7, [sp], #4
 810166c:	4770      	bx	lr

0810166e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 810166e:	b480      	push	{r7}
 8101670:	b083      	sub	sp, #12
 8101672:	af00      	add	r7, sp, #0
 8101674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8101676:	bf00      	nop
 8101678:	370c      	adds	r7, #12
 810167a:	46bd      	mov	sp, r7
 810167c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101680:	4770      	bx	lr

08101682 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8101682:	b480      	push	{r7}
 8101684:	b083      	sub	sp, #12
 8101686:	af00      	add	r7, sp, #0
 8101688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 810168a:	bf00      	nop
 810168c:	370c      	adds	r7, #12
 810168e:	46bd      	mov	sp, r7
 8101690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101694:	4770      	bx	lr

08101696 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8101696:	b480      	push	{r7}
 8101698:	b083      	sub	sp, #12
 810169a:	af00      	add	r7, sp, #0
 810169c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 810169e:	bf00      	nop
 81016a0:	370c      	adds	r7, #12
 81016a2:	46bd      	mov	sp, r7
 81016a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81016a8:	4770      	bx	lr
	...

081016ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 81016ac:	b480      	push	{r7}
 81016ae:	b085      	sub	sp, #20
 81016b0:	af00      	add	r7, sp, #0
 81016b2:	6078      	str	r0, [r7, #4]
 81016b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 81016b6:	687b      	ldr	r3, [r7, #4]
 81016b8:	681b      	ldr	r3, [r3, #0]
 81016ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 81016bc:	687b      	ldr	r3, [r7, #4]
 81016be:	4a40      	ldr	r2, [pc, #256]	; (81017c0 <TIM_Base_SetConfig+0x114>)
 81016c0:	4293      	cmp	r3, r2
 81016c2:	d013      	beq.n	81016ec <TIM_Base_SetConfig+0x40>
 81016c4:	687b      	ldr	r3, [r7, #4]
 81016c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81016ca:	d00f      	beq.n	81016ec <TIM_Base_SetConfig+0x40>
 81016cc:	687b      	ldr	r3, [r7, #4]
 81016ce:	4a3d      	ldr	r2, [pc, #244]	; (81017c4 <TIM_Base_SetConfig+0x118>)
 81016d0:	4293      	cmp	r3, r2
 81016d2:	d00b      	beq.n	81016ec <TIM_Base_SetConfig+0x40>
 81016d4:	687b      	ldr	r3, [r7, #4]
 81016d6:	4a3c      	ldr	r2, [pc, #240]	; (81017c8 <TIM_Base_SetConfig+0x11c>)
 81016d8:	4293      	cmp	r3, r2
 81016da:	d007      	beq.n	81016ec <TIM_Base_SetConfig+0x40>
 81016dc:	687b      	ldr	r3, [r7, #4]
 81016de:	4a3b      	ldr	r2, [pc, #236]	; (81017cc <TIM_Base_SetConfig+0x120>)
 81016e0:	4293      	cmp	r3, r2
 81016e2:	d003      	beq.n	81016ec <TIM_Base_SetConfig+0x40>
 81016e4:	687b      	ldr	r3, [r7, #4]
 81016e6:	4a3a      	ldr	r2, [pc, #232]	; (81017d0 <TIM_Base_SetConfig+0x124>)
 81016e8:	4293      	cmp	r3, r2
 81016ea:	d108      	bne.n	81016fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 81016ec:	68fb      	ldr	r3, [r7, #12]
 81016ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 81016f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 81016f4:	683b      	ldr	r3, [r7, #0]
 81016f6:	685b      	ldr	r3, [r3, #4]
 81016f8:	68fa      	ldr	r2, [r7, #12]
 81016fa:	4313      	orrs	r3, r2
 81016fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 81016fe:	687b      	ldr	r3, [r7, #4]
 8101700:	4a2f      	ldr	r2, [pc, #188]	; (81017c0 <TIM_Base_SetConfig+0x114>)
 8101702:	4293      	cmp	r3, r2
 8101704:	d01f      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 8101706:	687b      	ldr	r3, [r7, #4]
 8101708:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810170c:	d01b      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 810170e:	687b      	ldr	r3, [r7, #4]
 8101710:	4a2c      	ldr	r2, [pc, #176]	; (81017c4 <TIM_Base_SetConfig+0x118>)
 8101712:	4293      	cmp	r3, r2
 8101714:	d017      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 8101716:	687b      	ldr	r3, [r7, #4]
 8101718:	4a2b      	ldr	r2, [pc, #172]	; (81017c8 <TIM_Base_SetConfig+0x11c>)
 810171a:	4293      	cmp	r3, r2
 810171c:	d013      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 810171e:	687b      	ldr	r3, [r7, #4]
 8101720:	4a2a      	ldr	r2, [pc, #168]	; (81017cc <TIM_Base_SetConfig+0x120>)
 8101722:	4293      	cmp	r3, r2
 8101724:	d00f      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 8101726:	687b      	ldr	r3, [r7, #4]
 8101728:	4a29      	ldr	r2, [pc, #164]	; (81017d0 <TIM_Base_SetConfig+0x124>)
 810172a:	4293      	cmp	r3, r2
 810172c:	d00b      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 810172e:	687b      	ldr	r3, [r7, #4]
 8101730:	4a28      	ldr	r2, [pc, #160]	; (81017d4 <TIM_Base_SetConfig+0x128>)
 8101732:	4293      	cmp	r3, r2
 8101734:	d007      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 8101736:	687b      	ldr	r3, [r7, #4]
 8101738:	4a27      	ldr	r2, [pc, #156]	; (81017d8 <TIM_Base_SetConfig+0x12c>)
 810173a:	4293      	cmp	r3, r2
 810173c:	d003      	beq.n	8101746 <TIM_Base_SetConfig+0x9a>
 810173e:	687b      	ldr	r3, [r7, #4]
 8101740:	4a26      	ldr	r2, [pc, #152]	; (81017dc <TIM_Base_SetConfig+0x130>)
 8101742:	4293      	cmp	r3, r2
 8101744:	d108      	bne.n	8101758 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8101746:	68fb      	ldr	r3, [r7, #12]
 8101748:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810174c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 810174e:	683b      	ldr	r3, [r7, #0]
 8101750:	68db      	ldr	r3, [r3, #12]
 8101752:	68fa      	ldr	r2, [r7, #12]
 8101754:	4313      	orrs	r3, r2
 8101756:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8101758:	68fb      	ldr	r3, [r7, #12]
 810175a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 810175e:	683b      	ldr	r3, [r7, #0]
 8101760:	695b      	ldr	r3, [r3, #20]
 8101762:	4313      	orrs	r3, r2
 8101764:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8101766:	687b      	ldr	r3, [r7, #4]
 8101768:	68fa      	ldr	r2, [r7, #12]
 810176a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 810176c:	683b      	ldr	r3, [r7, #0]
 810176e:	689a      	ldr	r2, [r3, #8]
 8101770:	687b      	ldr	r3, [r7, #4]
 8101772:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8101774:	683b      	ldr	r3, [r7, #0]
 8101776:	681a      	ldr	r2, [r3, #0]
 8101778:	687b      	ldr	r3, [r7, #4]
 810177a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 810177c:	687b      	ldr	r3, [r7, #4]
 810177e:	4a10      	ldr	r2, [pc, #64]	; (81017c0 <TIM_Base_SetConfig+0x114>)
 8101780:	4293      	cmp	r3, r2
 8101782:	d00f      	beq.n	81017a4 <TIM_Base_SetConfig+0xf8>
 8101784:	687b      	ldr	r3, [r7, #4]
 8101786:	4a12      	ldr	r2, [pc, #72]	; (81017d0 <TIM_Base_SetConfig+0x124>)
 8101788:	4293      	cmp	r3, r2
 810178a:	d00b      	beq.n	81017a4 <TIM_Base_SetConfig+0xf8>
 810178c:	687b      	ldr	r3, [r7, #4]
 810178e:	4a11      	ldr	r2, [pc, #68]	; (81017d4 <TIM_Base_SetConfig+0x128>)
 8101790:	4293      	cmp	r3, r2
 8101792:	d007      	beq.n	81017a4 <TIM_Base_SetConfig+0xf8>
 8101794:	687b      	ldr	r3, [r7, #4]
 8101796:	4a10      	ldr	r2, [pc, #64]	; (81017d8 <TIM_Base_SetConfig+0x12c>)
 8101798:	4293      	cmp	r3, r2
 810179a:	d003      	beq.n	81017a4 <TIM_Base_SetConfig+0xf8>
 810179c:	687b      	ldr	r3, [r7, #4]
 810179e:	4a0f      	ldr	r2, [pc, #60]	; (81017dc <TIM_Base_SetConfig+0x130>)
 81017a0:	4293      	cmp	r3, r2
 81017a2:	d103      	bne.n	81017ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 81017a4:	683b      	ldr	r3, [r7, #0]
 81017a6:	691a      	ldr	r2, [r3, #16]
 81017a8:	687b      	ldr	r3, [r7, #4]
 81017aa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 81017ac:	687b      	ldr	r3, [r7, #4]
 81017ae:	2201      	movs	r2, #1
 81017b0:	615a      	str	r2, [r3, #20]
}
 81017b2:	bf00      	nop
 81017b4:	3714      	adds	r7, #20
 81017b6:	46bd      	mov	sp, r7
 81017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017bc:	4770      	bx	lr
 81017be:	bf00      	nop
 81017c0:	40010000 	.word	0x40010000
 81017c4:	40000400 	.word	0x40000400
 81017c8:	40000800 	.word	0x40000800
 81017cc:	40000c00 	.word	0x40000c00
 81017d0:	40010400 	.word	0x40010400
 81017d4:	40014000 	.word	0x40014000
 81017d8:	40014400 	.word	0x40014400
 81017dc:	40014800 	.word	0x40014800

081017e0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 81017e0:	b480      	push	{r7}
 81017e2:	b083      	sub	sp, #12
 81017e4:	af00      	add	r7, sp, #0
 81017e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 81017e8:	bf00      	nop
 81017ea:	370c      	adds	r7, #12
 81017ec:	46bd      	mov	sp, r7
 81017ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81017f2:	4770      	bx	lr

081017f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 81017f4:	b480      	push	{r7}
 81017f6:	b083      	sub	sp, #12
 81017f8:	af00      	add	r7, sp, #0
 81017fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 81017fc:	bf00      	nop
 81017fe:	370c      	adds	r7, #12
 8101800:	46bd      	mov	sp, r7
 8101802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101806:	4770      	bx	lr

08101808 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8101808:	b480      	push	{r7}
 810180a:	b083      	sub	sp, #12
 810180c:	af00      	add	r7, sp, #0
 810180e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8101810:	bf00      	nop
 8101812:	370c      	adds	r7, #12
 8101814:	46bd      	mov	sp, r7
 8101816:	f85d 7b04 	ldr.w	r7, [sp], #4
 810181a:	4770      	bx	lr

0810181c <__NVIC_SetPriority>:
{
 810181c:	b480      	push	{r7}
 810181e:	b083      	sub	sp, #12
 8101820:	af00      	add	r7, sp, #0
 8101822:	4603      	mov	r3, r0
 8101824:	6039      	str	r1, [r7, #0]
 8101826:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101828:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810182c:	2b00      	cmp	r3, #0
 810182e:	db0a      	blt.n	8101846 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101830:	683b      	ldr	r3, [r7, #0]
 8101832:	b2da      	uxtb	r2, r3
 8101834:	490c      	ldr	r1, [pc, #48]	; (8101868 <__NVIC_SetPriority+0x4c>)
 8101836:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 810183a:	0112      	lsls	r2, r2, #4
 810183c:	b2d2      	uxtb	r2, r2
 810183e:	440b      	add	r3, r1
 8101840:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8101844:	e00a      	b.n	810185c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101846:	683b      	ldr	r3, [r7, #0]
 8101848:	b2da      	uxtb	r2, r3
 810184a:	4908      	ldr	r1, [pc, #32]	; (810186c <__NVIC_SetPriority+0x50>)
 810184c:	88fb      	ldrh	r3, [r7, #6]
 810184e:	f003 030f 	and.w	r3, r3, #15
 8101852:	3b04      	subs	r3, #4
 8101854:	0112      	lsls	r2, r2, #4
 8101856:	b2d2      	uxtb	r2, r2
 8101858:	440b      	add	r3, r1
 810185a:	761a      	strb	r2, [r3, #24]
}
 810185c:	bf00      	nop
 810185e:	370c      	adds	r7, #12
 8101860:	46bd      	mov	sp, r7
 8101862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101866:	4770      	bx	lr
 8101868:	e000e100 	.word	0xe000e100
 810186c:	e000ed00 	.word	0xe000ed00

08101870 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8101870:	b580      	push	{r7, lr}
 8101872:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8101874:	4b05      	ldr	r3, [pc, #20]	; (810188c <SysTick_Handler+0x1c>)
 8101876:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8101878:	f002 f962 	bl	8103b40 <xTaskGetSchedulerState>
 810187c:	4603      	mov	r3, r0
 810187e:	2b01      	cmp	r3, #1
 8101880:	d001      	beq.n	8101886 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8101882:	f000 fd99 	bl	81023b8 <xPortSysTickHandler>
  }
}
 8101886:	bf00      	nop
 8101888:	bd80      	pop	{r7, pc}
 810188a:	bf00      	nop
 810188c:	e000e010 	.word	0xe000e010

08101890 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8101890:	b580      	push	{r7, lr}
 8101892:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8101894:	2100      	movs	r1, #0
 8101896:	f06f 0004 	mvn.w	r0, #4
 810189a:	f7ff ffbf 	bl	810181c <__NVIC_SetPriority>
#endif
}
 810189e:	bf00      	nop
 81018a0:	bd80      	pop	{r7, pc}
	...

081018a4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 81018a4:	b480      	push	{r7}
 81018a6:	b083      	sub	sp, #12
 81018a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 81018aa:	f3ef 8305 	mrs	r3, IPSR
 81018ae:	603b      	str	r3, [r7, #0]
  return(result);
 81018b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 81018b2:	2b00      	cmp	r3, #0
 81018b4:	d003      	beq.n	81018be <osKernelInitialize+0x1a>
    stat = osErrorISR;
 81018b6:	f06f 0305 	mvn.w	r3, #5
 81018ba:	607b      	str	r3, [r7, #4]
 81018bc:	e00c      	b.n	81018d8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 81018be:	4b0a      	ldr	r3, [pc, #40]	; (81018e8 <osKernelInitialize+0x44>)
 81018c0:	681b      	ldr	r3, [r3, #0]
 81018c2:	2b00      	cmp	r3, #0
 81018c4:	d105      	bne.n	81018d2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 81018c6:	4b08      	ldr	r3, [pc, #32]	; (81018e8 <osKernelInitialize+0x44>)
 81018c8:	2201      	movs	r2, #1
 81018ca:	601a      	str	r2, [r3, #0]
      stat = osOK;
 81018cc:	2300      	movs	r3, #0
 81018ce:	607b      	str	r3, [r7, #4]
 81018d0:	e002      	b.n	81018d8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 81018d2:	f04f 33ff 	mov.w	r3, #4294967295
 81018d6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 81018d8:	687b      	ldr	r3, [r7, #4]
}
 81018da:	4618      	mov	r0, r3
 81018dc:	370c      	adds	r7, #12
 81018de:	46bd      	mov	sp, r7
 81018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81018e4:	4770      	bx	lr
 81018e6:	bf00      	nop
 81018e8:	10000134 	.word	0x10000134

081018ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 81018ec:	b580      	push	{r7, lr}
 81018ee:	b082      	sub	sp, #8
 81018f0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 81018f2:	f3ef 8305 	mrs	r3, IPSR
 81018f6:	603b      	str	r3, [r7, #0]
  return(result);
 81018f8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 81018fa:	2b00      	cmp	r3, #0
 81018fc:	d003      	beq.n	8101906 <osKernelStart+0x1a>
    stat = osErrorISR;
 81018fe:	f06f 0305 	mvn.w	r3, #5
 8101902:	607b      	str	r3, [r7, #4]
 8101904:	e010      	b.n	8101928 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8101906:	4b0b      	ldr	r3, [pc, #44]	; (8101934 <osKernelStart+0x48>)
 8101908:	681b      	ldr	r3, [r3, #0]
 810190a:	2b01      	cmp	r3, #1
 810190c:	d109      	bne.n	8101922 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 810190e:	f7ff ffbf 	bl	8101890 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8101912:	4b08      	ldr	r3, [pc, #32]	; (8101934 <osKernelStart+0x48>)
 8101914:	2202      	movs	r2, #2
 8101916:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8101918:	f001 fcb6 	bl	8103288 <vTaskStartScheduler>
      stat = osOK;
 810191c:	2300      	movs	r3, #0
 810191e:	607b      	str	r3, [r7, #4]
 8101920:	e002      	b.n	8101928 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8101922:	f04f 33ff 	mov.w	r3, #4294967295
 8101926:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8101928:	687b      	ldr	r3, [r7, #4]
}
 810192a:	4618      	mov	r0, r3
 810192c:	3708      	adds	r7, #8
 810192e:	46bd      	mov	sp, r7
 8101930:	bd80      	pop	{r7, pc}
 8101932:	bf00      	nop
 8101934:	10000134 	.word	0x10000134

08101938 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8101938:	b580      	push	{r7, lr}
 810193a:	b08e      	sub	sp, #56	; 0x38
 810193c:	af04      	add	r7, sp, #16
 810193e:	60f8      	str	r0, [r7, #12]
 8101940:	60b9      	str	r1, [r7, #8]
 8101942:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8101944:	2300      	movs	r3, #0
 8101946:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8101948:	f3ef 8305 	mrs	r3, IPSR
 810194c:	617b      	str	r3, [r7, #20]
  return(result);
 810194e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8101950:	2b00      	cmp	r3, #0
 8101952:	d17f      	bne.n	8101a54 <osThreadNew+0x11c>
 8101954:	68fb      	ldr	r3, [r7, #12]
 8101956:	2b00      	cmp	r3, #0
 8101958:	d07c      	beq.n	8101a54 <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 810195a:	f44f 7380 	mov.w	r3, #256	; 0x100
 810195e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8101960:	2318      	movs	r3, #24
 8101962:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8101964:	2300      	movs	r3, #0
 8101966:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8101968:	f04f 33ff 	mov.w	r3, #4294967295
 810196c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 810196e:	687b      	ldr	r3, [r7, #4]
 8101970:	2b00      	cmp	r3, #0
 8101972:	d045      	beq.n	8101a00 <osThreadNew+0xc8>
      if (attr->name != NULL) {
 8101974:	687b      	ldr	r3, [r7, #4]
 8101976:	681b      	ldr	r3, [r3, #0]
 8101978:	2b00      	cmp	r3, #0
 810197a:	d002      	beq.n	8101982 <osThreadNew+0x4a>
        name = attr->name;
 810197c:	687b      	ldr	r3, [r7, #4]
 810197e:	681b      	ldr	r3, [r3, #0]
 8101980:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8101982:	687b      	ldr	r3, [r7, #4]
 8101984:	699b      	ldr	r3, [r3, #24]
 8101986:	2b00      	cmp	r3, #0
 8101988:	d002      	beq.n	8101990 <osThreadNew+0x58>
        prio = (UBaseType_t)attr->priority;
 810198a:	687b      	ldr	r3, [r7, #4]
 810198c:	699b      	ldr	r3, [r3, #24]
 810198e:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8101990:	69fb      	ldr	r3, [r7, #28]
 8101992:	2b00      	cmp	r3, #0
 8101994:	d008      	beq.n	81019a8 <osThreadNew+0x70>
 8101996:	69fb      	ldr	r3, [r7, #28]
 8101998:	2b38      	cmp	r3, #56	; 0x38
 810199a:	d805      	bhi.n	81019a8 <osThreadNew+0x70>
 810199c:	687b      	ldr	r3, [r7, #4]
 810199e:	685b      	ldr	r3, [r3, #4]
 81019a0:	f003 0301 	and.w	r3, r3, #1
 81019a4:	2b00      	cmp	r3, #0
 81019a6:	d001      	beq.n	81019ac <osThreadNew+0x74>
        return (NULL);
 81019a8:	2300      	movs	r3, #0
 81019aa:	e054      	b.n	8101a56 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 81019ac:	687b      	ldr	r3, [r7, #4]
 81019ae:	695b      	ldr	r3, [r3, #20]
 81019b0:	2b00      	cmp	r3, #0
 81019b2:	d003      	beq.n	81019bc <osThreadNew+0x84>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 81019b4:	687b      	ldr	r3, [r7, #4]
 81019b6:	695b      	ldr	r3, [r3, #20]
 81019b8:	089b      	lsrs	r3, r3, #2
 81019ba:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 81019bc:	687b      	ldr	r3, [r7, #4]
 81019be:	689b      	ldr	r3, [r3, #8]
 81019c0:	2b00      	cmp	r3, #0
 81019c2:	d00e      	beq.n	81019e2 <osThreadNew+0xaa>
 81019c4:	687b      	ldr	r3, [r7, #4]
 81019c6:	68db      	ldr	r3, [r3, #12]
 81019c8:	2bbb      	cmp	r3, #187	; 0xbb
 81019ca:	d90a      	bls.n	81019e2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 81019cc:	687b      	ldr	r3, [r7, #4]
 81019ce:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 81019d0:	2b00      	cmp	r3, #0
 81019d2:	d006      	beq.n	81019e2 <osThreadNew+0xaa>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 81019d4:	687b      	ldr	r3, [r7, #4]
 81019d6:	695b      	ldr	r3, [r3, #20]
 81019d8:	2b00      	cmp	r3, #0
 81019da:	d002      	beq.n	81019e2 <osThreadNew+0xaa>
        mem = 1;
 81019dc:	2301      	movs	r3, #1
 81019de:	61bb      	str	r3, [r7, #24]
 81019e0:	e010      	b.n	8101a04 <osThreadNew+0xcc>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 81019e2:	687b      	ldr	r3, [r7, #4]
 81019e4:	689b      	ldr	r3, [r3, #8]
 81019e6:	2b00      	cmp	r3, #0
 81019e8:	d10c      	bne.n	8101a04 <osThreadNew+0xcc>
 81019ea:	687b      	ldr	r3, [r7, #4]
 81019ec:	68db      	ldr	r3, [r3, #12]
 81019ee:	2b00      	cmp	r3, #0
 81019f0:	d108      	bne.n	8101a04 <osThreadNew+0xcc>
 81019f2:	687b      	ldr	r3, [r7, #4]
 81019f4:	691b      	ldr	r3, [r3, #16]
 81019f6:	2b00      	cmp	r3, #0
 81019f8:	d104      	bne.n	8101a04 <osThreadNew+0xcc>
          mem = 0;
 81019fa:	2300      	movs	r3, #0
 81019fc:	61bb      	str	r3, [r7, #24]
 81019fe:	e001      	b.n	8101a04 <osThreadNew+0xcc>
        }
      }
    }
    else {
      mem = 0;
 8101a00:	2300      	movs	r3, #0
 8101a02:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8101a04:	69bb      	ldr	r3, [r7, #24]
 8101a06:	2b01      	cmp	r3, #1
 8101a08:	d110      	bne.n	8101a2c <osThreadNew+0xf4>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8101a0a:	687b      	ldr	r3, [r7, #4]
 8101a0c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8101a0e:	687a      	ldr	r2, [r7, #4]
 8101a10:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8101a12:	9202      	str	r2, [sp, #8]
 8101a14:	9301      	str	r3, [sp, #4]
 8101a16:	69fb      	ldr	r3, [r7, #28]
 8101a18:	9300      	str	r3, [sp, #0]
 8101a1a:	68bb      	ldr	r3, [r7, #8]
 8101a1c:	6a3a      	ldr	r2, [r7, #32]
 8101a1e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8101a20:	68f8      	ldr	r0, [r7, #12]
 8101a22:	f001 fa45 	bl	8102eb0 <xTaskCreateStatic>
 8101a26:	4603      	mov	r3, r0
 8101a28:	613b      	str	r3, [r7, #16]
 8101a2a:	e013      	b.n	8101a54 <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 8101a2c:	69bb      	ldr	r3, [r7, #24]
 8101a2e:	2b00      	cmp	r3, #0
 8101a30:	d110      	bne.n	8101a54 <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8101a32:	6a3b      	ldr	r3, [r7, #32]
 8101a34:	b29a      	uxth	r2, r3
 8101a36:	f107 0310 	add.w	r3, r7, #16
 8101a3a:	9301      	str	r3, [sp, #4]
 8101a3c:	69fb      	ldr	r3, [r7, #28]
 8101a3e:	9300      	str	r3, [sp, #0]
 8101a40:	68bb      	ldr	r3, [r7, #8]
 8101a42:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8101a44:	68f8      	ldr	r0, [r7, #12]
 8101a46:	f001 fa90 	bl	8102f6a <xTaskCreate>
 8101a4a:	4603      	mov	r3, r0
 8101a4c:	2b01      	cmp	r3, #1
 8101a4e:	d001      	beq.n	8101a54 <osThreadNew+0x11c>
            hTask = NULL;
 8101a50:	2300      	movs	r3, #0
 8101a52:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8101a54:	693b      	ldr	r3, [r7, #16]
}
 8101a56:	4618      	mov	r0, r3
 8101a58:	3728      	adds	r7, #40	; 0x28
 8101a5a:	46bd      	mov	sp, r7
 8101a5c:	bd80      	pop	{r7, pc}

08101a5e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8101a5e:	b580      	push	{r7, lr}
 8101a60:	b084      	sub	sp, #16
 8101a62:	af00      	add	r7, sp, #0
 8101a64:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8101a66:	f3ef 8305 	mrs	r3, IPSR
 8101a6a:	60bb      	str	r3, [r7, #8]
  return(result);
 8101a6c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8101a6e:	2b00      	cmp	r3, #0
 8101a70:	d003      	beq.n	8101a7a <osDelay+0x1c>
    stat = osErrorISR;
 8101a72:	f06f 0305 	mvn.w	r3, #5
 8101a76:	60fb      	str	r3, [r7, #12]
 8101a78:	e007      	b.n	8101a8a <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8101a7a:	2300      	movs	r3, #0
 8101a7c:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8101a7e:	687b      	ldr	r3, [r7, #4]
 8101a80:	2b00      	cmp	r3, #0
 8101a82:	d002      	beq.n	8101a8a <osDelay+0x2c>
      vTaskDelay(ticks);
 8101a84:	6878      	ldr	r0, [r7, #4]
 8101a86:	f001 fbcb 	bl	8103220 <vTaskDelay>
    }
  }

  return (stat);
 8101a8a:	68fb      	ldr	r3, [r7, #12]
}
 8101a8c:	4618      	mov	r0, r3
 8101a8e:	3710      	adds	r7, #16
 8101a90:	46bd      	mov	sp, r7
 8101a92:	bd80      	pop	{r7, pc}

08101a94 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8101a94:	b480      	push	{r7}
 8101a96:	b085      	sub	sp, #20
 8101a98:	af00      	add	r7, sp, #0
 8101a9a:	60f8      	str	r0, [r7, #12]
 8101a9c:	60b9      	str	r1, [r7, #8]
 8101a9e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8101aa0:	68fb      	ldr	r3, [r7, #12]
 8101aa2:	4a07      	ldr	r2, [pc, #28]	; (8101ac0 <vApplicationGetIdleTaskMemory+0x2c>)
 8101aa4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8101aa6:	68bb      	ldr	r3, [r7, #8]
 8101aa8:	4a06      	ldr	r2, [pc, #24]	; (8101ac4 <vApplicationGetIdleTaskMemory+0x30>)
 8101aaa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8101aac:	687b      	ldr	r3, [r7, #4]
 8101aae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8101ab2:	601a      	str	r2, [r3, #0]
}
 8101ab4:	bf00      	nop
 8101ab6:	3714      	adds	r7, #20
 8101ab8:	46bd      	mov	sp, r7
 8101aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101abe:	4770      	bx	lr
 8101ac0:	10000138 	.word	0x10000138
 8101ac4:	100001f4 	.word	0x100001f4

08101ac8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8101ac8:	b480      	push	{r7}
 8101aca:	b085      	sub	sp, #20
 8101acc:	af00      	add	r7, sp, #0
 8101ace:	60f8      	str	r0, [r7, #12]
 8101ad0:	60b9      	str	r1, [r7, #8]
 8101ad2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8101ad4:	68fb      	ldr	r3, [r7, #12]
 8101ad6:	4a07      	ldr	r2, [pc, #28]	; (8101af4 <vApplicationGetTimerTaskMemory+0x2c>)
 8101ad8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8101ada:	68bb      	ldr	r3, [r7, #8]
 8101adc:	4a06      	ldr	r2, [pc, #24]	; (8101af8 <vApplicationGetTimerTaskMemory+0x30>)
 8101ade:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8101ae0:	687b      	ldr	r3, [r7, #4]
 8101ae2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8101ae6:	601a      	str	r2, [r3, #0]
}
 8101ae8:	bf00      	nop
 8101aea:	3714      	adds	r7, #20
 8101aec:	46bd      	mov	sp, r7
 8101aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101af2:	4770      	bx	lr
 8101af4:	100005f4 	.word	0x100005f4
 8101af8:	100006b0 	.word	0x100006b0

08101afc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8101afc:	b580      	push	{r7, lr}
 8101afe:	b08a      	sub	sp, #40	; 0x28
 8101b00:	af00      	add	r7, sp, #0
 8101b02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8101b04:	2300      	movs	r3, #0
 8101b06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8101b08:	f001 fc2e 	bl	8103368 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8101b0c:	4b5b      	ldr	r3, [pc, #364]	; (8101c7c <pvPortMalloc+0x180>)
 8101b0e:	681b      	ldr	r3, [r3, #0]
 8101b10:	2b00      	cmp	r3, #0
 8101b12:	d101      	bne.n	8101b18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8101b14:	f000 f920 	bl	8101d58 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8101b18:	4b59      	ldr	r3, [pc, #356]	; (8101c80 <pvPortMalloc+0x184>)
 8101b1a:	681a      	ldr	r2, [r3, #0]
 8101b1c:	687b      	ldr	r3, [r7, #4]
 8101b1e:	4013      	ands	r3, r2
 8101b20:	2b00      	cmp	r3, #0
 8101b22:	f040 8093 	bne.w	8101c4c <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8101b26:	687b      	ldr	r3, [r7, #4]
 8101b28:	2b00      	cmp	r3, #0
 8101b2a:	d01d      	beq.n	8101b68 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8101b2c:	2208      	movs	r2, #8
 8101b2e:	687b      	ldr	r3, [r7, #4]
 8101b30:	4413      	add	r3, r2
 8101b32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8101b34:	687b      	ldr	r3, [r7, #4]
 8101b36:	f003 0307 	and.w	r3, r3, #7
 8101b3a:	2b00      	cmp	r3, #0
 8101b3c:	d014      	beq.n	8101b68 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8101b3e:	687b      	ldr	r3, [r7, #4]
 8101b40:	f023 0307 	bic.w	r3, r3, #7
 8101b44:	3308      	adds	r3, #8
 8101b46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8101b48:	687b      	ldr	r3, [r7, #4]
 8101b4a:	f003 0307 	and.w	r3, r3, #7
 8101b4e:	2b00      	cmp	r3, #0
 8101b50:	d00a      	beq.n	8101b68 <pvPortMalloc+0x6c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8101b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101b56:	f383 8811 	msr	BASEPRI, r3
 8101b5a:	f3bf 8f6f 	isb	sy
 8101b5e:	f3bf 8f4f 	dsb	sy
 8101b62:	617b      	str	r3, [r7, #20]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8101b64:	bf00      	nop
 8101b66:	e7fe      	b.n	8101b66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8101b68:	687b      	ldr	r3, [r7, #4]
 8101b6a:	2b00      	cmp	r3, #0
 8101b6c:	d06e      	beq.n	8101c4c <pvPortMalloc+0x150>
 8101b6e:	4b45      	ldr	r3, [pc, #276]	; (8101c84 <pvPortMalloc+0x188>)
 8101b70:	681b      	ldr	r3, [r3, #0]
 8101b72:	687a      	ldr	r2, [r7, #4]
 8101b74:	429a      	cmp	r2, r3
 8101b76:	d869      	bhi.n	8101c4c <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8101b78:	4b43      	ldr	r3, [pc, #268]	; (8101c88 <pvPortMalloc+0x18c>)
 8101b7a:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8101b7c:	4b42      	ldr	r3, [pc, #264]	; (8101c88 <pvPortMalloc+0x18c>)
 8101b7e:	681b      	ldr	r3, [r3, #0]
 8101b80:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8101b82:	e004      	b.n	8101b8e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8101b84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b86:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8101b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b8a:	681b      	ldr	r3, [r3, #0]
 8101b8c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8101b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b90:	685b      	ldr	r3, [r3, #4]
 8101b92:	687a      	ldr	r2, [r7, #4]
 8101b94:	429a      	cmp	r2, r3
 8101b96:	d903      	bls.n	8101ba0 <pvPortMalloc+0xa4>
 8101b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101b9a:	681b      	ldr	r3, [r3, #0]
 8101b9c:	2b00      	cmp	r3, #0
 8101b9e:	d1f1      	bne.n	8101b84 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8101ba0:	4b36      	ldr	r3, [pc, #216]	; (8101c7c <pvPortMalloc+0x180>)
 8101ba2:	681b      	ldr	r3, [r3, #0]
 8101ba4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8101ba6:	429a      	cmp	r2, r3
 8101ba8:	d050      	beq.n	8101c4c <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8101baa:	6a3b      	ldr	r3, [r7, #32]
 8101bac:	681b      	ldr	r3, [r3, #0]
 8101bae:	2208      	movs	r2, #8
 8101bb0:	4413      	add	r3, r2
 8101bb2:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8101bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101bb6:	681a      	ldr	r2, [r3, #0]
 8101bb8:	6a3b      	ldr	r3, [r7, #32]
 8101bba:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8101bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101bbe:	685a      	ldr	r2, [r3, #4]
 8101bc0:	687b      	ldr	r3, [r7, #4]
 8101bc2:	1ad2      	subs	r2, r2, r3
 8101bc4:	2308      	movs	r3, #8
 8101bc6:	005b      	lsls	r3, r3, #1
 8101bc8:	429a      	cmp	r2, r3
 8101bca:	d91f      	bls.n	8101c0c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8101bcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8101bce:	687b      	ldr	r3, [r7, #4]
 8101bd0:	4413      	add	r3, r2
 8101bd2:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8101bd4:	69bb      	ldr	r3, [r7, #24]
 8101bd6:	f003 0307 	and.w	r3, r3, #7
 8101bda:	2b00      	cmp	r3, #0
 8101bdc:	d00a      	beq.n	8101bf4 <pvPortMalloc+0xf8>
	__asm volatile
 8101bde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101be2:	f383 8811 	msr	BASEPRI, r3
 8101be6:	f3bf 8f6f 	isb	sy
 8101bea:	f3bf 8f4f 	dsb	sy
 8101bee:	613b      	str	r3, [r7, #16]
}
 8101bf0:	bf00      	nop
 8101bf2:	e7fe      	b.n	8101bf2 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8101bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101bf6:	685a      	ldr	r2, [r3, #4]
 8101bf8:	687b      	ldr	r3, [r7, #4]
 8101bfa:	1ad2      	subs	r2, r2, r3
 8101bfc:	69bb      	ldr	r3, [r7, #24]
 8101bfe:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8101c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c02:	687a      	ldr	r2, [r7, #4]
 8101c04:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8101c06:	69b8      	ldr	r0, [r7, #24]
 8101c08:	f000 f908 	bl	8101e1c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8101c0c:	4b1d      	ldr	r3, [pc, #116]	; (8101c84 <pvPortMalloc+0x188>)
 8101c0e:	681a      	ldr	r2, [r3, #0]
 8101c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c12:	685b      	ldr	r3, [r3, #4]
 8101c14:	1ad3      	subs	r3, r2, r3
 8101c16:	4a1b      	ldr	r2, [pc, #108]	; (8101c84 <pvPortMalloc+0x188>)
 8101c18:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8101c1a:	4b1a      	ldr	r3, [pc, #104]	; (8101c84 <pvPortMalloc+0x188>)
 8101c1c:	681a      	ldr	r2, [r3, #0]
 8101c1e:	4b1b      	ldr	r3, [pc, #108]	; (8101c8c <pvPortMalloc+0x190>)
 8101c20:	681b      	ldr	r3, [r3, #0]
 8101c22:	429a      	cmp	r2, r3
 8101c24:	d203      	bcs.n	8101c2e <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8101c26:	4b17      	ldr	r3, [pc, #92]	; (8101c84 <pvPortMalloc+0x188>)
 8101c28:	681b      	ldr	r3, [r3, #0]
 8101c2a:	4a18      	ldr	r2, [pc, #96]	; (8101c8c <pvPortMalloc+0x190>)
 8101c2c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8101c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c30:	685a      	ldr	r2, [r3, #4]
 8101c32:	4b13      	ldr	r3, [pc, #76]	; (8101c80 <pvPortMalloc+0x184>)
 8101c34:	681b      	ldr	r3, [r3, #0]
 8101c36:	431a      	orrs	r2, r3
 8101c38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c3a:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8101c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8101c3e:	2200      	movs	r2, #0
 8101c40:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8101c42:	4b13      	ldr	r3, [pc, #76]	; (8101c90 <pvPortMalloc+0x194>)
 8101c44:	681b      	ldr	r3, [r3, #0]
 8101c46:	3301      	adds	r3, #1
 8101c48:	4a11      	ldr	r2, [pc, #68]	; (8101c90 <pvPortMalloc+0x194>)
 8101c4a:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8101c4c:	f001 fb9a 	bl	8103384 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8101c50:	69fb      	ldr	r3, [r7, #28]
 8101c52:	f003 0307 	and.w	r3, r3, #7
 8101c56:	2b00      	cmp	r3, #0
 8101c58:	d00a      	beq.n	8101c70 <pvPortMalloc+0x174>
	__asm volatile
 8101c5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101c5e:	f383 8811 	msr	BASEPRI, r3
 8101c62:	f3bf 8f6f 	isb	sy
 8101c66:	f3bf 8f4f 	dsb	sy
 8101c6a:	60fb      	str	r3, [r7, #12]
}
 8101c6c:	bf00      	nop
 8101c6e:	e7fe      	b.n	8101c6e <pvPortMalloc+0x172>
	return pvReturn;
 8101c70:	69fb      	ldr	r3, [r7, #28]
}
 8101c72:	4618      	mov	r0, r3
 8101c74:	3728      	adds	r7, #40	; 0x28
 8101c76:	46bd      	mov	sp, r7
 8101c78:	bd80      	pop	{r7, pc}
 8101c7a:	bf00      	nop
 8101c7c:	10004ab8 	.word	0x10004ab8
 8101c80:	10004acc 	.word	0x10004acc
 8101c84:	10004abc 	.word	0x10004abc
 8101c88:	10004ab0 	.word	0x10004ab0
 8101c8c:	10004ac0 	.word	0x10004ac0
 8101c90:	10004ac4 	.word	0x10004ac4

08101c94 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8101c94:	b580      	push	{r7, lr}
 8101c96:	b086      	sub	sp, #24
 8101c98:	af00      	add	r7, sp, #0
 8101c9a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8101c9c:	687b      	ldr	r3, [r7, #4]
 8101c9e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8101ca0:	687b      	ldr	r3, [r7, #4]
 8101ca2:	2b00      	cmp	r3, #0
 8101ca4:	d04d      	beq.n	8101d42 <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8101ca6:	2308      	movs	r3, #8
 8101ca8:	425b      	negs	r3, r3
 8101caa:	697a      	ldr	r2, [r7, #20]
 8101cac:	4413      	add	r3, r2
 8101cae:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8101cb0:	697b      	ldr	r3, [r7, #20]
 8101cb2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8101cb4:	693b      	ldr	r3, [r7, #16]
 8101cb6:	685a      	ldr	r2, [r3, #4]
 8101cb8:	4b24      	ldr	r3, [pc, #144]	; (8101d4c <vPortFree+0xb8>)
 8101cba:	681b      	ldr	r3, [r3, #0]
 8101cbc:	4013      	ands	r3, r2
 8101cbe:	2b00      	cmp	r3, #0
 8101cc0:	d10a      	bne.n	8101cd8 <vPortFree+0x44>
	__asm volatile
 8101cc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101cc6:	f383 8811 	msr	BASEPRI, r3
 8101cca:	f3bf 8f6f 	isb	sy
 8101cce:	f3bf 8f4f 	dsb	sy
 8101cd2:	60fb      	str	r3, [r7, #12]
}
 8101cd4:	bf00      	nop
 8101cd6:	e7fe      	b.n	8101cd6 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8101cd8:	693b      	ldr	r3, [r7, #16]
 8101cda:	681b      	ldr	r3, [r3, #0]
 8101cdc:	2b00      	cmp	r3, #0
 8101cde:	d00a      	beq.n	8101cf6 <vPortFree+0x62>
	__asm volatile
 8101ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8101ce4:	f383 8811 	msr	BASEPRI, r3
 8101ce8:	f3bf 8f6f 	isb	sy
 8101cec:	f3bf 8f4f 	dsb	sy
 8101cf0:	60bb      	str	r3, [r7, #8]
}
 8101cf2:	bf00      	nop
 8101cf4:	e7fe      	b.n	8101cf4 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8101cf6:	693b      	ldr	r3, [r7, #16]
 8101cf8:	685a      	ldr	r2, [r3, #4]
 8101cfa:	4b14      	ldr	r3, [pc, #80]	; (8101d4c <vPortFree+0xb8>)
 8101cfc:	681b      	ldr	r3, [r3, #0]
 8101cfe:	4013      	ands	r3, r2
 8101d00:	2b00      	cmp	r3, #0
 8101d02:	d01e      	beq.n	8101d42 <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8101d04:	693b      	ldr	r3, [r7, #16]
 8101d06:	681b      	ldr	r3, [r3, #0]
 8101d08:	2b00      	cmp	r3, #0
 8101d0a:	d11a      	bne.n	8101d42 <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8101d0c:	693b      	ldr	r3, [r7, #16]
 8101d0e:	685a      	ldr	r2, [r3, #4]
 8101d10:	4b0e      	ldr	r3, [pc, #56]	; (8101d4c <vPortFree+0xb8>)
 8101d12:	681b      	ldr	r3, [r3, #0]
 8101d14:	43db      	mvns	r3, r3
 8101d16:	401a      	ands	r2, r3
 8101d18:	693b      	ldr	r3, [r7, #16]
 8101d1a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8101d1c:	f001 fb24 	bl	8103368 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8101d20:	693b      	ldr	r3, [r7, #16]
 8101d22:	685a      	ldr	r2, [r3, #4]
 8101d24:	4b0a      	ldr	r3, [pc, #40]	; (8101d50 <vPortFree+0xbc>)
 8101d26:	681b      	ldr	r3, [r3, #0]
 8101d28:	4413      	add	r3, r2
 8101d2a:	4a09      	ldr	r2, [pc, #36]	; (8101d50 <vPortFree+0xbc>)
 8101d2c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8101d2e:	6938      	ldr	r0, [r7, #16]
 8101d30:	f000 f874 	bl	8101e1c <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8101d34:	4b07      	ldr	r3, [pc, #28]	; (8101d54 <vPortFree+0xc0>)
 8101d36:	681b      	ldr	r3, [r3, #0]
 8101d38:	3301      	adds	r3, #1
 8101d3a:	4a06      	ldr	r2, [pc, #24]	; (8101d54 <vPortFree+0xc0>)
 8101d3c:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8101d3e:	f001 fb21 	bl	8103384 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8101d42:	bf00      	nop
 8101d44:	3718      	adds	r7, #24
 8101d46:	46bd      	mov	sp, r7
 8101d48:	bd80      	pop	{r7, pc}
 8101d4a:	bf00      	nop
 8101d4c:	10004acc 	.word	0x10004acc
 8101d50:	10004abc 	.word	0x10004abc
 8101d54:	10004ac8 	.word	0x10004ac8

08101d58 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8101d58:	b480      	push	{r7}
 8101d5a:	b085      	sub	sp, #20
 8101d5c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8101d5e:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8101d62:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8101d64:	4b27      	ldr	r3, [pc, #156]	; (8101e04 <prvHeapInit+0xac>)
 8101d66:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8101d68:	68fb      	ldr	r3, [r7, #12]
 8101d6a:	f003 0307 	and.w	r3, r3, #7
 8101d6e:	2b00      	cmp	r3, #0
 8101d70:	d00c      	beq.n	8101d8c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8101d72:	68fb      	ldr	r3, [r7, #12]
 8101d74:	3307      	adds	r3, #7
 8101d76:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8101d78:	68fb      	ldr	r3, [r7, #12]
 8101d7a:	f023 0307 	bic.w	r3, r3, #7
 8101d7e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8101d80:	68ba      	ldr	r2, [r7, #8]
 8101d82:	68fb      	ldr	r3, [r7, #12]
 8101d84:	1ad3      	subs	r3, r2, r3
 8101d86:	4a1f      	ldr	r2, [pc, #124]	; (8101e04 <prvHeapInit+0xac>)
 8101d88:	4413      	add	r3, r2
 8101d8a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8101d8c:	68fb      	ldr	r3, [r7, #12]
 8101d8e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8101d90:	4a1d      	ldr	r2, [pc, #116]	; (8101e08 <prvHeapInit+0xb0>)
 8101d92:	687b      	ldr	r3, [r7, #4]
 8101d94:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8101d96:	4b1c      	ldr	r3, [pc, #112]	; (8101e08 <prvHeapInit+0xb0>)
 8101d98:	2200      	movs	r2, #0
 8101d9a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8101d9c:	687b      	ldr	r3, [r7, #4]
 8101d9e:	68ba      	ldr	r2, [r7, #8]
 8101da0:	4413      	add	r3, r2
 8101da2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8101da4:	2208      	movs	r2, #8
 8101da6:	68fb      	ldr	r3, [r7, #12]
 8101da8:	1a9b      	subs	r3, r3, r2
 8101daa:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8101dac:	68fb      	ldr	r3, [r7, #12]
 8101dae:	f023 0307 	bic.w	r3, r3, #7
 8101db2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8101db4:	68fb      	ldr	r3, [r7, #12]
 8101db6:	4a15      	ldr	r2, [pc, #84]	; (8101e0c <prvHeapInit+0xb4>)
 8101db8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8101dba:	4b14      	ldr	r3, [pc, #80]	; (8101e0c <prvHeapInit+0xb4>)
 8101dbc:	681b      	ldr	r3, [r3, #0]
 8101dbe:	2200      	movs	r2, #0
 8101dc0:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8101dc2:	4b12      	ldr	r3, [pc, #72]	; (8101e0c <prvHeapInit+0xb4>)
 8101dc4:	681b      	ldr	r3, [r3, #0]
 8101dc6:	2200      	movs	r2, #0
 8101dc8:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8101dca:	687b      	ldr	r3, [r7, #4]
 8101dcc:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8101dce:	683b      	ldr	r3, [r7, #0]
 8101dd0:	68fa      	ldr	r2, [r7, #12]
 8101dd2:	1ad2      	subs	r2, r2, r3
 8101dd4:	683b      	ldr	r3, [r7, #0]
 8101dd6:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8101dd8:	4b0c      	ldr	r3, [pc, #48]	; (8101e0c <prvHeapInit+0xb4>)
 8101dda:	681a      	ldr	r2, [r3, #0]
 8101ddc:	683b      	ldr	r3, [r7, #0]
 8101dde:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8101de0:	683b      	ldr	r3, [r7, #0]
 8101de2:	685b      	ldr	r3, [r3, #4]
 8101de4:	4a0a      	ldr	r2, [pc, #40]	; (8101e10 <prvHeapInit+0xb8>)
 8101de6:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8101de8:	683b      	ldr	r3, [r7, #0]
 8101dea:	685b      	ldr	r3, [r3, #4]
 8101dec:	4a09      	ldr	r2, [pc, #36]	; (8101e14 <prvHeapInit+0xbc>)
 8101dee:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8101df0:	4b09      	ldr	r3, [pc, #36]	; (8101e18 <prvHeapInit+0xc0>)
 8101df2:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8101df6:	601a      	str	r2, [r3, #0]
}
 8101df8:	bf00      	nop
 8101dfa:	3714      	adds	r7, #20
 8101dfc:	46bd      	mov	sp, r7
 8101dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e02:	4770      	bx	lr
 8101e04:	10000eb0 	.word	0x10000eb0
 8101e08:	10004ab0 	.word	0x10004ab0
 8101e0c:	10004ab8 	.word	0x10004ab8
 8101e10:	10004ac0 	.word	0x10004ac0
 8101e14:	10004abc 	.word	0x10004abc
 8101e18:	10004acc 	.word	0x10004acc

08101e1c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8101e1c:	b480      	push	{r7}
 8101e1e:	b085      	sub	sp, #20
 8101e20:	af00      	add	r7, sp, #0
 8101e22:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8101e24:	4b28      	ldr	r3, [pc, #160]	; (8101ec8 <prvInsertBlockIntoFreeList+0xac>)
 8101e26:	60fb      	str	r3, [r7, #12]
 8101e28:	e002      	b.n	8101e30 <prvInsertBlockIntoFreeList+0x14>
 8101e2a:	68fb      	ldr	r3, [r7, #12]
 8101e2c:	681b      	ldr	r3, [r3, #0]
 8101e2e:	60fb      	str	r3, [r7, #12]
 8101e30:	68fb      	ldr	r3, [r7, #12]
 8101e32:	681b      	ldr	r3, [r3, #0]
 8101e34:	687a      	ldr	r2, [r7, #4]
 8101e36:	429a      	cmp	r2, r3
 8101e38:	d8f7      	bhi.n	8101e2a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8101e3a:	68fb      	ldr	r3, [r7, #12]
 8101e3c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8101e3e:	68fb      	ldr	r3, [r7, #12]
 8101e40:	685b      	ldr	r3, [r3, #4]
 8101e42:	68ba      	ldr	r2, [r7, #8]
 8101e44:	4413      	add	r3, r2
 8101e46:	687a      	ldr	r2, [r7, #4]
 8101e48:	429a      	cmp	r2, r3
 8101e4a:	d108      	bne.n	8101e5e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8101e4c:	68fb      	ldr	r3, [r7, #12]
 8101e4e:	685a      	ldr	r2, [r3, #4]
 8101e50:	687b      	ldr	r3, [r7, #4]
 8101e52:	685b      	ldr	r3, [r3, #4]
 8101e54:	441a      	add	r2, r3
 8101e56:	68fb      	ldr	r3, [r7, #12]
 8101e58:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8101e5a:	68fb      	ldr	r3, [r7, #12]
 8101e5c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8101e5e:	687b      	ldr	r3, [r7, #4]
 8101e60:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8101e62:	687b      	ldr	r3, [r7, #4]
 8101e64:	685b      	ldr	r3, [r3, #4]
 8101e66:	68ba      	ldr	r2, [r7, #8]
 8101e68:	441a      	add	r2, r3
 8101e6a:	68fb      	ldr	r3, [r7, #12]
 8101e6c:	681b      	ldr	r3, [r3, #0]
 8101e6e:	429a      	cmp	r2, r3
 8101e70:	d118      	bne.n	8101ea4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8101e72:	68fb      	ldr	r3, [r7, #12]
 8101e74:	681a      	ldr	r2, [r3, #0]
 8101e76:	4b15      	ldr	r3, [pc, #84]	; (8101ecc <prvInsertBlockIntoFreeList+0xb0>)
 8101e78:	681b      	ldr	r3, [r3, #0]
 8101e7a:	429a      	cmp	r2, r3
 8101e7c:	d00d      	beq.n	8101e9a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8101e7e:	687b      	ldr	r3, [r7, #4]
 8101e80:	685a      	ldr	r2, [r3, #4]
 8101e82:	68fb      	ldr	r3, [r7, #12]
 8101e84:	681b      	ldr	r3, [r3, #0]
 8101e86:	685b      	ldr	r3, [r3, #4]
 8101e88:	441a      	add	r2, r3
 8101e8a:	687b      	ldr	r3, [r7, #4]
 8101e8c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8101e8e:	68fb      	ldr	r3, [r7, #12]
 8101e90:	681b      	ldr	r3, [r3, #0]
 8101e92:	681a      	ldr	r2, [r3, #0]
 8101e94:	687b      	ldr	r3, [r7, #4]
 8101e96:	601a      	str	r2, [r3, #0]
 8101e98:	e008      	b.n	8101eac <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8101e9a:	4b0c      	ldr	r3, [pc, #48]	; (8101ecc <prvInsertBlockIntoFreeList+0xb0>)
 8101e9c:	681a      	ldr	r2, [r3, #0]
 8101e9e:	687b      	ldr	r3, [r7, #4]
 8101ea0:	601a      	str	r2, [r3, #0]
 8101ea2:	e003      	b.n	8101eac <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8101ea4:	68fb      	ldr	r3, [r7, #12]
 8101ea6:	681a      	ldr	r2, [r3, #0]
 8101ea8:	687b      	ldr	r3, [r7, #4]
 8101eaa:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8101eac:	68fa      	ldr	r2, [r7, #12]
 8101eae:	687b      	ldr	r3, [r7, #4]
 8101eb0:	429a      	cmp	r2, r3
 8101eb2:	d002      	beq.n	8101eba <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8101eb4:	68fb      	ldr	r3, [r7, #12]
 8101eb6:	687a      	ldr	r2, [r7, #4]
 8101eb8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8101eba:	bf00      	nop
 8101ebc:	3714      	adds	r7, #20
 8101ebe:	46bd      	mov	sp, r7
 8101ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ec4:	4770      	bx	lr
 8101ec6:	bf00      	nop
 8101ec8:	10004ab0 	.word	0x10004ab0
 8101ecc:	10004ab8 	.word	0x10004ab8

08101ed0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8101ed0:	b480      	push	{r7}
 8101ed2:	b083      	sub	sp, #12
 8101ed4:	af00      	add	r7, sp, #0
 8101ed6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8101ed8:	687b      	ldr	r3, [r7, #4]
 8101eda:	f103 0208 	add.w	r2, r3, #8
 8101ede:	687b      	ldr	r3, [r7, #4]
 8101ee0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8101ee2:	687b      	ldr	r3, [r7, #4]
 8101ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8101ee8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8101eea:	687b      	ldr	r3, [r7, #4]
 8101eec:	f103 0208 	add.w	r2, r3, #8
 8101ef0:	687b      	ldr	r3, [r7, #4]
 8101ef2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8101ef4:	687b      	ldr	r3, [r7, #4]
 8101ef6:	f103 0208 	add.w	r2, r3, #8
 8101efa:	687b      	ldr	r3, [r7, #4]
 8101efc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8101efe:	687b      	ldr	r3, [r7, #4]
 8101f00:	2200      	movs	r2, #0
 8101f02:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8101f04:	bf00      	nop
 8101f06:	370c      	adds	r7, #12
 8101f08:	46bd      	mov	sp, r7
 8101f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f0e:	4770      	bx	lr

08101f10 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8101f10:	b480      	push	{r7}
 8101f12:	b083      	sub	sp, #12
 8101f14:	af00      	add	r7, sp, #0
 8101f16:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8101f18:	687b      	ldr	r3, [r7, #4]
 8101f1a:	2200      	movs	r2, #0
 8101f1c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8101f1e:	bf00      	nop
 8101f20:	370c      	adds	r7, #12
 8101f22:	46bd      	mov	sp, r7
 8101f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f28:	4770      	bx	lr

08101f2a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8101f2a:	b480      	push	{r7}
 8101f2c:	b085      	sub	sp, #20
 8101f2e:	af00      	add	r7, sp, #0
 8101f30:	6078      	str	r0, [r7, #4]
 8101f32:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8101f34:	687b      	ldr	r3, [r7, #4]
 8101f36:	685b      	ldr	r3, [r3, #4]
 8101f38:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8101f3a:	683b      	ldr	r3, [r7, #0]
 8101f3c:	68fa      	ldr	r2, [r7, #12]
 8101f3e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8101f40:	68fb      	ldr	r3, [r7, #12]
 8101f42:	689a      	ldr	r2, [r3, #8]
 8101f44:	683b      	ldr	r3, [r7, #0]
 8101f46:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8101f48:	68fb      	ldr	r3, [r7, #12]
 8101f4a:	689b      	ldr	r3, [r3, #8]
 8101f4c:	683a      	ldr	r2, [r7, #0]
 8101f4e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8101f50:	68fb      	ldr	r3, [r7, #12]
 8101f52:	683a      	ldr	r2, [r7, #0]
 8101f54:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8101f56:	683b      	ldr	r3, [r7, #0]
 8101f58:	687a      	ldr	r2, [r7, #4]
 8101f5a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8101f5c:	687b      	ldr	r3, [r7, #4]
 8101f5e:	681b      	ldr	r3, [r3, #0]
 8101f60:	1c5a      	adds	r2, r3, #1
 8101f62:	687b      	ldr	r3, [r7, #4]
 8101f64:	601a      	str	r2, [r3, #0]
}
 8101f66:	bf00      	nop
 8101f68:	3714      	adds	r7, #20
 8101f6a:	46bd      	mov	sp, r7
 8101f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101f70:	4770      	bx	lr

08101f72 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8101f72:	b480      	push	{r7}
 8101f74:	b085      	sub	sp, #20
 8101f76:	af00      	add	r7, sp, #0
 8101f78:	6078      	str	r0, [r7, #4]
 8101f7a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8101f7c:	683b      	ldr	r3, [r7, #0]
 8101f7e:	681b      	ldr	r3, [r3, #0]
 8101f80:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8101f82:	68bb      	ldr	r3, [r7, #8]
 8101f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101f88:	d103      	bne.n	8101f92 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8101f8a:	687b      	ldr	r3, [r7, #4]
 8101f8c:	691b      	ldr	r3, [r3, #16]
 8101f8e:	60fb      	str	r3, [r7, #12]
 8101f90:	e00c      	b.n	8101fac <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8101f92:	687b      	ldr	r3, [r7, #4]
 8101f94:	3308      	adds	r3, #8
 8101f96:	60fb      	str	r3, [r7, #12]
 8101f98:	e002      	b.n	8101fa0 <vListInsert+0x2e>
 8101f9a:	68fb      	ldr	r3, [r7, #12]
 8101f9c:	685b      	ldr	r3, [r3, #4]
 8101f9e:	60fb      	str	r3, [r7, #12]
 8101fa0:	68fb      	ldr	r3, [r7, #12]
 8101fa2:	685b      	ldr	r3, [r3, #4]
 8101fa4:	681b      	ldr	r3, [r3, #0]
 8101fa6:	68ba      	ldr	r2, [r7, #8]
 8101fa8:	429a      	cmp	r2, r3
 8101faa:	d2f6      	bcs.n	8101f9a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8101fac:	68fb      	ldr	r3, [r7, #12]
 8101fae:	685a      	ldr	r2, [r3, #4]
 8101fb0:	683b      	ldr	r3, [r7, #0]
 8101fb2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8101fb4:	683b      	ldr	r3, [r7, #0]
 8101fb6:	685b      	ldr	r3, [r3, #4]
 8101fb8:	683a      	ldr	r2, [r7, #0]
 8101fba:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8101fbc:	683b      	ldr	r3, [r7, #0]
 8101fbe:	68fa      	ldr	r2, [r7, #12]
 8101fc0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8101fc2:	68fb      	ldr	r3, [r7, #12]
 8101fc4:	683a      	ldr	r2, [r7, #0]
 8101fc6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8101fc8:	683b      	ldr	r3, [r7, #0]
 8101fca:	687a      	ldr	r2, [r7, #4]
 8101fcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8101fce:	687b      	ldr	r3, [r7, #4]
 8101fd0:	681b      	ldr	r3, [r3, #0]
 8101fd2:	1c5a      	adds	r2, r3, #1
 8101fd4:	687b      	ldr	r3, [r7, #4]
 8101fd6:	601a      	str	r2, [r3, #0]
}
 8101fd8:	bf00      	nop
 8101fda:	3714      	adds	r7, #20
 8101fdc:	46bd      	mov	sp, r7
 8101fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101fe2:	4770      	bx	lr

08101fe4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8101fe4:	b480      	push	{r7}
 8101fe6:	b085      	sub	sp, #20
 8101fe8:	af00      	add	r7, sp, #0
 8101fea:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8101fec:	687b      	ldr	r3, [r7, #4]
 8101fee:	691b      	ldr	r3, [r3, #16]
 8101ff0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8101ff2:	687b      	ldr	r3, [r7, #4]
 8101ff4:	685b      	ldr	r3, [r3, #4]
 8101ff6:	687a      	ldr	r2, [r7, #4]
 8101ff8:	6892      	ldr	r2, [r2, #8]
 8101ffa:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8101ffc:	687b      	ldr	r3, [r7, #4]
 8101ffe:	689b      	ldr	r3, [r3, #8]
 8102000:	687a      	ldr	r2, [r7, #4]
 8102002:	6852      	ldr	r2, [r2, #4]
 8102004:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8102006:	68fb      	ldr	r3, [r7, #12]
 8102008:	685b      	ldr	r3, [r3, #4]
 810200a:	687a      	ldr	r2, [r7, #4]
 810200c:	429a      	cmp	r2, r3
 810200e:	d103      	bne.n	8102018 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8102010:	687b      	ldr	r3, [r7, #4]
 8102012:	689a      	ldr	r2, [r3, #8]
 8102014:	68fb      	ldr	r3, [r7, #12]
 8102016:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8102018:	687b      	ldr	r3, [r7, #4]
 810201a:	2200      	movs	r2, #0
 810201c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 810201e:	68fb      	ldr	r3, [r7, #12]
 8102020:	681b      	ldr	r3, [r3, #0]
 8102022:	1e5a      	subs	r2, r3, #1
 8102024:	68fb      	ldr	r3, [r7, #12]
 8102026:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8102028:	68fb      	ldr	r3, [r7, #12]
 810202a:	681b      	ldr	r3, [r3, #0]
}
 810202c:	4618      	mov	r0, r3
 810202e:	3714      	adds	r7, #20
 8102030:	46bd      	mov	sp, r7
 8102032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102036:	4770      	bx	lr

08102038 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8102038:	b480      	push	{r7}
 810203a:	b085      	sub	sp, #20
 810203c:	af00      	add	r7, sp, #0
 810203e:	60f8      	str	r0, [r7, #12]
 8102040:	60b9      	str	r1, [r7, #8]
 8102042:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8102044:	68fb      	ldr	r3, [r7, #12]
 8102046:	3b04      	subs	r3, #4
 8102048:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 810204a:	68fb      	ldr	r3, [r7, #12]
 810204c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8102050:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8102052:	68fb      	ldr	r3, [r7, #12]
 8102054:	3b04      	subs	r3, #4
 8102056:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8102058:	68bb      	ldr	r3, [r7, #8]
 810205a:	f023 0201 	bic.w	r2, r3, #1
 810205e:	68fb      	ldr	r3, [r7, #12]
 8102060:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8102062:	68fb      	ldr	r3, [r7, #12]
 8102064:	3b04      	subs	r3, #4
 8102066:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8102068:	4a0c      	ldr	r2, [pc, #48]	; (810209c <pxPortInitialiseStack+0x64>)
 810206a:	68fb      	ldr	r3, [r7, #12]
 810206c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 810206e:	68fb      	ldr	r3, [r7, #12]
 8102070:	3b14      	subs	r3, #20
 8102072:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8102074:	687a      	ldr	r2, [r7, #4]
 8102076:	68fb      	ldr	r3, [r7, #12]
 8102078:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 810207a:	68fb      	ldr	r3, [r7, #12]
 810207c:	3b04      	subs	r3, #4
 810207e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8102080:	68fb      	ldr	r3, [r7, #12]
 8102082:	f06f 0202 	mvn.w	r2, #2
 8102086:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8102088:	68fb      	ldr	r3, [r7, #12]
 810208a:	3b20      	subs	r3, #32
 810208c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 810208e:	68fb      	ldr	r3, [r7, #12]
}
 8102090:	4618      	mov	r0, r3
 8102092:	3714      	adds	r7, #20
 8102094:	46bd      	mov	sp, r7
 8102096:	f85d 7b04 	ldr.w	r7, [sp], #4
 810209a:	4770      	bx	lr
 810209c:	081020a1 	.word	0x081020a1

081020a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 81020a0:	b480      	push	{r7}
 81020a2:	b085      	sub	sp, #20
 81020a4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 81020a6:	2300      	movs	r3, #0
 81020a8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 81020aa:	4b12      	ldr	r3, [pc, #72]	; (81020f4 <prvTaskExitError+0x54>)
 81020ac:	681b      	ldr	r3, [r3, #0]
 81020ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 81020b2:	d00a      	beq.n	81020ca <prvTaskExitError+0x2a>
	__asm volatile
 81020b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81020b8:	f383 8811 	msr	BASEPRI, r3
 81020bc:	f3bf 8f6f 	isb	sy
 81020c0:	f3bf 8f4f 	dsb	sy
 81020c4:	60fb      	str	r3, [r7, #12]
}
 81020c6:	bf00      	nop
 81020c8:	e7fe      	b.n	81020c8 <prvTaskExitError+0x28>
	__asm volatile
 81020ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 81020ce:	f383 8811 	msr	BASEPRI, r3
 81020d2:	f3bf 8f6f 	isb	sy
 81020d6:	f3bf 8f4f 	dsb	sy
 81020da:	60bb      	str	r3, [r7, #8]
}
 81020dc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 81020de:	bf00      	nop
 81020e0:	687b      	ldr	r3, [r7, #4]
 81020e2:	2b00      	cmp	r3, #0
 81020e4:	d0fc      	beq.n	81020e0 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 81020e6:	bf00      	nop
 81020e8:	bf00      	nop
 81020ea:	3714      	adds	r7, #20
 81020ec:	46bd      	mov	sp, r7
 81020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 81020f2:	4770      	bx	lr
 81020f4:	10000010 	.word	0x10000010
	...

08102100 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8102100:	4b07      	ldr	r3, [pc, #28]	; (8102120 <pxCurrentTCBConst2>)
 8102102:	6819      	ldr	r1, [r3, #0]
 8102104:	6808      	ldr	r0, [r1, #0]
 8102106:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810210a:	f380 8809 	msr	PSP, r0
 810210e:	f3bf 8f6f 	isb	sy
 8102112:	f04f 0000 	mov.w	r0, #0
 8102116:	f380 8811 	msr	BASEPRI, r0
 810211a:	4770      	bx	lr
 810211c:	f3af 8000 	nop.w

08102120 <pxCurrentTCBConst2>:
 8102120:	10004b18 	.word	0x10004b18
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8102124:	bf00      	nop
 8102126:	bf00      	nop

08102128 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8102128:	4808      	ldr	r0, [pc, #32]	; (810214c <prvPortStartFirstTask+0x24>)
 810212a:	6800      	ldr	r0, [r0, #0]
 810212c:	6800      	ldr	r0, [r0, #0]
 810212e:	f380 8808 	msr	MSP, r0
 8102132:	f04f 0000 	mov.w	r0, #0
 8102136:	f380 8814 	msr	CONTROL, r0
 810213a:	b662      	cpsie	i
 810213c:	b661      	cpsie	f
 810213e:	f3bf 8f4f 	dsb	sy
 8102142:	f3bf 8f6f 	isb	sy
 8102146:	df00      	svc	0
 8102148:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 810214a:	bf00      	nop
 810214c:	e000ed08 	.word	0xe000ed08

08102150 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8102150:	b580      	push	{r7, lr}
 8102152:	b086      	sub	sp, #24
 8102154:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8102156:	4b46      	ldr	r3, [pc, #280]	; (8102270 <xPortStartScheduler+0x120>)
 8102158:	681b      	ldr	r3, [r3, #0]
 810215a:	4a46      	ldr	r2, [pc, #280]	; (8102274 <xPortStartScheduler+0x124>)
 810215c:	4293      	cmp	r3, r2
 810215e:	d10a      	bne.n	8102176 <xPortStartScheduler+0x26>
	__asm volatile
 8102160:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102164:	f383 8811 	msr	BASEPRI, r3
 8102168:	f3bf 8f6f 	isb	sy
 810216c:	f3bf 8f4f 	dsb	sy
 8102170:	613b      	str	r3, [r7, #16]
}
 8102172:	bf00      	nop
 8102174:	e7fe      	b.n	8102174 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8102176:	4b3e      	ldr	r3, [pc, #248]	; (8102270 <xPortStartScheduler+0x120>)
 8102178:	681b      	ldr	r3, [r3, #0]
 810217a:	4a3f      	ldr	r2, [pc, #252]	; (8102278 <xPortStartScheduler+0x128>)
 810217c:	4293      	cmp	r3, r2
 810217e:	d10a      	bne.n	8102196 <xPortStartScheduler+0x46>
	__asm volatile
 8102180:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102184:	f383 8811 	msr	BASEPRI, r3
 8102188:	f3bf 8f6f 	isb	sy
 810218c:	f3bf 8f4f 	dsb	sy
 8102190:	60fb      	str	r3, [r7, #12]
}
 8102192:	bf00      	nop
 8102194:	e7fe      	b.n	8102194 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8102196:	4b39      	ldr	r3, [pc, #228]	; (810227c <xPortStartScheduler+0x12c>)
 8102198:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 810219a:	697b      	ldr	r3, [r7, #20]
 810219c:	781b      	ldrb	r3, [r3, #0]
 810219e:	b2db      	uxtb	r3, r3
 81021a0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 81021a2:	697b      	ldr	r3, [r7, #20]
 81021a4:	22ff      	movs	r2, #255	; 0xff
 81021a6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 81021a8:	697b      	ldr	r3, [r7, #20]
 81021aa:	781b      	ldrb	r3, [r3, #0]
 81021ac:	b2db      	uxtb	r3, r3
 81021ae:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 81021b0:	78fb      	ldrb	r3, [r7, #3]
 81021b2:	b2db      	uxtb	r3, r3
 81021b4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 81021b8:	b2da      	uxtb	r2, r3
 81021ba:	4b31      	ldr	r3, [pc, #196]	; (8102280 <xPortStartScheduler+0x130>)
 81021bc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 81021be:	4b31      	ldr	r3, [pc, #196]	; (8102284 <xPortStartScheduler+0x134>)
 81021c0:	2207      	movs	r2, #7
 81021c2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81021c4:	e009      	b.n	81021da <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 81021c6:	4b2f      	ldr	r3, [pc, #188]	; (8102284 <xPortStartScheduler+0x134>)
 81021c8:	681b      	ldr	r3, [r3, #0]
 81021ca:	3b01      	subs	r3, #1
 81021cc:	4a2d      	ldr	r2, [pc, #180]	; (8102284 <xPortStartScheduler+0x134>)
 81021ce:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 81021d0:	78fb      	ldrb	r3, [r7, #3]
 81021d2:	b2db      	uxtb	r3, r3
 81021d4:	005b      	lsls	r3, r3, #1
 81021d6:	b2db      	uxtb	r3, r3
 81021d8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 81021da:	78fb      	ldrb	r3, [r7, #3]
 81021dc:	b2db      	uxtb	r3, r3
 81021de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81021e2:	2b80      	cmp	r3, #128	; 0x80
 81021e4:	d0ef      	beq.n	81021c6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 81021e6:	4b27      	ldr	r3, [pc, #156]	; (8102284 <xPortStartScheduler+0x134>)
 81021e8:	681b      	ldr	r3, [r3, #0]
 81021ea:	f1c3 0307 	rsb	r3, r3, #7
 81021ee:	2b04      	cmp	r3, #4
 81021f0:	d00a      	beq.n	8102208 <xPortStartScheduler+0xb8>
	__asm volatile
 81021f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81021f6:	f383 8811 	msr	BASEPRI, r3
 81021fa:	f3bf 8f6f 	isb	sy
 81021fe:	f3bf 8f4f 	dsb	sy
 8102202:	60bb      	str	r3, [r7, #8]
}
 8102204:	bf00      	nop
 8102206:	e7fe      	b.n	8102206 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8102208:	4b1e      	ldr	r3, [pc, #120]	; (8102284 <xPortStartScheduler+0x134>)
 810220a:	681b      	ldr	r3, [r3, #0]
 810220c:	021b      	lsls	r3, r3, #8
 810220e:	4a1d      	ldr	r2, [pc, #116]	; (8102284 <xPortStartScheduler+0x134>)
 8102210:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8102212:	4b1c      	ldr	r3, [pc, #112]	; (8102284 <xPortStartScheduler+0x134>)
 8102214:	681b      	ldr	r3, [r3, #0]
 8102216:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 810221a:	4a1a      	ldr	r2, [pc, #104]	; (8102284 <xPortStartScheduler+0x134>)
 810221c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 810221e:	687b      	ldr	r3, [r7, #4]
 8102220:	b2da      	uxtb	r2, r3
 8102222:	697b      	ldr	r3, [r7, #20]
 8102224:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8102226:	4b18      	ldr	r3, [pc, #96]	; (8102288 <xPortStartScheduler+0x138>)
 8102228:	681b      	ldr	r3, [r3, #0]
 810222a:	4a17      	ldr	r2, [pc, #92]	; (8102288 <xPortStartScheduler+0x138>)
 810222c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8102230:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8102232:	4b15      	ldr	r3, [pc, #84]	; (8102288 <xPortStartScheduler+0x138>)
 8102234:	681b      	ldr	r3, [r3, #0]
 8102236:	4a14      	ldr	r2, [pc, #80]	; (8102288 <xPortStartScheduler+0x138>)
 8102238:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 810223c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 810223e:	f000 f8dd 	bl	81023fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8102242:	4b12      	ldr	r3, [pc, #72]	; (810228c <xPortStartScheduler+0x13c>)
 8102244:	2200      	movs	r2, #0
 8102246:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8102248:	f000 f8fc 	bl	8102444 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 810224c:	4b10      	ldr	r3, [pc, #64]	; (8102290 <xPortStartScheduler+0x140>)
 810224e:	681b      	ldr	r3, [r3, #0]
 8102250:	4a0f      	ldr	r2, [pc, #60]	; (8102290 <xPortStartScheduler+0x140>)
 8102252:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8102256:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8102258:	f7ff ff66 	bl	8102128 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 810225c:	f001 f9fa 	bl	8103654 <vTaskSwitchContext>
	prvTaskExitError();
 8102260:	f7ff ff1e 	bl	81020a0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8102264:	2300      	movs	r3, #0
}
 8102266:	4618      	mov	r0, r3
 8102268:	3718      	adds	r7, #24
 810226a:	46bd      	mov	sp, r7
 810226c:	bd80      	pop	{r7, pc}
 810226e:	bf00      	nop
 8102270:	e000ed00 	.word	0xe000ed00
 8102274:	410fc271 	.word	0x410fc271
 8102278:	410fc270 	.word	0x410fc270
 810227c:	e000e400 	.word	0xe000e400
 8102280:	10004ad0 	.word	0x10004ad0
 8102284:	10004ad4 	.word	0x10004ad4
 8102288:	e000ed20 	.word	0xe000ed20
 810228c:	10000010 	.word	0x10000010
 8102290:	e000ef34 	.word	0xe000ef34

08102294 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8102294:	b480      	push	{r7}
 8102296:	b083      	sub	sp, #12
 8102298:	af00      	add	r7, sp, #0
	__asm volatile
 810229a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810229e:	f383 8811 	msr	BASEPRI, r3
 81022a2:	f3bf 8f6f 	isb	sy
 81022a6:	f3bf 8f4f 	dsb	sy
 81022aa:	607b      	str	r3, [r7, #4]
}
 81022ac:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 81022ae:	4b0f      	ldr	r3, [pc, #60]	; (81022ec <vPortEnterCritical+0x58>)
 81022b0:	681b      	ldr	r3, [r3, #0]
 81022b2:	3301      	adds	r3, #1
 81022b4:	4a0d      	ldr	r2, [pc, #52]	; (81022ec <vPortEnterCritical+0x58>)
 81022b6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 81022b8:	4b0c      	ldr	r3, [pc, #48]	; (81022ec <vPortEnterCritical+0x58>)
 81022ba:	681b      	ldr	r3, [r3, #0]
 81022bc:	2b01      	cmp	r3, #1
 81022be:	d10f      	bne.n	81022e0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 81022c0:	4b0b      	ldr	r3, [pc, #44]	; (81022f0 <vPortEnterCritical+0x5c>)
 81022c2:	681b      	ldr	r3, [r3, #0]
 81022c4:	b2db      	uxtb	r3, r3
 81022c6:	2b00      	cmp	r3, #0
 81022c8:	d00a      	beq.n	81022e0 <vPortEnterCritical+0x4c>
	__asm volatile
 81022ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 81022ce:	f383 8811 	msr	BASEPRI, r3
 81022d2:	f3bf 8f6f 	isb	sy
 81022d6:	f3bf 8f4f 	dsb	sy
 81022da:	603b      	str	r3, [r7, #0]
}
 81022dc:	bf00      	nop
 81022de:	e7fe      	b.n	81022de <vPortEnterCritical+0x4a>
	}
}
 81022e0:	bf00      	nop
 81022e2:	370c      	adds	r7, #12
 81022e4:	46bd      	mov	sp, r7
 81022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 81022ea:	4770      	bx	lr
 81022ec:	10000010 	.word	0x10000010
 81022f0:	e000ed04 	.word	0xe000ed04

081022f4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 81022f4:	b480      	push	{r7}
 81022f6:	b083      	sub	sp, #12
 81022f8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 81022fa:	4b12      	ldr	r3, [pc, #72]	; (8102344 <vPortExitCritical+0x50>)
 81022fc:	681b      	ldr	r3, [r3, #0]
 81022fe:	2b00      	cmp	r3, #0
 8102300:	d10a      	bne.n	8102318 <vPortExitCritical+0x24>
	__asm volatile
 8102302:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102306:	f383 8811 	msr	BASEPRI, r3
 810230a:	f3bf 8f6f 	isb	sy
 810230e:	f3bf 8f4f 	dsb	sy
 8102312:	607b      	str	r3, [r7, #4]
}
 8102314:	bf00      	nop
 8102316:	e7fe      	b.n	8102316 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8102318:	4b0a      	ldr	r3, [pc, #40]	; (8102344 <vPortExitCritical+0x50>)
 810231a:	681b      	ldr	r3, [r3, #0]
 810231c:	3b01      	subs	r3, #1
 810231e:	4a09      	ldr	r2, [pc, #36]	; (8102344 <vPortExitCritical+0x50>)
 8102320:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8102322:	4b08      	ldr	r3, [pc, #32]	; (8102344 <vPortExitCritical+0x50>)
 8102324:	681b      	ldr	r3, [r3, #0]
 8102326:	2b00      	cmp	r3, #0
 8102328:	d105      	bne.n	8102336 <vPortExitCritical+0x42>
 810232a:	2300      	movs	r3, #0
 810232c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 810232e:	683b      	ldr	r3, [r7, #0]
 8102330:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8102334:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8102336:	bf00      	nop
 8102338:	370c      	adds	r7, #12
 810233a:	46bd      	mov	sp, r7
 810233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102340:	4770      	bx	lr
 8102342:	bf00      	nop
 8102344:	10000010 	.word	0x10000010
	...

08102350 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8102350:	f3ef 8009 	mrs	r0, PSP
 8102354:	f3bf 8f6f 	isb	sy
 8102358:	4b15      	ldr	r3, [pc, #84]	; (81023b0 <pxCurrentTCBConst>)
 810235a:	681a      	ldr	r2, [r3, #0]
 810235c:	f01e 0f10 	tst.w	lr, #16
 8102360:	bf08      	it	eq
 8102362:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8102366:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 810236a:	6010      	str	r0, [r2, #0]
 810236c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8102370:	f04f 0050 	mov.w	r0, #80	; 0x50
 8102374:	f380 8811 	msr	BASEPRI, r0
 8102378:	f3bf 8f4f 	dsb	sy
 810237c:	f3bf 8f6f 	isb	sy
 8102380:	f001 f968 	bl	8103654 <vTaskSwitchContext>
 8102384:	f04f 0000 	mov.w	r0, #0
 8102388:	f380 8811 	msr	BASEPRI, r0
 810238c:	bc09      	pop	{r0, r3}
 810238e:	6819      	ldr	r1, [r3, #0]
 8102390:	6808      	ldr	r0, [r1, #0]
 8102392:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8102396:	f01e 0f10 	tst.w	lr, #16
 810239a:	bf08      	it	eq
 810239c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 81023a0:	f380 8809 	msr	PSP, r0
 81023a4:	f3bf 8f6f 	isb	sy
 81023a8:	4770      	bx	lr
 81023aa:	bf00      	nop
 81023ac:	f3af 8000 	nop.w

081023b0 <pxCurrentTCBConst>:
 81023b0:	10004b18 	.word	0x10004b18
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 81023b4:	bf00      	nop
 81023b6:	bf00      	nop

081023b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 81023b8:	b580      	push	{r7, lr}
 81023ba:	b082      	sub	sp, #8
 81023bc:	af00      	add	r7, sp, #0
	__asm volatile
 81023be:	f04f 0350 	mov.w	r3, #80	; 0x50
 81023c2:	f383 8811 	msr	BASEPRI, r3
 81023c6:	f3bf 8f6f 	isb	sy
 81023ca:	f3bf 8f4f 	dsb	sy
 81023ce:	607b      	str	r3, [r7, #4]
}
 81023d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 81023d2:	f001 f885 	bl	81034e0 <xTaskIncrementTick>
 81023d6:	4603      	mov	r3, r0
 81023d8:	2b00      	cmp	r3, #0
 81023da:	d003      	beq.n	81023e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 81023dc:	4b06      	ldr	r3, [pc, #24]	; (81023f8 <xPortSysTickHandler+0x40>)
 81023de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81023e2:	601a      	str	r2, [r3, #0]
 81023e4:	2300      	movs	r3, #0
 81023e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 81023e8:	683b      	ldr	r3, [r7, #0]
 81023ea:	f383 8811 	msr	BASEPRI, r3
}
 81023ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 81023f0:	bf00      	nop
 81023f2:	3708      	adds	r7, #8
 81023f4:	46bd      	mov	sp, r7
 81023f6:	bd80      	pop	{r7, pc}
 81023f8:	e000ed04 	.word	0xe000ed04

081023fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 81023fc:	b480      	push	{r7}
 81023fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8102400:	4b0b      	ldr	r3, [pc, #44]	; (8102430 <vPortSetupTimerInterrupt+0x34>)
 8102402:	2200      	movs	r2, #0
 8102404:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8102406:	4b0b      	ldr	r3, [pc, #44]	; (8102434 <vPortSetupTimerInterrupt+0x38>)
 8102408:	2200      	movs	r2, #0
 810240a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 810240c:	4b0a      	ldr	r3, [pc, #40]	; (8102438 <vPortSetupTimerInterrupt+0x3c>)
 810240e:	681b      	ldr	r3, [r3, #0]
 8102410:	4a0a      	ldr	r2, [pc, #40]	; (810243c <vPortSetupTimerInterrupt+0x40>)
 8102412:	fba2 2303 	umull	r2, r3, r2, r3
 8102416:	099b      	lsrs	r3, r3, #6
 8102418:	4a09      	ldr	r2, [pc, #36]	; (8102440 <vPortSetupTimerInterrupt+0x44>)
 810241a:	3b01      	subs	r3, #1
 810241c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 810241e:	4b04      	ldr	r3, [pc, #16]	; (8102430 <vPortSetupTimerInterrupt+0x34>)
 8102420:	2207      	movs	r2, #7
 8102422:	601a      	str	r2, [r3, #0]
}
 8102424:	bf00      	nop
 8102426:	46bd      	mov	sp, r7
 8102428:	f85d 7b04 	ldr.w	r7, [sp], #4
 810242c:	4770      	bx	lr
 810242e:	bf00      	nop
 8102430:	e000e010 	.word	0xe000e010
 8102434:	e000e018 	.word	0xe000e018
 8102438:	10000004 	.word	0x10000004
 810243c:	10624dd3 	.word	0x10624dd3
 8102440:	e000e014 	.word	0xe000e014

08102444 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8102444:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8102454 <vPortEnableVFP+0x10>
 8102448:	6801      	ldr	r1, [r0, #0]
 810244a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 810244e:	6001      	str	r1, [r0, #0]
 8102450:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8102452:	bf00      	nop
 8102454:	e000ed88 	.word	0xe000ed88

08102458 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8102458:	b480      	push	{r7}
 810245a:	b085      	sub	sp, #20
 810245c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 810245e:	f3ef 8305 	mrs	r3, IPSR
 8102462:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8102464:	68fb      	ldr	r3, [r7, #12]
 8102466:	2b0f      	cmp	r3, #15
 8102468:	d914      	bls.n	8102494 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 810246a:	4a17      	ldr	r2, [pc, #92]	; (81024c8 <vPortValidateInterruptPriority+0x70>)
 810246c:	68fb      	ldr	r3, [r7, #12]
 810246e:	4413      	add	r3, r2
 8102470:	781b      	ldrb	r3, [r3, #0]
 8102472:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8102474:	4b15      	ldr	r3, [pc, #84]	; (81024cc <vPortValidateInterruptPriority+0x74>)
 8102476:	781b      	ldrb	r3, [r3, #0]
 8102478:	7afa      	ldrb	r2, [r7, #11]
 810247a:	429a      	cmp	r2, r3
 810247c:	d20a      	bcs.n	8102494 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 810247e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102482:	f383 8811 	msr	BASEPRI, r3
 8102486:	f3bf 8f6f 	isb	sy
 810248a:	f3bf 8f4f 	dsb	sy
 810248e:	607b      	str	r3, [r7, #4]
}
 8102490:	bf00      	nop
 8102492:	e7fe      	b.n	8102492 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8102494:	4b0e      	ldr	r3, [pc, #56]	; (81024d0 <vPortValidateInterruptPriority+0x78>)
 8102496:	681b      	ldr	r3, [r3, #0]
 8102498:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 810249c:	4b0d      	ldr	r3, [pc, #52]	; (81024d4 <vPortValidateInterruptPriority+0x7c>)
 810249e:	681b      	ldr	r3, [r3, #0]
 81024a0:	429a      	cmp	r2, r3
 81024a2:	d90a      	bls.n	81024ba <vPortValidateInterruptPriority+0x62>
	__asm volatile
 81024a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81024a8:	f383 8811 	msr	BASEPRI, r3
 81024ac:	f3bf 8f6f 	isb	sy
 81024b0:	f3bf 8f4f 	dsb	sy
 81024b4:	603b      	str	r3, [r7, #0]
}
 81024b6:	bf00      	nop
 81024b8:	e7fe      	b.n	81024b8 <vPortValidateInterruptPriority+0x60>
	}
 81024ba:	bf00      	nop
 81024bc:	3714      	adds	r7, #20
 81024be:	46bd      	mov	sp, r7
 81024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81024c4:	4770      	bx	lr
 81024c6:	bf00      	nop
 81024c8:	e000e3f0 	.word	0xe000e3f0
 81024cc:	10004ad0 	.word	0x10004ad0
 81024d0:	e000ed0c 	.word	0xe000ed0c
 81024d4:	10004ad4 	.word	0x10004ad4

081024d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 81024d8:	b580      	push	{r7, lr}
 81024da:	b084      	sub	sp, #16
 81024dc:	af00      	add	r7, sp, #0
 81024de:	6078      	str	r0, [r7, #4]
 81024e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 81024e2:	687b      	ldr	r3, [r7, #4]
 81024e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 81024e6:	68fb      	ldr	r3, [r7, #12]
 81024e8:	2b00      	cmp	r3, #0
 81024ea:	d10a      	bne.n	8102502 <xQueueGenericReset+0x2a>
	__asm volatile
 81024ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 81024f0:	f383 8811 	msr	BASEPRI, r3
 81024f4:	f3bf 8f6f 	isb	sy
 81024f8:	f3bf 8f4f 	dsb	sy
 81024fc:	60bb      	str	r3, [r7, #8]
}
 81024fe:	bf00      	nop
 8102500:	e7fe      	b.n	8102500 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8102502:	f7ff fec7 	bl	8102294 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8102506:	68fb      	ldr	r3, [r7, #12]
 8102508:	681a      	ldr	r2, [r3, #0]
 810250a:	68fb      	ldr	r3, [r7, #12]
 810250c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810250e:	68f9      	ldr	r1, [r7, #12]
 8102510:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8102512:	fb01 f303 	mul.w	r3, r1, r3
 8102516:	441a      	add	r2, r3
 8102518:	68fb      	ldr	r3, [r7, #12]
 810251a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 810251c:	68fb      	ldr	r3, [r7, #12]
 810251e:	2200      	movs	r2, #0
 8102520:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8102522:	68fb      	ldr	r3, [r7, #12]
 8102524:	681a      	ldr	r2, [r3, #0]
 8102526:	68fb      	ldr	r3, [r7, #12]
 8102528:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 810252a:	68fb      	ldr	r3, [r7, #12]
 810252c:	681a      	ldr	r2, [r3, #0]
 810252e:	68fb      	ldr	r3, [r7, #12]
 8102530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102532:	3b01      	subs	r3, #1
 8102534:	68f9      	ldr	r1, [r7, #12]
 8102536:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8102538:	fb01 f303 	mul.w	r3, r1, r3
 810253c:	441a      	add	r2, r3
 810253e:	68fb      	ldr	r3, [r7, #12]
 8102540:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8102542:	68fb      	ldr	r3, [r7, #12]
 8102544:	22ff      	movs	r2, #255	; 0xff
 8102546:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 810254a:	68fb      	ldr	r3, [r7, #12]
 810254c:	22ff      	movs	r2, #255	; 0xff
 810254e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8102552:	683b      	ldr	r3, [r7, #0]
 8102554:	2b00      	cmp	r3, #0
 8102556:	d114      	bne.n	8102582 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8102558:	68fb      	ldr	r3, [r7, #12]
 810255a:	691b      	ldr	r3, [r3, #16]
 810255c:	2b00      	cmp	r3, #0
 810255e:	d01a      	beq.n	8102596 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8102560:	68fb      	ldr	r3, [r7, #12]
 8102562:	3310      	adds	r3, #16
 8102564:	4618      	mov	r0, r3
 8102566:	f001 f929 	bl	81037bc <xTaskRemoveFromEventList>
 810256a:	4603      	mov	r3, r0
 810256c:	2b00      	cmp	r3, #0
 810256e:	d012      	beq.n	8102596 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8102570:	4b0c      	ldr	r3, [pc, #48]	; (81025a4 <xQueueGenericReset+0xcc>)
 8102572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8102576:	601a      	str	r2, [r3, #0]
 8102578:	f3bf 8f4f 	dsb	sy
 810257c:	f3bf 8f6f 	isb	sy
 8102580:	e009      	b.n	8102596 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8102582:	68fb      	ldr	r3, [r7, #12]
 8102584:	3310      	adds	r3, #16
 8102586:	4618      	mov	r0, r3
 8102588:	f7ff fca2 	bl	8101ed0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 810258c:	68fb      	ldr	r3, [r7, #12]
 810258e:	3324      	adds	r3, #36	; 0x24
 8102590:	4618      	mov	r0, r3
 8102592:	f7ff fc9d 	bl	8101ed0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8102596:	f7ff fead 	bl	81022f4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 810259a:	2301      	movs	r3, #1
}
 810259c:	4618      	mov	r0, r3
 810259e:	3710      	adds	r7, #16
 81025a0:	46bd      	mov	sp, r7
 81025a2:	bd80      	pop	{r7, pc}
 81025a4:	e000ed04 	.word	0xe000ed04

081025a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 81025a8:	b580      	push	{r7, lr}
 81025aa:	b08e      	sub	sp, #56	; 0x38
 81025ac:	af02      	add	r7, sp, #8
 81025ae:	60f8      	str	r0, [r7, #12]
 81025b0:	60b9      	str	r1, [r7, #8]
 81025b2:	607a      	str	r2, [r7, #4]
 81025b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 81025b6:	68fb      	ldr	r3, [r7, #12]
 81025b8:	2b00      	cmp	r3, #0
 81025ba:	d10a      	bne.n	81025d2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 81025bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 81025c0:	f383 8811 	msr	BASEPRI, r3
 81025c4:	f3bf 8f6f 	isb	sy
 81025c8:	f3bf 8f4f 	dsb	sy
 81025cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 81025ce:	bf00      	nop
 81025d0:	e7fe      	b.n	81025d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 81025d2:	683b      	ldr	r3, [r7, #0]
 81025d4:	2b00      	cmp	r3, #0
 81025d6:	d10a      	bne.n	81025ee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 81025d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81025dc:	f383 8811 	msr	BASEPRI, r3
 81025e0:	f3bf 8f6f 	isb	sy
 81025e4:	f3bf 8f4f 	dsb	sy
 81025e8:	627b      	str	r3, [r7, #36]	; 0x24
}
 81025ea:	bf00      	nop
 81025ec:	e7fe      	b.n	81025ec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 81025ee:	687b      	ldr	r3, [r7, #4]
 81025f0:	2b00      	cmp	r3, #0
 81025f2:	d002      	beq.n	81025fa <xQueueGenericCreateStatic+0x52>
 81025f4:	68bb      	ldr	r3, [r7, #8]
 81025f6:	2b00      	cmp	r3, #0
 81025f8:	d001      	beq.n	81025fe <xQueueGenericCreateStatic+0x56>
 81025fa:	2301      	movs	r3, #1
 81025fc:	e000      	b.n	8102600 <xQueueGenericCreateStatic+0x58>
 81025fe:	2300      	movs	r3, #0
 8102600:	2b00      	cmp	r3, #0
 8102602:	d10a      	bne.n	810261a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8102604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102608:	f383 8811 	msr	BASEPRI, r3
 810260c:	f3bf 8f6f 	isb	sy
 8102610:	f3bf 8f4f 	dsb	sy
 8102614:	623b      	str	r3, [r7, #32]
}
 8102616:	bf00      	nop
 8102618:	e7fe      	b.n	8102618 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 810261a:	687b      	ldr	r3, [r7, #4]
 810261c:	2b00      	cmp	r3, #0
 810261e:	d102      	bne.n	8102626 <xQueueGenericCreateStatic+0x7e>
 8102620:	68bb      	ldr	r3, [r7, #8]
 8102622:	2b00      	cmp	r3, #0
 8102624:	d101      	bne.n	810262a <xQueueGenericCreateStatic+0x82>
 8102626:	2301      	movs	r3, #1
 8102628:	e000      	b.n	810262c <xQueueGenericCreateStatic+0x84>
 810262a:	2300      	movs	r3, #0
 810262c:	2b00      	cmp	r3, #0
 810262e:	d10a      	bne.n	8102646 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8102630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102634:	f383 8811 	msr	BASEPRI, r3
 8102638:	f3bf 8f6f 	isb	sy
 810263c:	f3bf 8f4f 	dsb	sy
 8102640:	61fb      	str	r3, [r7, #28]
}
 8102642:	bf00      	nop
 8102644:	e7fe      	b.n	8102644 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8102646:	2350      	movs	r3, #80	; 0x50
 8102648:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 810264a:	697b      	ldr	r3, [r7, #20]
 810264c:	2b50      	cmp	r3, #80	; 0x50
 810264e:	d00a      	beq.n	8102666 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8102650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102654:	f383 8811 	msr	BASEPRI, r3
 8102658:	f3bf 8f6f 	isb	sy
 810265c:	f3bf 8f4f 	dsb	sy
 8102660:	61bb      	str	r3, [r7, #24]
}
 8102662:	bf00      	nop
 8102664:	e7fe      	b.n	8102664 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8102666:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8102668:	683b      	ldr	r3, [r7, #0]
 810266a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 810266c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810266e:	2b00      	cmp	r3, #0
 8102670:	d00d      	beq.n	810268e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8102672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102674:	2201      	movs	r2, #1
 8102676:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 810267a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 810267e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102680:	9300      	str	r3, [sp, #0]
 8102682:	4613      	mov	r3, r2
 8102684:	687a      	ldr	r2, [r7, #4]
 8102686:	68b9      	ldr	r1, [r7, #8]
 8102688:	68f8      	ldr	r0, [r7, #12]
 810268a:	f000 f805 	bl	8102698 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 810268e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8102690:	4618      	mov	r0, r3
 8102692:	3730      	adds	r7, #48	; 0x30
 8102694:	46bd      	mov	sp, r7
 8102696:	bd80      	pop	{r7, pc}

08102698 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8102698:	b580      	push	{r7, lr}
 810269a:	b084      	sub	sp, #16
 810269c:	af00      	add	r7, sp, #0
 810269e:	60f8      	str	r0, [r7, #12]
 81026a0:	60b9      	str	r1, [r7, #8]
 81026a2:	607a      	str	r2, [r7, #4]
 81026a4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 81026a6:	68bb      	ldr	r3, [r7, #8]
 81026a8:	2b00      	cmp	r3, #0
 81026aa:	d103      	bne.n	81026b4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 81026ac:	69bb      	ldr	r3, [r7, #24]
 81026ae:	69ba      	ldr	r2, [r7, #24]
 81026b0:	601a      	str	r2, [r3, #0]
 81026b2:	e002      	b.n	81026ba <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 81026b4:	69bb      	ldr	r3, [r7, #24]
 81026b6:	687a      	ldr	r2, [r7, #4]
 81026b8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 81026ba:	69bb      	ldr	r3, [r7, #24]
 81026bc:	68fa      	ldr	r2, [r7, #12]
 81026be:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 81026c0:	69bb      	ldr	r3, [r7, #24]
 81026c2:	68ba      	ldr	r2, [r7, #8]
 81026c4:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 81026c6:	2101      	movs	r1, #1
 81026c8:	69b8      	ldr	r0, [r7, #24]
 81026ca:	f7ff ff05 	bl	81024d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 81026ce:	69bb      	ldr	r3, [r7, #24]
 81026d0:	78fa      	ldrb	r2, [r7, #3]
 81026d2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 81026d6:	bf00      	nop
 81026d8:	3710      	adds	r7, #16
 81026da:	46bd      	mov	sp, r7
 81026dc:	bd80      	pop	{r7, pc}
	...

081026e0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 81026e0:	b580      	push	{r7, lr}
 81026e2:	b08e      	sub	sp, #56	; 0x38
 81026e4:	af00      	add	r7, sp, #0
 81026e6:	60f8      	str	r0, [r7, #12]
 81026e8:	60b9      	str	r1, [r7, #8]
 81026ea:	607a      	str	r2, [r7, #4]
 81026ec:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 81026ee:	2300      	movs	r3, #0
 81026f0:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 81026f2:	68fb      	ldr	r3, [r7, #12]
 81026f4:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 81026f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81026f8:	2b00      	cmp	r3, #0
 81026fa:	d10a      	bne.n	8102712 <xQueueGenericSend+0x32>
	__asm volatile
 81026fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102700:	f383 8811 	msr	BASEPRI, r3
 8102704:	f3bf 8f6f 	isb	sy
 8102708:	f3bf 8f4f 	dsb	sy
 810270c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 810270e:	bf00      	nop
 8102710:	e7fe      	b.n	8102710 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8102712:	68bb      	ldr	r3, [r7, #8]
 8102714:	2b00      	cmp	r3, #0
 8102716:	d103      	bne.n	8102720 <xQueueGenericSend+0x40>
 8102718:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810271a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 810271c:	2b00      	cmp	r3, #0
 810271e:	d101      	bne.n	8102724 <xQueueGenericSend+0x44>
 8102720:	2301      	movs	r3, #1
 8102722:	e000      	b.n	8102726 <xQueueGenericSend+0x46>
 8102724:	2300      	movs	r3, #0
 8102726:	2b00      	cmp	r3, #0
 8102728:	d10a      	bne.n	8102740 <xQueueGenericSend+0x60>
	__asm volatile
 810272a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810272e:	f383 8811 	msr	BASEPRI, r3
 8102732:	f3bf 8f6f 	isb	sy
 8102736:	f3bf 8f4f 	dsb	sy
 810273a:	627b      	str	r3, [r7, #36]	; 0x24
}
 810273c:	bf00      	nop
 810273e:	e7fe      	b.n	810273e <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8102740:	683b      	ldr	r3, [r7, #0]
 8102742:	2b02      	cmp	r3, #2
 8102744:	d103      	bne.n	810274e <xQueueGenericSend+0x6e>
 8102746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102748:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810274a:	2b01      	cmp	r3, #1
 810274c:	d101      	bne.n	8102752 <xQueueGenericSend+0x72>
 810274e:	2301      	movs	r3, #1
 8102750:	e000      	b.n	8102754 <xQueueGenericSend+0x74>
 8102752:	2300      	movs	r3, #0
 8102754:	2b00      	cmp	r3, #0
 8102756:	d10a      	bne.n	810276e <xQueueGenericSend+0x8e>
	__asm volatile
 8102758:	f04f 0350 	mov.w	r3, #80	; 0x50
 810275c:	f383 8811 	msr	BASEPRI, r3
 8102760:	f3bf 8f6f 	isb	sy
 8102764:	f3bf 8f4f 	dsb	sy
 8102768:	623b      	str	r3, [r7, #32]
}
 810276a:	bf00      	nop
 810276c:	e7fe      	b.n	810276c <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 810276e:	f001 f9e7 	bl	8103b40 <xTaskGetSchedulerState>
 8102772:	4603      	mov	r3, r0
 8102774:	2b00      	cmp	r3, #0
 8102776:	d102      	bne.n	810277e <xQueueGenericSend+0x9e>
 8102778:	687b      	ldr	r3, [r7, #4]
 810277a:	2b00      	cmp	r3, #0
 810277c:	d101      	bne.n	8102782 <xQueueGenericSend+0xa2>
 810277e:	2301      	movs	r3, #1
 8102780:	e000      	b.n	8102784 <xQueueGenericSend+0xa4>
 8102782:	2300      	movs	r3, #0
 8102784:	2b00      	cmp	r3, #0
 8102786:	d10a      	bne.n	810279e <xQueueGenericSend+0xbe>
	__asm volatile
 8102788:	f04f 0350 	mov.w	r3, #80	; 0x50
 810278c:	f383 8811 	msr	BASEPRI, r3
 8102790:	f3bf 8f6f 	isb	sy
 8102794:	f3bf 8f4f 	dsb	sy
 8102798:	61fb      	str	r3, [r7, #28]
}
 810279a:	bf00      	nop
 810279c:	e7fe      	b.n	810279c <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 810279e:	f7ff fd79 	bl	8102294 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 81027a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81027a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 81027a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81027a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81027aa:	429a      	cmp	r2, r3
 81027ac:	d302      	bcc.n	81027b4 <xQueueGenericSend+0xd4>
 81027ae:	683b      	ldr	r3, [r7, #0]
 81027b0:	2b02      	cmp	r3, #2
 81027b2:	d129      	bne.n	8102808 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 81027b4:	683a      	ldr	r2, [r7, #0]
 81027b6:	68b9      	ldr	r1, [r7, #8]
 81027b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81027ba:	f000 fa0b 	bl	8102bd4 <prvCopyDataToQueue>
 81027be:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81027c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81027c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81027c4:	2b00      	cmp	r3, #0
 81027c6:	d010      	beq.n	81027ea <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81027c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81027ca:	3324      	adds	r3, #36	; 0x24
 81027cc:	4618      	mov	r0, r3
 81027ce:	f000 fff5 	bl	81037bc <xTaskRemoveFromEventList>
 81027d2:	4603      	mov	r3, r0
 81027d4:	2b00      	cmp	r3, #0
 81027d6:	d013      	beq.n	8102800 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 81027d8:	4b3f      	ldr	r3, [pc, #252]	; (81028d8 <xQueueGenericSend+0x1f8>)
 81027da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81027de:	601a      	str	r2, [r3, #0]
 81027e0:	f3bf 8f4f 	dsb	sy
 81027e4:	f3bf 8f6f 	isb	sy
 81027e8:	e00a      	b.n	8102800 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 81027ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81027ec:	2b00      	cmp	r3, #0
 81027ee:	d007      	beq.n	8102800 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 81027f0:	4b39      	ldr	r3, [pc, #228]	; (81028d8 <xQueueGenericSend+0x1f8>)
 81027f2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81027f6:	601a      	str	r2, [r3, #0]
 81027f8:	f3bf 8f4f 	dsb	sy
 81027fc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8102800:	f7ff fd78 	bl	81022f4 <vPortExitCritical>
				return pdPASS;
 8102804:	2301      	movs	r3, #1
 8102806:	e063      	b.n	81028d0 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8102808:	687b      	ldr	r3, [r7, #4]
 810280a:	2b00      	cmp	r3, #0
 810280c:	d103      	bne.n	8102816 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 810280e:	f7ff fd71 	bl	81022f4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8102812:	2300      	movs	r3, #0
 8102814:	e05c      	b.n	81028d0 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8102816:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102818:	2b00      	cmp	r3, #0
 810281a:	d106      	bne.n	810282a <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 810281c:	f107 0314 	add.w	r3, r7, #20
 8102820:	4618      	mov	r0, r3
 8102822:	f001 f82f 	bl	8103884 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8102826:	2301      	movs	r3, #1
 8102828:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 810282a:	f7ff fd63 	bl	81022f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 810282e:	f000 fd9b 	bl	8103368 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8102832:	f7ff fd2f 	bl	8102294 <vPortEnterCritical>
 8102836:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102838:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 810283c:	b25b      	sxtb	r3, r3
 810283e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102842:	d103      	bne.n	810284c <xQueueGenericSend+0x16c>
 8102844:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102846:	2200      	movs	r2, #0
 8102848:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 810284c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810284e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102852:	b25b      	sxtb	r3, r3
 8102854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102858:	d103      	bne.n	8102862 <xQueueGenericSend+0x182>
 810285a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810285c:	2200      	movs	r2, #0
 810285e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8102862:	f7ff fd47 	bl	81022f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8102866:	1d3a      	adds	r2, r7, #4
 8102868:	f107 0314 	add.w	r3, r7, #20
 810286c:	4611      	mov	r1, r2
 810286e:	4618      	mov	r0, r3
 8102870:	f001 f81e 	bl	81038b0 <xTaskCheckForTimeOut>
 8102874:	4603      	mov	r3, r0
 8102876:	2b00      	cmp	r3, #0
 8102878:	d124      	bne.n	81028c4 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 810287a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 810287c:	f000 faa2 	bl	8102dc4 <prvIsQueueFull>
 8102880:	4603      	mov	r3, r0
 8102882:	2b00      	cmp	r3, #0
 8102884:	d018      	beq.n	81028b8 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8102886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102888:	3310      	adds	r3, #16
 810288a:	687a      	ldr	r2, [r7, #4]
 810288c:	4611      	mov	r1, r2
 810288e:	4618      	mov	r0, r3
 8102890:	f000 ff44 	bl	810371c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8102894:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8102896:	f000 fa2d 	bl	8102cf4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 810289a:	f000 fd73 	bl	8103384 <xTaskResumeAll>
 810289e:	4603      	mov	r3, r0
 81028a0:	2b00      	cmp	r3, #0
 81028a2:	f47f af7c 	bne.w	810279e <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 81028a6:	4b0c      	ldr	r3, [pc, #48]	; (81028d8 <xQueueGenericSend+0x1f8>)
 81028a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81028ac:	601a      	str	r2, [r3, #0]
 81028ae:	f3bf 8f4f 	dsb	sy
 81028b2:	f3bf 8f6f 	isb	sy
 81028b6:	e772      	b.n	810279e <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 81028b8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81028ba:	f000 fa1b 	bl	8102cf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 81028be:	f000 fd61 	bl	8103384 <xTaskResumeAll>
 81028c2:	e76c      	b.n	810279e <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 81028c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 81028c6:	f000 fa15 	bl	8102cf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 81028ca:	f000 fd5b 	bl	8103384 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 81028ce:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 81028d0:	4618      	mov	r0, r3
 81028d2:	3738      	adds	r7, #56	; 0x38
 81028d4:	46bd      	mov	sp, r7
 81028d6:	bd80      	pop	{r7, pc}
 81028d8:	e000ed04 	.word	0xe000ed04

081028dc <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 81028dc:	b580      	push	{r7, lr}
 81028de:	b090      	sub	sp, #64	; 0x40
 81028e0:	af00      	add	r7, sp, #0
 81028e2:	60f8      	str	r0, [r7, #12]
 81028e4:	60b9      	str	r1, [r7, #8]
 81028e6:	607a      	str	r2, [r7, #4]
 81028e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 81028ea:	68fb      	ldr	r3, [r7, #12]
 81028ec:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 81028ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81028f0:	2b00      	cmp	r3, #0
 81028f2:	d10a      	bne.n	810290a <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 81028f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 81028f8:	f383 8811 	msr	BASEPRI, r3
 81028fc:	f3bf 8f6f 	isb	sy
 8102900:	f3bf 8f4f 	dsb	sy
 8102904:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8102906:	bf00      	nop
 8102908:	e7fe      	b.n	8102908 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 810290a:	68bb      	ldr	r3, [r7, #8]
 810290c:	2b00      	cmp	r3, #0
 810290e:	d103      	bne.n	8102918 <xQueueGenericSendFromISR+0x3c>
 8102910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102914:	2b00      	cmp	r3, #0
 8102916:	d101      	bne.n	810291c <xQueueGenericSendFromISR+0x40>
 8102918:	2301      	movs	r3, #1
 810291a:	e000      	b.n	810291e <xQueueGenericSendFromISR+0x42>
 810291c:	2300      	movs	r3, #0
 810291e:	2b00      	cmp	r3, #0
 8102920:	d10a      	bne.n	8102938 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8102922:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102926:	f383 8811 	msr	BASEPRI, r3
 810292a:	f3bf 8f6f 	isb	sy
 810292e:	f3bf 8f4f 	dsb	sy
 8102932:	627b      	str	r3, [r7, #36]	; 0x24
}
 8102934:	bf00      	nop
 8102936:	e7fe      	b.n	8102936 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8102938:	683b      	ldr	r3, [r7, #0]
 810293a:	2b02      	cmp	r3, #2
 810293c:	d103      	bne.n	8102946 <xQueueGenericSendFromISR+0x6a>
 810293e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102940:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102942:	2b01      	cmp	r3, #1
 8102944:	d101      	bne.n	810294a <xQueueGenericSendFromISR+0x6e>
 8102946:	2301      	movs	r3, #1
 8102948:	e000      	b.n	810294c <xQueueGenericSendFromISR+0x70>
 810294a:	2300      	movs	r3, #0
 810294c:	2b00      	cmp	r3, #0
 810294e:	d10a      	bne.n	8102966 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8102950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102954:	f383 8811 	msr	BASEPRI, r3
 8102958:	f3bf 8f6f 	isb	sy
 810295c:	f3bf 8f4f 	dsb	sy
 8102960:	623b      	str	r3, [r7, #32]
}
 8102962:	bf00      	nop
 8102964:	e7fe      	b.n	8102964 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8102966:	f7ff fd77 	bl	8102458 <vPortValidateInterruptPriority>
	__asm volatile
 810296a:	f3ef 8211 	mrs	r2, BASEPRI
 810296e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102972:	f383 8811 	msr	BASEPRI, r3
 8102976:	f3bf 8f6f 	isb	sy
 810297a:	f3bf 8f4f 	dsb	sy
 810297e:	61fa      	str	r2, [r7, #28]
 8102980:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8102982:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8102984:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8102986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102988:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810298a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810298c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 810298e:	429a      	cmp	r2, r3
 8102990:	d302      	bcc.n	8102998 <xQueueGenericSendFromISR+0xbc>
 8102992:	683b      	ldr	r3, [r7, #0]
 8102994:	2b02      	cmp	r3, #2
 8102996:	d12f      	bne.n	81029f8 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8102998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810299a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 810299e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 81029a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81029a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81029a6:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 81029a8:	683a      	ldr	r2, [r7, #0]
 81029aa:	68b9      	ldr	r1, [r7, #8]
 81029ac:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 81029ae:	f000 f911 	bl	8102bd4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 81029b2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 81029b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 81029ba:	d112      	bne.n	81029e2 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 81029bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81029be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81029c0:	2b00      	cmp	r3, #0
 81029c2:	d016      	beq.n	81029f2 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 81029c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81029c6:	3324      	adds	r3, #36	; 0x24
 81029c8:	4618      	mov	r0, r3
 81029ca:	f000 fef7 	bl	81037bc <xTaskRemoveFromEventList>
 81029ce:	4603      	mov	r3, r0
 81029d0:	2b00      	cmp	r3, #0
 81029d2:	d00e      	beq.n	81029f2 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 81029d4:	687b      	ldr	r3, [r7, #4]
 81029d6:	2b00      	cmp	r3, #0
 81029d8:	d00b      	beq.n	81029f2 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 81029da:	687b      	ldr	r3, [r7, #4]
 81029dc:	2201      	movs	r2, #1
 81029de:	601a      	str	r2, [r3, #0]
 81029e0:	e007      	b.n	81029f2 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 81029e2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 81029e6:	3301      	adds	r3, #1
 81029e8:	b2db      	uxtb	r3, r3
 81029ea:	b25a      	sxtb	r2, r3
 81029ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81029ee:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 81029f2:	2301      	movs	r3, #1
 81029f4:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 81029f6:	e001      	b.n	81029fc <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 81029f8:	2300      	movs	r3, #0
 81029fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 81029fc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81029fe:	617b      	str	r3, [r7, #20]
	__asm volatile
 8102a00:	697b      	ldr	r3, [r7, #20]
 8102a02:	f383 8811 	msr	BASEPRI, r3
}
 8102a06:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8102a08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8102a0a:	4618      	mov	r0, r3
 8102a0c:	3740      	adds	r7, #64	; 0x40
 8102a0e:	46bd      	mov	sp, r7
 8102a10:	bd80      	pop	{r7, pc}
	...

08102a14 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8102a14:	b580      	push	{r7, lr}
 8102a16:	b08c      	sub	sp, #48	; 0x30
 8102a18:	af00      	add	r7, sp, #0
 8102a1a:	60f8      	str	r0, [r7, #12]
 8102a1c:	60b9      	str	r1, [r7, #8]
 8102a1e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8102a20:	2300      	movs	r3, #0
 8102a22:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8102a24:	68fb      	ldr	r3, [r7, #12]
 8102a26:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8102a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102a2a:	2b00      	cmp	r3, #0
 8102a2c:	d10a      	bne.n	8102a44 <xQueueReceive+0x30>
	__asm volatile
 8102a2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102a32:	f383 8811 	msr	BASEPRI, r3
 8102a36:	f3bf 8f6f 	isb	sy
 8102a3a:	f3bf 8f4f 	dsb	sy
 8102a3e:	623b      	str	r3, [r7, #32]
}
 8102a40:	bf00      	nop
 8102a42:	e7fe      	b.n	8102a42 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8102a44:	68bb      	ldr	r3, [r7, #8]
 8102a46:	2b00      	cmp	r3, #0
 8102a48:	d103      	bne.n	8102a52 <xQueueReceive+0x3e>
 8102a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102a4e:	2b00      	cmp	r3, #0
 8102a50:	d101      	bne.n	8102a56 <xQueueReceive+0x42>
 8102a52:	2301      	movs	r3, #1
 8102a54:	e000      	b.n	8102a58 <xQueueReceive+0x44>
 8102a56:	2300      	movs	r3, #0
 8102a58:	2b00      	cmp	r3, #0
 8102a5a:	d10a      	bne.n	8102a72 <xQueueReceive+0x5e>
	__asm volatile
 8102a5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102a60:	f383 8811 	msr	BASEPRI, r3
 8102a64:	f3bf 8f6f 	isb	sy
 8102a68:	f3bf 8f4f 	dsb	sy
 8102a6c:	61fb      	str	r3, [r7, #28]
}
 8102a6e:	bf00      	nop
 8102a70:	e7fe      	b.n	8102a70 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8102a72:	f001 f865 	bl	8103b40 <xTaskGetSchedulerState>
 8102a76:	4603      	mov	r3, r0
 8102a78:	2b00      	cmp	r3, #0
 8102a7a:	d102      	bne.n	8102a82 <xQueueReceive+0x6e>
 8102a7c:	687b      	ldr	r3, [r7, #4]
 8102a7e:	2b00      	cmp	r3, #0
 8102a80:	d101      	bne.n	8102a86 <xQueueReceive+0x72>
 8102a82:	2301      	movs	r3, #1
 8102a84:	e000      	b.n	8102a88 <xQueueReceive+0x74>
 8102a86:	2300      	movs	r3, #0
 8102a88:	2b00      	cmp	r3, #0
 8102a8a:	d10a      	bne.n	8102aa2 <xQueueReceive+0x8e>
	__asm volatile
 8102a8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102a90:	f383 8811 	msr	BASEPRI, r3
 8102a94:	f3bf 8f6f 	isb	sy
 8102a98:	f3bf 8f4f 	dsb	sy
 8102a9c:	61bb      	str	r3, [r7, #24]
}
 8102a9e:	bf00      	nop
 8102aa0:	e7fe      	b.n	8102aa0 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8102aa2:	f7ff fbf7 	bl	8102294 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8102aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102aa8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102aaa:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8102aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102aae:	2b00      	cmp	r3, #0
 8102ab0:	d01f      	beq.n	8102af2 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8102ab2:	68b9      	ldr	r1, [r7, #8]
 8102ab4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102ab6:	f000 f8f7 	bl	8102ca8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8102aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102abc:	1e5a      	subs	r2, r3, #1
 8102abe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102ac0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8102ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102ac4:	691b      	ldr	r3, [r3, #16]
 8102ac6:	2b00      	cmp	r3, #0
 8102ac8:	d00f      	beq.n	8102aea <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8102aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102acc:	3310      	adds	r3, #16
 8102ace:	4618      	mov	r0, r3
 8102ad0:	f000 fe74 	bl	81037bc <xTaskRemoveFromEventList>
 8102ad4:	4603      	mov	r3, r0
 8102ad6:	2b00      	cmp	r3, #0
 8102ad8:	d007      	beq.n	8102aea <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8102ada:	4b3d      	ldr	r3, [pc, #244]	; (8102bd0 <xQueueReceive+0x1bc>)
 8102adc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8102ae0:	601a      	str	r2, [r3, #0]
 8102ae2:	f3bf 8f4f 	dsb	sy
 8102ae6:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8102aea:	f7ff fc03 	bl	81022f4 <vPortExitCritical>
				return pdPASS;
 8102aee:	2301      	movs	r3, #1
 8102af0:	e069      	b.n	8102bc6 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8102af2:	687b      	ldr	r3, [r7, #4]
 8102af4:	2b00      	cmp	r3, #0
 8102af6:	d103      	bne.n	8102b00 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8102af8:	f7ff fbfc 	bl	81022f4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8102afc:	2300      	movs	r3, #0
 8102afe:	e062      	b.n	8102bc6 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8102b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102b02:	2b00      	cmp	r3, #0
 8102b04:	d106      	bne.n	8102b14 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8102b06:	f107 0310 	add.w	r3, r7, #16
 8102b0a:	4618      	mov	r0, r3
 8102b0c:	f000 feba 	bl	8103884 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8102b10:	2301      	movs	r3, #1
 8102b12:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8102b14:	f7ff fbee 	bl	81022f4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8102b18:	f000 fc26 	bl	8103368 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8102b1c:	f7ff fbba 	bl	8102294 <vPortEnterCritical>
 8102b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102b22:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8102b26:	b25b      	sxtb	r3, r3
 8102b28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102b2c:	d103      	bne.n	8102b36 <xQueueReceive+0x122>
 8102b2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102b30:	2200      	movs	r2, #0
 8102b32:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8102b36:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102b38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102b3c:	b25b      	sxtb	r3, r3
 8102b3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102b42:	d103      	bne.n	8102b4c <xQueueReceive+0x138>
 8102b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102b46:	2200      	movs	r2, #0
 8102b48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8102b4c:	f7ff fbd2 	bl	81022f4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8102b50:	1d3a      	adds	r2, r7, #4
 8102b52:	f107 0310 	add.w	r3, r7, #16
 8102b56:	4611      	mov	r1, r2
 8102b58:	4618      	mov	r0, r3
 8102b5a:	f000 fea9 	bl	81038b0 <xTaskCheckForTimeOut>
 8102b5e:	4603      	mov	r3, r0
 8102b60:	2b00      	cmp	r3, #0
 8102b62:	d123      	bne.n	8102bac <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8102b64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102b66:	f000 f917 	bl	8102d98 <prvIsQueueEmpty>
 8102b6a:	4603      	mov	r3, r0
 8102b6c:	2b00      	cmp	r3, #0
 8102b6e:	d017      	beq.n	8102ba0 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8102b70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102b72:	3324      	adds	r3, #36	; 0x24
 8102b74:	687a      	ldr	r2, [r7, #4]
 8102b76:	4611      	mov	r1, r2
 8102b78:	4618      	mov	r0, r3
 8102b7a:	f000 fdcf 	bl	810371c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8102b7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102b80:	f000 f8b8 	bl	8102cf4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8102b84:	f000 fbfe 	bl	8103384 <xTaskResumeAll>
 8102b88:	4603      	mov	r3, r0
 8102b8a:	2b00      	cmp	r3, #0
 8102b8c:	d189      	bne.n	8102aa2 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8102b8e:	4b10      	ldr	r3, [pc, #64]	; (8102bd0 <xQueueReceive+0x1bc>)
 8102b90:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8102b94:	601a      	str	r2, [r3, #0]
 8102b96:	f3bf 8f4f 	dsb	sy
 8102b9a:	f3bf 8f6f 	isb	sy
 8102b9e:	e780      	b.n	8102aa2 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8102ba0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102ba2:	f000 f8a7 	bl	8102cf4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8102ba6:	f000 fbed 	bl	8103384 <xTaskResumeAll>
 8102baa:	e77a      	b.n	8102aa2 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8102bac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102bae:	f000 f8a1 	bl	8102cf4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8102bb2:	f000 fbe7 	bl	8103384 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8102bb6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8102bb8:	f000 f8ee 	bl	8102d98 <prvIsQueueEmpty>
 8102bbc:	4603      	mov	r3, r0
 8102bbe:	2b00      	cmp	r3, #0
 8102bc0:	f43f af6f 	beq.w	8102aa2 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8102bc4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8102bc6:	4618      	mov	r0, r3
 8102bc8:	3730      	adds	r7, #48	; 0x30
 8102bca:	46bd      	mov	sp, r7
 8102bcc:	bd80      	pop	{r7, pc}
 8102bce:	bf00      	nop
 8102bd0:	e000ed04 	.word	0xe000ed04

08102bd4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8102bd4:	b580      	push	{r7, lr}
 8102bd6:	b086      	sub	sp, #24
 8102bd8:	af00      	add	r7, sp, #0
 8102bda:	60f8      	str	r0, [r7, #12]
 8102bdc:	60b9      	str	r1, [r7, #8]
 8102bde:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8102be0:	2300      	movs	r3, #0
 8102be2:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8102be4:	68fb      	ldr	r3, [r7, #12]
 8102be6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102be8:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8102bea:	68fb      	ldr	r3, [r7, #12]
 8102bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102bee:	2b00      	cmp	r3, #0
 8102bf0:	d10d      	bne.n	8102c0e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8102bf2:	68fb      	ldr	r3, [r7, #12]
 8102bf4:	681b      	ldr	r3, [r3, #0]
 8102bf6:	2b00      	cmp	r3, #0
 8102bf8:	d14d      	bne.n	8102c96 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8102bfa:	68fb      	ldr	r3, [r7, #12]
 8102bfc:	689b      	ldr	r3, [r3, #8]
 8102bfe:	4618      	mov	r0, r3
 8102c00:	f000 ffbc 	bl	8103b7c <xTaskPriorityDisinherit>
 8102c04:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8102c06:	68fb      	ldr	r3, [r7, #12]
 8102c08:	2200      	movs	r2, #0
 8102c0a:	609a      	str	r2, [r3, #8]
 8102c0c:	e043      	b.n	8102c96 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8102c0e:	687b      	ldr	r3, [r7, #4]
 8102c10:	2b00      	cmp	r3, #0
 8102c12:	d119      	bne.n	8102c48 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8102c14:	68fb      	ldr	r3, [r7, #12]
 8102c16:	6858      	ldr	r0, [r3, #4]
 8102c18:	68fb      	ldr	r3, [r7, #12]
 8102c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c1c:	461a      	mov	r2, r3
 8102c1e:	68b9      	ldr	r1, [r7, #8]
 8102c20:	f001 fbe2 	bl	81043e8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8102c24:	68fb      	ldr	r3, [r7, #12]
 8102c26:	685a      	ldr	r2, [r3, #4]
 8102c28:	68fb      	ldr	r3, [r7, #12]
 8102c2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c2c:	441a      	add	r2, r3
 8102c2e:	68fb      	ldr	r3, [r7, #12]
 8102c30:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8102c32:	68fb      	ldr	r3, [r7, #12]
 8102c34:	685a      	ldr	r2, [r3, #4]
 8102c36:	68fb      	ldr	r3, [r7, #12]
 8102c38:	689b      	ldr	r3, [r3, #8]
 8102c3a:	429a      	cmp	r2, r3
 8102c3c:	d32b      	bcc.n	8102c96 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8102c3e:	68fb      	ldr	r3, [r7, #12]
 8102c40:	681a      	ldr	r2, [r3, #0]
 8102c42:	68fb      	ldr	r3, [r7, #12]
 8102c44:	605a      	str	r2, [r3, #4]
 8102c46:	e026      	b.n	8102c96 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8102c48:	68fb      	ldr	r3, [r7, #12]
 8102c4a:	68d8      	ldr	r0, [r3, #12]
 8102c4c:	68fb      	ldr	r3, [r7, #12]
 8102c4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c50:	461a      	mov	r2, r3
 8102c52:	68b9      	ldr	r1, [r7, #8]
 8102c54:	f001 fbc8 	bl	81043e8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8102c58:	68fb      	ldr	r3, [r7, #12]
 8102c5a:	68da      	ldr	r2, [r3, #12]
 8102c5c:	68fb      	ldr	r3, [r7, #12]
 8102c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c60:	425b      	negs	r3, r3
 8102c62:	441a      	add	r2, r3
 8102c64:	68fb      	ldr	r3, [r7, #12]
 8102c66:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8102c68:	68fb      	ldr	r3, [r7, #12]
 8102c6a:	68da      	ldr	r2, [r3, #12]
 8102c6c:	68fb      	ldr	r3, [r7, #12]
 8102c6e:	681b      	ldr	r3, [r3, #0]
 8102c70:	429a      	cmp	r2, r3
 8102c72:	d207      	bcs.n	8102c84 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8102c74:	68fb      	ldr	r3, [r7, #12]
 8102c76:	689a      	ldr	r2, [r3, #8]
 8102c78:	68fb      	ldr	r3, [r7, #12]
 8102c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102c7c:	425b      	negs	r3, r3
 8102c7e:	441a      	add	r2, r3
 8102c80:	68fb      	ldr	r3, [r7, #12]
 8102c82:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8102c84:	687b      	ldr	r3, [r7, #4]
 8102c86:	2b02      	cmp	r3, #2
 8102c88:	d105      	bne.n	8102c96 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8102c8a:	693b      	ldr	r3, [r7, #16]
 8102c8c:	2b00      	cmp	r3, #0
 8102c8e:	d002      	beq.n	8102c96 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8102c90:	693b      	ldr	r3, [r7, #16]
 8102c92:	3b01      	subs	r3, #1
 8102c94:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8102c96:	693b      	ldr	r3, [r7, #16]
 8102c98:	1c5a      	adds	r2, r3, #1
 8102c9a:	68fb      	ldr	r3, [r7, #12]
 8102c9c:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8102c9e:	697b      	ldr	r3, [r7, #20]
}
 8102ca0:	4618      	mov	r0, r3
 8102ca2:	3718      	adds	r7, #24
 8102ca4:	46bd      	mov	sp, r7
 8102ca6:	bd80      	pop	{r7, pc}

08102ca8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8102ca8:	b580      	push	{r7, lr}
 8102caa:	b082      	sub	sp, #8
 8102cac:	af00      	add	r7, sp, #0
 8102cae:	6078      	str	r0, [r7, #4]
 8102cb0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8102cb2:	687b      	ldr	r3, [r7, #4]
 8102cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102cb6:	2b00      	cmp	r3, #0
 8102cb8:	d018      	beq.n	8102cec <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8102cba:	687b      	ldr	r3, [r7, #4]
 8102cbc:	68da      	ldr	r2, [r3, #12]
 8102cbe:	687b      	ldr	r3, [r7, #4]
 8102cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102cc2:	441a      	add	r2, r3
 8102cc4:	687b      	ldr	r3, [r7, #4]
 8102cc6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8102cc8:	687b      	ldr	r3, [r7, #4]
 8102cca:	68da      	ldr	r2, [r3, #12]
 8102ccc:	687b      	ldr	r3, [r7, #4]
 8102cce:	689b      	ldr	r3, [r3, #8]
 8102cd0:	429a      	cmp	r2, r3
 8102cd2:	d303      	bcc.n	8102cdc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8102cd4:	687b      	ldr	r3, [r7, #4]
 8102cd6:	681a      	ldr	r2, [r3, #0]
 8102cd8:	687b      	ldr	r3, [r7, #4]
 8102cda:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8102cdc:	687b      	ldr	r3, [r7, #4]
 8102cde:	68d9      	ldr	r1, [r3, #12]
 8102ce0:	687b      	ldr	r3, [r7, #4]
 8102ce2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102ce4:	461a      	mov	r2, r3
 8102ce6:	6838      	ldr	r0, [r7, #0]
 8102ce8:	f001 fb7e 	bl	81043e8 <memcpy>
	}
}
 8102cec:	bf00      	nop
 8102cee:	3708      	adds	r7, #8
 8102cf0:	46bd      	mov	sp, r7
 8102cf2:	bd80      	pop	{r7, pc}

08102cf4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8102cf4:	b580      	push	{r7, lr}
 8102cf6:	b084      	sub	sp, #16
 8102cf8:	af00      	add	r7, sp, #0
 8102cfa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8102cfc:	f7ff faca 	bl	8102294 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8102d00:	687b      	ldr	r3, [r7, #4]
 8102d02:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102d06:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8102d08:	e011      	b.n	8102d2e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8102d0a:	687b      	ldr	r3, [r7, #4]
 8102d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102d0e:	2b00      	cmp	r3, #0
 8102d10:	d012      	beq.n	8102d38 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8102d12:	687b      	ldr	r3, [r7, #4]
 8102d14:	3324      	adds	r3, #36	; 0x24
 8102d16:	4618      	mov	r0, r3
 8102d18:	f000 fd50 	bl	81037bc <xTaskRemoveFromEventList>
 8102d1c:	4603      	mov	r3, r0
 8102d1e:	2b00      	cmp	r3, #0
 8102d20:	d001      	beq.n	8102d26 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8102d22:	f000 fe27 	bl	8103974 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8102d26:	7bfb      	ldrb	r3, [r7, #15]
 8102d28:	3b01      	subs	r3, #1
 8102d2a:	b2db      	uxtb	r3, r3
 8102d2c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8102d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8102d32:	2b00      	cmp	r3, #0
 8102d34:	dce9      	bgt.n	8102d0a <prvUnlockQueue+0x16>
 8102d36:	e000      	b.n	8102d3a <prvUnlockQueue+0x46>
					break;
 8102d38:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8102d3a:	687b      	ldr	r3, [r7, #4]
 8102d3c:	22ff      	movs	r2, #255	; 0xff
 8102d3e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8102d42:	f7ff fad7 	bl	81022f4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8102d46:	f7ff faa5 	bl	8102294 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8102d4a:	687b      	ldr	r3, [r7, #4]
 8102d4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8102d50:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8102d52:	e011      	b.n	8102d78 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8102d54:	687b      	ldr	r3, [r7, #4]
 8102d56:	691b      	ldr	r3, [r3, #16]
 8102d58:	2b00      	cmp	r3, #0
 8102d5a:	d012      	beq.n	8102d82 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8102d5c:	687b      	ldr	r3, [r7, #4]
 8102d5e:	3310      	adds	r3, #16
 8102d60:	4618      	mov	r0, r3
 8102d62:	f000 fd2b 	bl	81037bc <xTaskRemoveFromEventList>
 8102d66:	4603      	mov	r3, r0
 8102d68:	2b00      	cmp	r3, #0
 8102d6a:	d001      	beq.n	8102d70 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8102d6c:	f000 fe02 	bl	8103974 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8102d70:	7bbb      	ldrb	r3, [r7, #14]
 8102d72:	3b01      	subs	r3, #1
 8102d74:	b2db      	uxtb	r3, r3
 8102d76:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8102d78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8102d7c:	2b00      	cmp	r3, #0
 8102d7e:	dce9      	bgt.n	8102d54 <prvUnlockQueue+0x60>
 8102d80:	e000      	b.n	8102d84 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8102d82:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8102d84:	687b      	ldr	r3, [r7, #4]
 8102d86:	22ff      	movs	r2, #255	; 0xff
 8102d88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8102d8c:	f7ff fab2 	bl	81022f4 <vPortExitCritical>
}
 8102d90:	bf00      	nop
 8102d92:	3710      	adds	r7, #16
 8102d94:	46bd      	mov	sp, r7
 8102d96:	bd80      	pop	{r7, pc}

08102d98 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8102d98:	b580      	push	{r7, lr}
 8102d9a:	b084      	sub	sp, #16
 8102d9c:	af00      	add	r7, sp, #0
 8102d9e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8102da0:	f7ff fa78 	bl	8102294 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8102da4:	687b      	ldr	r3, [r7, #4]
 8102da6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102da8:	2b00      	cmp	r3, #0
 8102daa:	d102      	bne.n	8102db2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8102dac:	2301      	movs	r3, #1
 8102dae:	60fb      	str	r3, [r7, #12]
 8102db0:	e001      	b.n	8102db6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8102db2:	2300      	movs	r3, #0
 8102db4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8102db6:	f7ff fa9d 	bl	81022f4 <vPortExitCritical>

	return xReturn;
 8102dba:	68fb      	ldr	r3, [r7, #12]
}
 8102dbc:	4618      	mov	r0, r3
 8102dbe:	3710      	adds	r7, #16
 8102dc0:	46bd      	mov	sp, r7
 8102dc2:	bd80      	pop	{r7, pc}

08102dc4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8102dc4:	b580      	push	{r7, lr}
 8102dc6:	b084      	sub	sp, #16
 8102dc8:	af00      	add	r7, sp, #0
 8102dca:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8102dcc:	f7ff fa62 	bl	8102294 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8102dd0:	687b      	ldr	r3, [r7, #4]
 8102dd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8102dd4:	687b      	ldr	r3, [r7, #4]
 8102dd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102dd8:	429a      	cmp	r2, r3
 8102dda:	d102      	bne.n	8102de2 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8102ddc:	2301      	movs	r3, #1
 8102dde:	60fb      	str	r3, [r7, #12]
 8102de0:	e001      	b.n	8102de6 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8102de2:	2300      	movs	r3, #0
 8102de4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8102de6:	f7ff fa85 	bl	81022f4 <vPortExitCritical>

	return xReturn;
 8102dea:	68fb      	ldr	r3, [r7, #12]
}
 8102dec:	4618      	mov	r0, r3
 8102dee:	3710      	adds	r7, #16
 8102df0:	46bd      	mov	sp, r7
 8102df2:	bd80      	pop	{r7, pc}

08102df4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8102df4:	b480      	push	{r7}
 8102df6:	b085      	sub	sp, #20
 8102df8:	af00      	add	r7, sp, #0
 8102dfa:	6078      	str	r0, [r7, #4]
 8102dfc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8102dfe:	2300      	movs	r3, #0
 8102e00:	60fb      	str	r3, [r7, #12]
 8102e02:	e014      	b.n	8102e2e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8102e04:	4a0f      	ldr	r2, [pc, #60]	; (8102e44 <vQueueAddToRegistry+0x50>)
 8102e06:	68fb      	ldr	r3, [r7, #12]
 8102e08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8102e0c:	2b00      	cmp	r3, #0
 8102e0e:	d10b      	bne.n	8102e28 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8102e10:	490c      	ldr	r1, [pc, #48]	; (8102e44 <vQueueAddToRegistry+0x50>)
 8102e12:	68fb      	ldr	r3, [r7, #12]
 8102e14:	683a      	ldr	r2, [r7, #0]
 8102e16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8102e1a:	4a0a      	ldr	r2, [pc, #40]	; (8102e44 <vQueueAddToRegistry+0x50>)
 8102e1c:	68fb      	ldr	r3, [r7, #12]
 8102e1e:	00db      	lsls	r3, r3, #3
 8102e20:	4413      	add	r3, r2
 8102e22:	687a      	ldr	r2, [r7, #4]
 8102e24:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8102e26:	e006      	b.n	8102e36 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8102e28:	68fb      	ldr	r3, [r7, #12]
 8102e2a:	3301      	adds	r3, #1
 8102e2c:	60fb      	str	r3, [r7, #12]
 8102e2e:	68fb      	ldr	r3, [r7, #12]
 8102e30:	2b07      	cmp	r3, #7
 8102e32:	d9e7      	bls.n	8102e04 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8102e34:	bf00      	nop
 8102e36:	bf00      	nop
 8102e38:	3714      	adds	r7, #20
 8102e3a:	46bd      	mov	sp, r7
 8102e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102e40:	4770      	bx	lr
 8102e42:	bf00      	nop
 8102e44:	10004ad8 	.word	0x10004ad8

08102e48 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8102e48:	b580      	push	{r7, lr}
 8102e4a:	b086      	sub	sp, #24
 8102e4c:	af00      	add	r7, sp, #0
 8102e4e:	60f8      	str	r0, [r7, #12]
 8102e50:	60b9      	str	r1, [r7, #8]
 8102e52:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8102e54:	68fb      	ldr	r3, [r7, #12]
 8102e56:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8102e58:	f7ff fa1c 	bl	8102294 <vPortEnterCritical>
 8102e5c:	697b      	ldr	r3, [r7, #20]
 8102e5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8102e62:	b25b      	sxtb	r3, r3
 8102e64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102e68:	d103      	bne.n	8102e72 <vQueueWaitForMessageRestricted+0x2a>
 8102e6a:	697b      	ldr	r3, [r7, #20]
 8102e6c:	2200      	movs	r2, #0
 8102e6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8102e72:	697b      	ldr	r3, [r7, #20]
 8102e74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8102e78:	b25b      	sxtb	r3, r3
 8102e7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8102e7e:	d103      	bne.n	8102e88 <vQueueWaitForMessageRestricted+0x40>
 8102e80:	697b      	ldr	r3, [r7, #20]
 8102e82:	2200      	movs	r2, #0
 8102e84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8102e88:	f7ff fa34 	bl	81022f4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8102e8c:	697b      	ldr	r3, [r7, #20]
 8102e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102e90:	2b00      	cmp	r3, #0
 8102e92:	d106      	bne.n	8102ea2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8102e94:	697b      	ldr	r3, [r7, #20]
 8102e96:	3324      	adds	r3, #36	; 0x24
 8102e98:	687a      	ldr	r2, [r7, #4]
 8102e9a:	68b9      	ldr	r1, [r7, #8]
 8102e9c:	4618      	mov	r0, r3
 8102e9e:	f000 fc61 	bl	8103764 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8102ea2:	6978      	ldr	r0, [r7, #20]
 8102ea4:	f7ff ff26 	bl	8102cf4 <prvUnlockQueue>
	}
 8102ea8:	bf00      	nop
 8102eaa:	3718      	adds	r7, #24
 8102eac:	46bd      	mov	sp, r7
 8102eae:	bd80      	pop	{r7, pc}

08102eb0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8102eb0:	b580      	push	{r7, lr}
 8102eb2:	b08e      	sub	sp, #56	; 0x38
 8102eb4:	af04      	add	r7, sp, #16
 8102eb6:	60f8      	str	r0, [r7, #12]
 8102eb8:	60b9      	str	r1, [r7, #8]
 8102eba:	607a      	str	r2, [r7, #4]
 8102ebc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8102ebe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102ec0:	2b00      	cmp	r3, #0
 8102ec2:	d10a      	bne.n	8102eda <xTaskCreateStatic+0x2a>
	__asm volatile
 8102ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102ec8:	f383 8811 	msr	BASEPRI, r3
 8102ecc:	f3bf 8f6f 	isb	sy
 8102ed0:	f3bf 8f4f 	dsb	sy
 8102ed4:	623b      	str	r3, [r7, #32]
}
 8102ed6:	bf00      	nop
 8102ed8:	e7fe      	b.n	8102ed8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8102eda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102edc:	2b00      	cmp	r3, #0
 8102ede:	d10a      	bne.n	8102ef6 <xTaskCreateStatic+0x46>
	__asm volatile
 8102ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102ee4:	f383 8811 	msr	BASEPRI, r3
 8102ee8:	f3bf 8f6f 	isb	sy
 8102eec:	f3bf 8f4f 	dsb	sy
 8102ef0:	61fb      	str	r3, [r7, #28]
}
 8102ef2:	bf00      	nop
 8102ef4:	e7fe      	b.n	8102ef4 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8102ef6:	23bc      	movs	r3, #188	; 0xbc
 8102ef8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8102efa:	693b      	ldr	r3, [r7, #16]
 8102efc:	2bbc      	cmp	r3, #188	; 0xbc
 8102efe:	d00a      	beq.n	8102f16 <xTaskCreateStatic+0x66>
	__asm volatile
 8102f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8102f04:	f383 8811 	msr	BASEPRI, r3
 8102f08:	f3bf 8f6f 	isb	sy
 8102f0c:	f3bf 8f4f 	dsb	sy
 8102f10:	61bb      	str	r3, [r7, #24]
}
 8102f12:	bf00      	nop
 8102f14:	e7fe      	b.n	8102f14 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8102f16:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8102f18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102f1a:	2b00      	cmp	r3, #0
 8102f1c:	d01e      	beq.n	8102f5c <xTaskCreateStatic+0xac>
 8102f1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8102f20:	2b00      	cmp	r3, #0
 8102f22:	d01b      	beq.n	8102f5c <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8102f24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8102f26:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8102f28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102f2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8102f2c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8102f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102f30:	2202      	movs	r2, #2
 8102f32:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8102f36:	2300      	movs	r3, #0
 8102f38:	9303      	str	r3, [sp, #12]
 8102f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8102f3c:	9302      	str	r3, [sp, #8]
 8102f3e:	f107 0314 	add.w	r3, r7, #20
 8102f42:	9301      	str	r3, [sp, #4]
 8102f44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8102f46:	9300      	str	r3, [sp, #0]
 8102f48:	683b      	ldr	r3, [r7, #0]
 8102f4a:	687a      	ldr	r2, [r7, #4]
 8102f4c:	68b9      	ldr	r1, [r7, #8]
 8102f4e:	68f8      	ldr	r0, [r7, #12]
 8102f50:	f000 f850 	bl	8102ff4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8102f54:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8102f56:	f000 f8f3 	bl	8103140 <prvAddNewTaskToReadyList>
 8102f5a:	e001      	b.n	8102f60 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8102f5c:	2300      	movs	r3, #0
 8102f5e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8102f60:	697b      	ldr	r3, [r7, #20]
	}
 8102f62:	4618      	mov	r0, r3
 8102f64:	3728      	adds	r7, #40	; 0x28
 8102f66:	46bd      	mov	sp, r7
 8102f68:	bd80      	pop	{r7, pc}

08102f6a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8102f6a:	b580      	push	{r7, lr}
 8102f6c:	b08c      	sub	sp, #48	; 0x30
 8102f6e:	af04      	add	r7, sp, #16
 8102f70:	60f8      	str	r0, [r7, #12]
 8102f72:	60b9      	str	r1, [r7, #8]
 8102f74:	603b      	str	r3, [r7, #0]
 8102f76:	4613      	mov	r3, r2
 8102f78:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8102f7a:	88fb      	ldrh	r3, [r7, #6]
 8102f7c:	009b      	lsls	r3, r3, #2
 8102f7e:	4618      	mov	r0, r3
 8102f80:	f7fe fdbc 	bl	8101afc <pvPortMalloc>
 8102f84:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8102f86:	697b      	ldr	r3, [r7, #20]
 8102f88:	2b00      	cmp	r3, #0
 8102f8a:	d00e      	beq.n	8102faa <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8102f8c:	20bc      	movs	r0, #188	; 0xbc
 8102f8e:	f7fe fdb5 	bl	8101afc <pvPortMalloc>
 8102f92:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8102f94:	69fb      	ldr	r3, [r7, #28]
 8102f96:	2b00      	cmp	r3, #0
 8102f98:	d003      	beq.n	8102fa2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8102f9a:	69fb      	ldr	r3, [r7, #28]
 8102f9c:	697a      	ldr	r2, [r7, #20]
 8102f9e:	631a      	str	r2, [r3, #48]	; 0x30
 8102fa0:	e005      	b.n	8102fae <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8102fa2:	6978      	ldr	r0, [r7, #20]
 8102fa4:	f7fe fe76 	bl	8101c94 <vPortFree>
 8102fa8:	e001      	b.n	8102fae <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8102faa:	2300      	movs	r3, #0
 8102fac:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8102fae:	69fb      	ldr	r3, [r7, #28]
 8102fb0:	2b00      	cmp	r3, #0
 8102fb2:	d017      	beq.n	8102fe4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8102fb4:	69fb      	ldr	r3, [r7, #28]
 8102fb6:	2200      	movs	r2, #0
 8102fb8:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8102fbc:	88fa      	ldrh	r2, [r7, #6]
 8102fbe:	2300      	movs	r3, #0
 8102fc0:	9303      	str	r3, [sp, #12]
 8102fc2:	69fb      	ldr	r3, [r7, #28]
 8102fc4:	9302      	str	r3, [sp, #8]
 8102fc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8102fc8:	9301      	str	r3, [sp, #4]
 8102fca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8102fcc:	9300      	str	r3, [sp, #0]
 8102fce:	683b      	ldr	r3, [r7, #0]
 8102fd0:	68b9      	ldr	r1, [r7, #8]
 8102fd2:	68f8      	ldr	r0, [r7, #12]
 8102fd4:	f000 f80e 	bl	8102ff4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8102fd8:	69f8      	ldr	r0, [r7, #28]
 8102fda:	f000 f8b1 	bl	8103140 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8102fde:	2301      	movs	r3, #1
 8102fe0:	61bb      	str	r3, [r7, #24]
 8102fe2:	e002      	b.n	8102fea <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8102fe4:	f04f 33ff 	mov.w	r3, #4294967295
 8102fe8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8102fea:	69bb      	ldr	r3, [r7, #24]
	}
 8102fec:	4618      	mov	r0, r3
 8102fee:	3720      	adds	r7, #32
 8102ff0:	46bd      	mov	sp, r7
 8102ff2:	bd80      	pop	{r7, pc}

08102ff4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8102ff4:	b580      	push	{r7, lr}
 8102ff6:	b088      	sub	sp, #32
 8102ff8:	af00      	add	r7, sp, #0
 8102ffa:	60f8      	str	r0, [r7, #12]
 8102ffc:	60b9      	str	r1, [r7, #8]
 8102ffe:	607a      	str	r2, [r7, #4]
 8103000:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8103002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103004:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8103006:	687b      	ldr	r3, [r7, #4]
 8103008:	009b      	lsls	r3, r3, #2
 810300a:	461a      	mov	r2, r3
 810300c:	21a5      	movs	r1, #165	; 0xa5
 810300e:	f001 f9f9 	bl	8104404 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8103012:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8103016:	687b      	ldr	r3, [r7, #4]
 8103018:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 810301c:	3b01      	subs	r3, #1
 810301e:	009b      	lsls	r3, r3, #2
 8103020:	4413      	add	r3, r2
 8103022:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8103024:	69bb      	ldr	r3, [r7, #24]
 8103026:	f023 0307 	bic.w	r3, r3, #7
 810302a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 810302c:	69bb      	ldr	r3, [r7, #24]
 810302e:	f003 0307 	and.w	r3, r3, #7
 8103032:	2b00      	cmp	r3, #0
 8103034:	d00a      	beq.n	810304c <prvInitialiseNewTask+0x58>
	__asm volatile
 8103036:	f04f 0350 	mov.w	r3, #80	; 0x50
 810303a:	f383 8811 	msr	BASEPRI, r3
 810303e:	f3bf 8f6f 	isb	sy
 8103042:	f3bf 8f4f 	dsb	sy
 8103046:	617b      	str	r3, [r7, #20]
}
 8103048:	bf00      	nop
 810304a:	e7fe      	b.n	810304a <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 810304c:	68bb      	ldr	r3, [r7, #8]
 810304e:	2b00      	cmp	r3, #0
 8103050:	d01f      	beq.n	8103092 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8103052:	2300      	movs	r3, #0
 8103054:	61fb      	str	r3, [r7, #28]
 8103056:	e012      	b.n	810307e <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8103058:	68ba      	ldr	r2, [r7, #8]
 810305a:	69fb      	ldr	r3, [r7, #28]
 810305c:	4413      	add	r3, r2
 810305e:	7819      	ldrb	r1, [r3, #0]
 8103060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8103062:	69fb      	ldr	r3, [r7, #28]
 8103064:	4413      	add	r3, r2
 8103066:	3334      	adds	r3, #52	; 0x34
 8103068:	460a      	mov	r2, r1
 810306a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 810306c:	68ba      	ldr	r2, [r7, #8]
 810306e:	69fb      	ldr	r3, [r7, #28]
 8103070:	4413      	add	r3, r2
 8103072:	781b      	ldrb	r3, [r3, #0]
 8103074:	2b00      	cmp	r3, #0
 8103076:	d006      	beq.n	8103086 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8103078:	69fb      	ldr	r3, [r7, #28]
 810307a:	3301      	adds	r3, #1
 810307c:	61fb      	str	r3, [r7, #28]
 810307e:	69fb      	ldr	r3, [r7, #28]
 8103080:	2b0f      	cmp	r3, #15
 8103082:	d9e9      	bls.n	8103058 <prvInitialiseNewTask+0x64>
 8103084:	e000      	b.n	8103088 <prvInitialiseNewTask+0x94>
			{
				break;
 8103086:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8103088:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810308a:	2200      	movs	r2, #0
 810308c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8103090:	e003      	b.n	810309a <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8103092:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103094:	2200      	movs	r2, #0
 8103096:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 810309a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810309c:	2b37      	cmp	r3, #55	; 0x37
 810309e:	d901      	bls.n	81030a4 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 81030a0:	2337      	movs	r3, #55	; 0x37
 81030a2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 81030a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 81030a8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 81030aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 81030ae:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 81030b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030b2:	2200      	movs	r2, #0
 81030b4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 81030b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030b8:	3304      	adds	r3, #4
 81030ba:	4618      	mov	r0, r3
 81030bc:	f7fe ff28 	bl	8101f10 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 81030c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030c2:	3318      	adds	r3, #24
 81030c4:	4618      	mov	r0, r3
 81030c6:	f7fe ff23 	bl	8101f10 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 81030ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81030ce:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 81030d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81030d2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 81030d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030d8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 81030da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81030de:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 81030e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030e2:	2200      	movs	r2, #0
 81030e4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 81030e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030ea:	2200      	movs	r2, #0
 81030ec:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 81030f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81030f2:	3354      	adds	r3, #84	; 0x54
 81030f4:	2260      	movs	r2, #96	; 0x60
 81030f6:	2100      	movs	r1, #0
 81030f8:	4618      	mov	r0, r3
 81030fa:	f001 f983 	bl	8104404 <memset>
 81030fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103100:	4a0c      	ldr	r2, [pc, #48]	; (8103134 <prvInitialiseNewTask+0x140>)
 8103102:	659a      	str	r2, [r3, #88]	; 0x58
 8103104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103106:	4a0c      	ldr	r2, [pc, #48]	; (8103138 <prvInitialiseNewTask+0x144>)
 8103108:	65da      	str	r2, [r3, #92]	; 0x5c
 810310a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810310c:	4a0b      	ldr	r2, [pc, #44]	; (810313c <prvInitialiseNewTask+0x148>)
 810310e:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8103110:	683a      	ldr	r2, [r7, #0]
 8103112:	68f9      	ldr	r1, [r7, #12]
 8103114:	69b8      	ldr	r0, [r7, #24]
 8103116:	f7fe ff8f 	bl	8102038 <pxPortInitialiseStack>
 810311a:	4602      	mov	r2, r0
 810311c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810311e:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8103120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103122:	2b00      	cmp	r3, #0
 8103124:	d002      	beq.n	810312c <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8103126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8103128:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810312a:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 810312c:	bf00      	nop
 810312e:	3720      	adds	r7, #32
 8103130:	46bd      	mov	sp, r7
 8103132:	bd80      	pop	{r7, pc}
 8103134:	08104628 	.word	0x08104628
 8103138:	08104648 	.word	0x08104648
 810313c:	08104608 	.word	0x08104608

08103140 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8103140:	b580      	push	{r7, lr}
 8103142:	b082      	sub	sp, #8
 8103144:	af00      	add	r7, sp, #0
 8103146:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8103148:	f7ff f8a4 	bl	8102294 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 810314c:	4b2d      	ldr	r3, [pc, #180]	; (8103204 <prvAddNewTaskToReadyList+0xc4>)
 810314e:	681b      	ldr	r3, [r3, #0]
 8103150:	3301      	adds	r3, #1
 8103152:	4a2c      	ldr	r2, [pc, #176]	; (8103204 <prvAddNewTaskToReadyList+0xc4>)
 8103154:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8103156:	4b2c      	ldr	r3, [pc, #176]	; (8103208 <prvAddNewTaskToReadyList+0xc8>)
 8103158:	681b      	ldr	r3, [r3, #0]
 810315a:	2b00      	cmp	r3, #0
 810315c:	d109      	bne.n	8103172 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 810315e:	4a2a      	ldr	r2, [pc, #168]	; (8103208 <prvAddNewTaskToReadyList+0xc8>)
 8103160:	687b      	ldr	r3, [r7, #4]
 8103162:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8103164:	4b27      	ldr	r3, [pc, #156]	; (8103204 <prvAddNewTaskToReadyList+0xc4>)
 8103166:	681b      	ldr	r3, [r3, #0]
 8103168:	2b01      	cmp	r3, #1
 810316a:	d110      	bne.n	810318e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 810316c:	f000 fc26 	bl	81039bc <prvInitialiseTaskLists>
 8103170:	e00d      	b.n	810318e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8103172:	4b26      	ldr	r3, [pc, #152]	; (810320c <prvAddNewTaskToReadyList+0xcc>)
 8103174:	681b      	ldr	r3, [r3, #0]
 8103176:	2b00      	cmp	r3, #0
 8103178:	d109      	bne.n	810318e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 810317a:	4b23      	ldr	r3, [pc, #140]	; (8103208 <prvAddNewTaskToReadyList+0xc8>)
 810317c:	681b      	ldr	r3, [r3, #0]
 810317e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103180:	687b      	ldr	r3, [r7, #4]
 8103182:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103184:	429a      	cmp	r2, r3
 8103186:	d802      	bhi.n	810318e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8103188:	4a1f      	ldr	r2, [pc, #124]	; (8103208 <prvAddNewTaskToReadyList+0xc8>)
 810318a:	687b      	ldr	r3, [r7, #4]
 810318c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 810318e:	4b20      	ldr	r3, [pc, #128]	; (8103210 <prvAddNewTaskToReadyList+0xd0>)
 8103190:	681b      	ldr	r3, [r3, #0]
 8103192:	3301      	adds	r3, #1
 8103194:	4a1e      	ldr	r2, [pc, #120]	; (8103210 <prvAddNewTaskToReadyList+0xd0>)
 8103196:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8103198:	4b1d      	ldr	r3, [pc, #116]	; (8103210 <prvAddNewTaskToReadyList+0xd0>)
 810319a:	681a      	ldr	r2, [r3, #0]
 810319c:	687b      	ldr	r3, [r7, #4]
 810319e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 81031a0:	687b      	ldr	r3, [r7, #4]
 81031a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81031a4:	4b1b      	ldr	r3, [pc, #108]	; (8103214 <prvAddNewTaskToReadyList+0xd4>)
 81031a6:	681b      	ldr	r3, [r3, #0]
 81031a8:	429a      	cmp	r2, r3
 81031aa:	d903      	bls.n	81031b4 <prvAddNewTaskToReadyList+0x74>
 81031ac:	687b      	ldr	r3, [r7, #4]
 81031ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81031b0:	4a18      	ldr	r2, [pc, #96]	; (8103214 <prvAddNewTaskToReadyList+0xd4>)
 81031b2:	6013      	str	r3, [r2, #0]
 81031b4:	687b      	ldr	r3, [r7, #4]
 81031b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81031b8:	4613      	mov	r3, r2
 81031ba:	009b      	lsls	r3, r3, #2
 81031bc:	4413      	add	r3, r2
 81031be:	009b      	lsls	r3, r3, #2
 81031c0:	4a15      	ldr	r2, [pc, #84]	; (8103218 <prvAddNewTaskToReadyList+0xd8>)
 81031c2:	441a      	add	r2, r3
 81031c4:	687b      	ldr	r3, [r7, #4]
 81031c6:	3304      	adds	r3, #4
 81031c8:	4619      	mov	r1, r3
 81031ca:	4610      	mov	r0, r2
 81031cc:	f7fe fead 	bl	8101f2a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 81031d0:	f7ff f890 	bl	81022f4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 81031d4:	4b0d      	ldr	r3, [pc, #52]	; (810320c <prvAddNewTaskToReadyList+0xcc>)
 81031d6:	681b      	ldr	r3, [r3, #0]
 81031d8:	2b00      	cmp	r3, #0
 81031da:	d00e      	beq.n	81031fa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 81031dc:	4b0a      	ldr	r3, [pc, #40]	; (8103208 <prvAddNewTaskToReadyList+0xc8>)
 81031de:	681b      	ldr	r3, [r3, #0]
 81031e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81031e2:	687b      	ldr	r3, [r7, #4]
 81031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81031e6:	429a      	cmp	r2, r3
 81031e8:	d207      	bcs.n	81031fa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 81031ea:	4b0c      	ldr	r3, [pc, #48]	; (810321c <prvAddNewTaskToReadyList+0xdc>)
 81031ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81031f0:	601a      	str	r2, [r3, #0]
 81031f2:	f3bf 8f4f 	dsb	sy
 81031f6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 81031fa:	bf00      	nop
 81031fc:	3708      	adds	r7, #8
 81031fe:	46bd      	mov	sp, r7
 8103200:	bd80      	pop	{r7, pc}
 8103202:	bf00      	nop
 8103204:	10004fec 	.word	0x10004fec
 8103208:	10004b18 	.word	0x10004b18
 810320c:	10004ff8 	.word	0x10004ff8
 8103210:	10005008 	.word	0x10005008
 8103214:	10004ff4 	.word	0x10004ff4
 8103218:	10004b1c 	.word	0x10004b1c
 810321c:	e000ed04 	.word	0xe000ed04

08103220 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8103220:	b580      	push	{r7, lr}
 8103222:	b084      	sub	sp, #16
 8103224:	af00      	add	r7, sp, #0
 8103226:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8103228:	2300      	movs	r3, #0
 810322a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 810322c:	687b      	ldr	r3, [r7, #4]
 810322e:	2b00      	cmp	r3, #0
 8103230:	d017      	beq.n	8103262 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8103232:	4b13      	ldr	r3, [pc, #76]	; (8103280 <vTaskDelay+0x60>)
 8103234:	681b      	ldr	r3, [r3, #0]
 8103236:	2b00      	cmp	r3, #0
 8103238:	d00a      	beq.n	8103250 <vTaskDelay+0x30>
	__asm volatile
 810323a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810323e:	f383 8811 	msr	BASEPRI, r3
 8103242:	f3bf 8f6f 	isb	sy
 8103246:	f3bf 8f4f 	dsb	sy
 810324a:	60bb      	str	r3, [r7, #8]
}
 810324c:	bf00      	nop
 810324e:	e7fe      	b.n	810324e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8103250:	f000 f88a 	bl	8103368 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8103254:	2100      	movs	r1, #0
 8103256:	6878      	ldr	r0, [r7, #4]
 8103258:	f000 fcfe 	bl	8103c58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 810325c:	f000 f892 	bl	8103384 <xTaskResumeAll>
 8103260:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8103262:	68fb      	ldr	r3, [r7, #12]
 8103264:	2b00      	cmp	r3, #0
 8103266:	d107      	bne.n	8103278 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8103268:	4b06      	ldr	r3, [pc, #24]	; (8103284 <vTaskDelay+0x64>)
 810326a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 810326e:	601a      	str	r2, [r3, #0]
 8103270:	f3bf 8f4f 	dsb	sy
 8103274:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8103278:	bf00      	nop
 810327a:	3710      	adds	r7, #16
 810327c:	46bd      	mov	sp, r7
 810327e:	bd80      	pop	{r7, pc}
 8103280:	10005014 	.word	0x10005014
 8103284:	e000ed04 	.word	0xe000ed04

08103288 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8103288:	b580      	push	{r7, lr}
 810328a:	b08a      	sub	sp, #40	; 0x28
 810328c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 810328e:	2300      	movs	r3, #0
 8103290:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8103292:	2300      	movs	r3, #0
 8103294:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8103296:	463a      	mov	r2, r7
 8103298:	1d39      	adds	r1, r7, #4
 810329a:	f107 0308 	add.w	r3, r7, #8
 810329e:	4618      	mov	r0, r3
 81032a0:	f7fe fbf8 	bl	8101a94 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 81032a4:	6839      	ldr	r1, [r7, #0]
 81032a6:	687b      	ldr	r3, [r7, #4]
 81032a8:	68ba      	ldr	r2, [r7, #8]
 81032aa:	9202      	str	r2, [sp, #8]
 81032ac:	9301      	str	r3, [sp, #4]
 81032ae:	2300      	movs	r3, #0
 81032b0:	9300      	str	r3, [sp, #0]
 81032b2:	2300      	movs	r3, #0
 81032b4:	460a      	mov	r2, r1
 81032b6:	4924      	ldr	r1, [pc, #144]	; (8103348 <vTaskStartScheduler+0xc0>)
 81032b8:	4824      	ldr	r0, [pc, #144]	; (810334c <vTaskStartScheduler+0xc4>)
 81032ba:	f7ff fdf9 	bl	8102eb0 <xTaskCreateStatic>
 81032be:	4603      	mov	r3, r0
 81032c0:	4a23      	ldr	r2, [pc, #140]	; (8103350 <vTaskStartScheduler+0xc8>)
 81032c2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 81032c4:	4b22      	ldr	r3, [pc, #136]	; (8103350 <vTaskStartScheduler+0xc8>)
 81032c6:	681b      	ldr	r3, [r3, #0]
 81032c8:	2b00      	cmp	r3, #0
 81032ca:	d002      	beq.n	81032d2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 81032cc:	2301      	movs	r3, #1
 81032ce:	617b      	str	r3, [r7, #20]
 81032d0:	e001      	b.n	81032d6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 81032d2:	2300      	movs	r3, #0
 81032d4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 81032d6:	697b      	ldr	r3, [r7, #20]
 81032d8:	2b01      	cmp	r3, #1
 81032da:	d102      	bne.n	81032e2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 81032dc:	f000 fd10 	bl	8103d00 <xTimerCreateTimerTask>
 81032e0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 81032e2:	697b      	ldr	r3, [r7, #20]
 81032e4:	2b01      	cmp	r3, #1
 81032e6:	d11b      	bne.n	8103320 <vTaskStartScheduler+0x98>
	__asm volatile
 81032e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81032ec:	f383 8811 	msr	BASEPRI, r3
 81032f0:	f3bf 8f6f 	isb	sy
 81032f4:	f3bf 8f4f 	dsb	sy
 81032f8:	613b      	str	r3, [r7, #16]
}
 81032fa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 81032fc:	4b15      	ldr	r3, [pc, #84]	; (8103354 <vTaskStartScheduler+0xcc>)
 81032fe:	681b      	ldr	r3, [r3, #0]
 8103300:	3354      	adds	r3, #84	; 0x54
 8103302:	4a15      	ldr	r2, [pc, #84]	; (8103358 <vTaskStartScheduler+0xd0>)
 8103304:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8103306:	4b15      	ldr	r3, [pc, #84]	; (810335c <vTaskStartScheduler+0xd4>)
 8103308:	f04f 32ff 	mov.w	r2, #4294967295
 810330c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 810330e:	4b14      	ldr	r3, [pc, #80]	; (8103360 <vTaskStartScheduler+0xd8>)
 8103310:	2201      	movs	r2, #1
 8103312:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8103314:	4b13      	ldr	r3, [pc, #76]	; (8103364 <vTaskStartScheduler+0xdc>)
 8103316:	2200      	movs	r2, #0
 8103318:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 810331a:	f7fe ff19 	bl	8102150 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 810331e:	e00e      	b.n	810333e <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8103320:	697b      	ldr	r3, [r7, #20]
 8103322:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103326:	d10a      	bne.n	810333e <vTaskStartScheduler+0xb6>
	__asm volatile
 8103328:	f04f 0350 	mov.w	r3, #80	; 0x50
 810332c:	f383 8811 	msr	BASEPRI, r3
 8103330:	f3bf 8f6f 	isb	sy
 8103334:	f3bf 8f4f 	dsb	sy
 8103338:	60fb      	str	r3, [r7, #12]
}
 810333a:	bf00      	nop
 810333c:	e7fe      	b.n	810333c <vTaskStartScheduler+0xb4>
}
 810333e:	bf00      	nop
 8103340:	3718      	adds	r7, #24
 8103342:	46bd      	mov	sp, r7
 8103344:	bd80      	pop	{r7, pc}
 8103346:	bf00      	nop
 8103348:	081045bc 	.word	0x081045bc
 810334c:	0810398d 	.word	0x0810398d
 8103350:	10005010 	.word	0x10005010
 8103354:	10004b18 	.word	0x10004b18
 8103358:	10000014 	.word	0x10000014
 810335c:	1000500c 	.word	0x1000500c
 8103360:	10004ff8 	.word	0x10004ff8
 8103364:	10004ff0 	.word	0x10004ff0

08103368 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8103368:	b480      	push	{r7}
 810336a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 810336c:	4b04      	ldr	r3, [pc, #16]	; (8103380 <vTaskSuspendAll+0x18>)
 810336e:	681b      	ldr	r3, [r3, #0]
 8103370:	3301      	adds	r3, #1
 8103372:	4a03      	ldr	r2, [pc, #12]	; (8103380 <vTaskSuspendAll+0x18>)
 8103374:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8103376:	bf00      	nop
 8103378:	46bd      	mov	sp, r7
 810337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810337e:	4770      	bx	lr
 8103380:	10005014 	.word	0x10005014

08103384 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8103384:	b580      	push	{r7, lr}
 8103386:	b084      	sub	sp, #16
 8103388:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 810338a:	2300      	movs	r3, #0
 810338c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 810338e:	2300      	movs	r3, #0
 8103390:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8103392:	4b42      	ldr	r3, [pc, #264]	; (810349c <xTaskResumeAll+0x118>)
 8103394:	681b      	ldr	r3, [r3, #0]
 8103396:	2b00      	cmp	r3, #0
 8103398:	d10a      	bne.n	81033b0 <xTaskResumeAll+0x2c>
	__asm volatile
 810339a:	f04f 0350 	mov.w	r3, #80	; 0x50
 810339e:	f383 8811 	msr	BASEPRI, r3
 81033a2:	f3bf 8f6f 	isb	sy
 81033a6:	f3bf 8f4f 	dsb	sy
 81033aa:	603b      	str	r3, [r7, #0]
}
 81033ac:	bf00      	nop
 81033ae:	e7fe      	b.n	81033ae <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 81033b0:	f7fe ff70 	bl	8102294 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 81033b4:	4b39      	ldr	r3, [pc, #228]	; (810349c <xTaskResumeAll+0x118>)
 81033b6:	681b      	ldr	r3, [r3, #0]
 81033b8:	3b01      	subs	r3, #1
 81033ba:	4a38      	ldr	r2, [pc, #224]	; (810349c <xTaskResumeAll+0x118>)
 81033bc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81033be:	4b37      	ldr	r3, [pc, #220]	; (810349c <xTaskResumeAll+0x118>)
 81033c0:	681b      	ldr	r3, [r3, #0]
 81033c2:	2b00      	cmp	r3, #0
 81033c4:	d162      	bne.n	810348c <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 81033c6:	4b36      	ldr	r3, [pc, #216]	; (81034a0 <xTaskResumeAll+0x11c>)
 81033c8:	681b      	ldr	r3, [r3, #0]
 81033ca:	2b00      	cmp	r3, #0
 81033cc:	d05e      	beq.n	810348c <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 81033ce:	e02f      	b.n	8103430 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81033d0:	4b34      	ldr	r3, [pc, #208]	; (81034a4 <xTaskResumeAll+0x120>)
 81033d2:	68db      	ldr	r3, [r3, #12]
 81033d4:	68db      	ldr	r3, [r3, #12]
 81033d6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 81033d8:	68fb      	ldr	r3, [r7, #12]
 81033da:	3318      	adds	r3, #24
 81033dc:	4618      	mov	r0, r3
 81033de:	f7fe fe01 	bl	8101fe4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 81033e2:	68fb      	ldr	r3, [r7, #12]
 81033e4:	3304      	adds	r3, #4
 81033e6:	4618      	mov	r0, r3
 81033e8:	f7fe fdfc 	bl	8101fe4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 81033ec:	68fb      	ldr	r3, [r7, #12]
 81033ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81033f0:	4b2d      	ldr	r3, [pc, #180]	; (81034a8 <xTaskResumeAll+0x124>)
 81033f2:	681b      	ldr	r3, [r3, #0]
 81033f4:	429a      	cmp	r2, r3
 81033f6:	d903      	bls.n	8103400 <xTaskResumeAll+0x7c>
 81033f8:	68fb      	ldr	r3, [r7, #12]
 81033fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81033fc:	4a2a      	ldr	r2, [pc, #168]	; (81034a8 <xTaskResumeAll+0x124>)
 81033fe:	6013      	str	r3, [r2, #0]
 8103400:	68fb      	ldr	r3, [r7, #12]
 8103402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103404:	4613      	mov	r3, r2
 8103406:	009b      	lsls	r3, r3, #2
 8103408:	4413      	add	r3, r2
 810340a:	009b      	lsls	r3, r3, #2
 810340c:	4a27      	ldr	r2, [pc, #156]	; (81034ac <xTaskResumeAll+0x128>)
 810340e:	441a      	add	r2, r3
 8103410:	68fb      	ldr	r3, [r7, #12]
 8103412:	3304      	adds	r3, #4
 8103414:	4619      	mov	r1, r3
 8103416:	4610      	mov	r0, r2
 8103418:	f7fe fd87 	bl	8101f2a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 810341c:	68fb      	ldr	r3, [r7, #12]
 810341e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103420:	4b23      	ldr	r3, [pc, #140]	; (81034b0 <xTaskResumeAll+0x12c>)
 8103422:	681b      	ldr	r3, [r3, #0]
 8103424:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103426:	429a      	cmp	r2, r3
 8103428:	d302      	bcc.n	8103430 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 810342a:	4b22      	ldr	r3, [pc, #136]	; (81034b4 <xTaskResumeAll+0x130>)
 810342c:	2201      	movs	r2, #1
 810342e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8103430:	4b1c      	ldr	r3, [pc, #112]	; (81034a4 <xTaskResumeAll+0x120>)
 8103432:	681b      	ldr	r3, [r3, #0]
 8103434:	2b00      	cmp	r3, #0
 8103436:	d1cb      	bne.n	81033d0 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8103438:	68fb      	ldr	r3, [r7, #12]
 810343a:	2b00      	cmp	r3, #0
 810343c:	d001      	beq.n	8103442 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 810343e:	f000 fb5f 	bl	8103b00 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8103442:	4b1d      	ldr	r3, [pc, #116]	; (81034b8 <xTaskResumeAll+0x134>)
 8103444:	681b      	ldr	r3, [r3, #0]
 8103446:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8103448:	687b      	ldr	r3, [r7, #4]
 810344a:	2b00      	cmp	r3, #0
 810344c:	d010      	beq.n	8103470 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 810344e:	f000 f847 	bl	81034e0 <xTaskIncrementTick>
 8103452:	4603      	mov	r3, r0
 8103454:	2b00      	cmp	r3, #0
 8103456:	d002      	beq.n	810345e <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8103458:	4b16      	ldr	r3, [pc, #88]	; (81034b4 <xTaskResumeAll+0x130>)
 810345a:	2201      	movs	r2, #1
 810345c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 810345e:	687b      	ldr	r3, [r7, #4]
 8103460:	3b01      	subs	r3, #1
 8103462:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8103464:	687b      	ldr	r3, [r7, #4]
 8103466:	2b00      	cmp	r3, #0
 8103468:	d1f1      	bne.n	810344e <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 810346a:	4b13      	ldr	r3, [pc, #76]	; (81034b8 <xTaskResumeAll+0x134>)
 810346c:	2200      	movs	r2, #0
 810346e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8103470:	4b10      	ldr	r3, [pc, #64]	; (81034b4 <xTaskResumeAll+0x130>)
 8103472:	681b      	ldr	r3, [r3, #0]
 8103474:	2b00      	cmp	r3, #0
 8103476:	d009      	beq.n	810348c <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8103478:	2301      	movs	r3, #1
 810347a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 810347c:	4b0f      	ldr	r3, [pc, #60]	; (81034bc <xTaskResumeAll+0x138>)
 810347e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8103482:	601a      	str	r2, [r3, #0]
 8103484:	f3bf 8f4f 	dsb	sy
 8103488:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 810348c:	f7fe ff32 	bl	81022f4 <vPortExitCritical>

	return xAlreadyYielded;
 8103490:	68bb      	ldr	r3, [r7, #8]
}
 8103492:	4618      	mov	r0, r3
 8103494:	3710      	adds	r7, #16
 8103496:	46bd      	mov	sp, r7
 8103498:	bd80      	pop	{r7, pc}
 810349a:	bf00      	nop
 810349c:	10005014 	.word	0x10005014
 81034a0:	10004fec 	.word	0x10004fec
 81034a4:	10004fac 	.word	0x10004fac
 81034a8:	10004ff4 	.word	0x10004ff4
 81034ac:	10004b1c 	.word	0x10004b1c
 81034b0:	10004b18 	.word	0x10004b18
 81034b4:	10005000 	.word	0x10005000
 81034b8:	10004ffc 	.word	0x10004ffc
 81034bc:	e000ed04 	.word	0xe000ed04

081034c0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 81034c0:	b480      	push	{r7}
 81034c2:	b083      	sub	sp, #12
 81034c4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 81034c6:	4b05      	ldr	r3, [pc, #20]	; (81034dc <xTaskGetTickCount+0x1c>)
 81034c8:	681b      	ldr	r3, [r3, #0]
 81034ca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 81034cc:	687b      	ldr	r3, [r7, #4]
}
 81034ce:	4618      	mov	r0, r3
 81034d0:	370c      	adds	r7, #12
 81034d2:	46bd      	mov	sp, r7
 81034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81034d8:	4770      	bx	lr
 81034da:	bf00      	nop
 81034dc:	10004ff0 	.word	0x10004ff0

081034e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 81034e0:	b580      	push	{r7, lr}
 81034e2:	b086      	sub	sp, #24
 81034e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 81034e6:	2300      	movs	r3, #0
 81034e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81034ea:	4b4f      	ldr	r3, [pc, #316]	; (8103628 <xTaskIncrementTick+0x148>)
 81034ec:	681b      	ldr	r3, [r3, #0]
 81034ee:	2b00      	cmp	r3, #0
 81034f0:	f040 808f 	bne.w	8103612 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 81034f4:	4b4d      	ldr	r3, [pc, #308]	; (810362c <xTaskIncrementTick+0x14c>)
 81034f6:	681b      	ldr	r3, [r3, #0]
 81034f8:	3301      	adds	r3, #1
 81034fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 81034fc:	4a4b      	ldr	r2, [pc, #300]	; (810362c <xTaskIncrementTick+0x14c>)
 81034fe:	693b      	ldr	r3, [r7, #16]
 8103500:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8103502:	693b      	ldr	r3, [r7, #16]
 8103504:	2b00      	cmp	r3, #0
 8103506:	d120      	bne.n	810354a <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8103508:	4b49      	ldr	r3, [pc, #292]	; (8103630 <xTaskIncrementTick+0x150>)
 810350a:	681b      	ldr	r3, [r3, #0]
 810350c:	681b      	ldr	r3, [r3, #0]
 810350e:	2b00      	cmp	r3, #0
 8103510:	d00a      	beq.n	8103528 <xTaskIncrementTick+0x48>
	__asm volatile
 8103512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103516:	f383 8811 	msr	BASEPRI, r3
 810351a:	f3bf 8f6f 	isb	sy
 810351e:	f3bf 8f4f 	dsb	sy
 8103522:	603b      	str	r3, [r7, #0]
}
 8103524:	bf00      	nop
 8103526:	e7fe      	b.n	8103526 <xTaskIncrementTick+0x46>
 8103528:	4b41      	ldr	r3, [pc, #260]	; (8103630 <xTaskIncrementTick+0x150>)
 810352a:	681b      	ldr	r3, [r3, #0]
 810352c:	60fb      	str	r3, [r7, #12]
 810352e:	4b41      	ldr	r3, [pc, #260]	; (8103634 <xTaskIncrementTick+0x154>)
 8103530:	681b      	ldr	r3, [r3, #0]
 8103532:	4a3f      	ldr	r2, [pc, #252]	; (8103630 <xTaskIncrementTick+0x150>)
 8103534:	6013      	str	r3, [r2, #0]
 8103536:	4a3f      	ldr	r2, [pc, #252]	; (8103634 <xTaskIncrementTick+0x154>)
 8103538:	68fb      	ldr	r3, [r7, #12]
 810353a:	6013      	str	r3, [r2, #0]
 810353c:	4b3e      	ldr	r3, [pc, #248]	; (8103638 <xTaskIncrementTick+0x158>)
 810353e:	681b      	ldr	r3, [r3, #0]
 8103540:	3301      	adds	r3, #1
 8103542:	4a3d      	ldr	r2, [pc, #244]	; (8103638 <xTaskIncrementTick+0x158>)
 8103544:	6013      	str	r3, [r2, #0]
 8103546:	f000 fadb 	bl	8103b00 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 810354a:	4b3c      	ldr	r3, [pc, #240]	; (810363c <xTaskIncrementTick+0x15c>)
 810354c:	681b      	ldr	r3, [r3, #0]
 810354e:	693a      	ldr	r2, [r7, #16]
 8103550:	429a      	cmp	r2, r3
 8103552:	d349      	bcc.n	81035e8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8103554:	4b36      	ldr	r3, [pc, #216]	; (8103630 <xTaskIncrementTick+0x150>)
 8103556:	681b      	ldr	r3, [r3, #0]
 8103558:	681b      	ldr	r3, [r3, #0]
 810355a:	2b00      	cmp	r3, #0
 810355c:	d104      	bne.n	8103568 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 810355e:	4b37      	ldr	r3, [pc, #220]	; (810363c <xTaskIncrementTick+0x15c>)
 8103560:	f04f 32ff 	mov.w	r2, #4294967295
 8103564:	601a      	str	r2, [r3, #0]
					break;
 8103566:	e03f      	b.n	81035e8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103568:	4b31      	ldr	r3, [pc, #196]	; (8103630 <xTaskIncrementTick+0x150>)
 810356a:	681b      	ldr	r3, [r3, #0]
 810356c:	68db      	ldr	r3, [r3, #12]
 810356e:	68db      	ldr	r3, [r3, #12]
 8103570:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8103572:	68bb      	ldr	r3, [r7, #8]
 8103574:	685b      	ldr	r3, [r3, #4]
 8103576:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8103578:	693a      	ldr	r2, [r7, #16]
 810357a:	687b      	ldr	r3, [r7, #4]
 810357c:	429a      	cmp	r2, r3
 810357e:	d203      	bcs.n	8103588 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8103580:	4a2e      	ldr	r2, [pc, #184]	; (810363c <xTaskIncrementTick+0x15c>)
 8103582:	687b      	ldr	r3, [r7, #4]
 8103584:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8103586:	e02f      	b.n	81035e8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8103588:	68bb      	ldr	r3, [r7, #8]
 810358a:	3304      	adds	r3, #4
 810358c:	4618      	mov	r0, r3
 810358e:	f7fe fd29 	bl	8101fe4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8103592:	68bb      	ldr	r3, [r7, #8]
 8103594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8103596:	2b00      	cmp	r3, #0
 8103598:	d004      	beq.n	81035a4 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 810359a:	68bb      	ldr	r3, [r7, #8]
 810359c:	3318      	adds	r3, #24
 810359e:	4618      	mov	r0, r3
 81035a0:	f7fe fd20 	bl	8101fe4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 81035a4:	68bb      	ldr	r3, [r7, #8]
 81035a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81035a8:	4b25      	ldr	r3, [pc, #148]	; (8103640 <xTaskIncrementTick+0x160>)
 81035aa:	681b      	ldr	r3, [r3, #0]
 81035ac:	429a      	cmp	r2, r3
 81035ae:	d903      	bls.n	81035b8 <xTaskIncrementTick+0xd8>
 81035b0:	68bb      	ldr	r3, [r7, #8]
 81035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81035b4:	4a22      	ldr	r2, [pc, #136]	; (8103640 <xTaskIncrementTick+0x160>)
 81035b6:	6013      	str	r3, [r2, #0]
 81035b8:	68bb      	ldr	r3, [r7, #8]
 81035ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81035bc:	4613      	mov	r3, r2
 81035be:	009b      	lsls	r3, r3, #2
 81035c0:	4413      	add	r3, r2
 81035c2:	009b      	lsls	r3, r3, #2
 81035c4:	4a1f      	ldr	r2, [pc, #124]	; (8103644 <xTaskIncrementTick+0x164>)
 81035c6:	441a      	add	r2, r3
 81035c8:	68bb      	ldr	r3, [r7, #8]
 81035ca:	3304      	adds	r3, #4
 81035cc:	4619      	mov	r1, r3
 81035ce:	4610      	mov	r0, r2
 81035d0:	f7fe fcab 	bl	8101f2a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 81035d4:	68bb      	ldr	r3, [r7, #8]
 81035d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81035d8:	4b1b      	ldr	r3, [pc, #108]	; (8103648 <xTaskIncrementTick+0x168>)
 81035da:	681b      	ldr	r3, [r3, #0]
 81035dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81035de:	429a      	cmp	r2, r3
 81035e0:	d3b8      	bcc.n	8103554 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 81035e2:	2301      	movs	r3, #1
 81035e4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 81035e6:	e7b5      	b.n	8103554 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 81035e8:	4b17      	ldr	r3, [pc, #92]	; (8103648 <xTaskIncrementTick+0x168>)
 81035ea:	681b      	ldr	r3, [r3, #0]
 81035ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81035ee:	4915      	ldr	r1, [pc, #84]	; (8103644 <xTaskIncrementTick+0x164>)
 81035f0:	4613      	mov	r3, r2
 81035f2:	009b      	lsls	r3, r3, #2
 81035f4:	4413      	add	r3, r2
 81035f6:	009b      	lsls	r3, r3, #2
 81035f8:	440b      	add	r3, r1
 81035fa:	681b      	ldr	r3, [r3, #0]
 81035fc:	2b01      	cmp	r3, #1
 81035fe:	d901      	bls.n	8103604 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8103600:	2301      	movs	r3, #1
 8103602:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8103604:	4b11      	ldr	r3, [pc, #68]	; (810364c <xTaskIncrementTick+0x16c>)
 8103606:	681b      	ldr	r3, [r3, #0]
 8103608:	2b00      	cmp	r3, #0
 810360a:	d007      	beq.n	810361c <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 810360c:	2301      	movs	r3, #1
 810360e:	617b      	str	r3, [r7, #20]
 8103610:	e004      	b.n	810361c <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8103612:	4b0f      	ldr	r3, [pc, #60]	; (8103650 <xTaskIncrementTick+0x170>)
 8103614:	681b      	ldr	r3, [r3, #0]
 8103616:	3301      	adds	r3, #1
 8103618:	4a0d      	ldr	r2, [pc, #52]	; (8103650 <xTaskIncrementTick+0x170>)
 810361a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 810361c:	697b      	ldr	r3, [r7, #20]
}
 810361e:	4618      	mov	r0, r3
 8103620:	3718      	adds	r7, #24
 8103622:	46bd      	mov	sp, r7
 8103624:	bd80      	pop	{r7, pc}
 8103626:	bf00      	nop
 8103628:	10005014 	.word	0x10005014
 810362c:	10004ff0 	.word	0x10004ff0
 8103630:	10004fa4 	.word	0x10004fa4
 8103634:	10004fa8 	.word	0x10004fa8
 8103638:	10005004 	.word	0x10005004
 810363c:	1000500c 	.word	0x1000500c
 8103640:	10004ff4 	.word	0x10004ff4
 8103644:	10004b1c 	.word	0x10004b1c
 8103648:	10004b18 	.word	0x10004b18
 810364c:	10005000 	.word	0x10005000
 8103650:	10004ffc 	.word	0x10004ffc

08103654 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8103654:	b480      	push	{r7}
 8103656:	b085      	sub	sp, #20
 8103658:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 810365a:	4b2a      	ldr	r3, [pc, #168]	; (8103704 <vTaskSwitchContext+0xb0>)
 810365c:	681b      	ldr	r3, [r3, #0]
 810365e:	2b00      	cmp	r3, #0
 8103660:	d003      	beq.n	810366a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8103662:	4b29      	ldr	r3, [pc, #164]	; (8103708 <vTaskSwitchContext+0xb4>)
 8103664:	2201      	movs	r2, #1
 8103666:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8103668:	e046      	b.n	81036f8 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 810366a:	4b27      	ldr	r3, [pc, #156]	; (8103708 <vTaskSwitchContext+0xb4>)
 810366c:	2200      	movs	r2, #0
 810366e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103670:	4b26      	ldr	r3, [pc, #152]	; (810370c <vTaskSwitchContext+0xb8>)
 8103672:	681b      	ldr	r3, [r3, #0]
 8103674:	60fb      	str	r3, [r7, #12]
 8103676:	e010      	b.n	810369a <vTaskSwitchContext+0x46>
 8103678:	68fb      	ldr	r3, [r7, #12]
 810367a:	2b00      	cmp	r3, #0
 810367c:	d10a      	bne.n	8103694 <vTaskSwitchContext+0x40>
	__asm volatile
 810367e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103682:	f383 8811 	msr	BASEPRI, r3
 8103686:	f3bf 8f6f 	isb	sy
 810368a:	f3bf 8f4f 	dsb	sy
 810368e:	607b      	str	r3, [r7, #4]
}
 8103690:	bf00      	nop
 8103692:	e7fe      	b.n	8103692 <vTaskSwitchContext+0x3e>
 8103694:	68fb      	ldr	r3, [r7, #12]
 8103696:	3b01      	subs	r3, #1
 8103698:	60fb      	str	r3, [r7, #12]
 810369a:	491d      	ldr	r1, [pc, #116]	; (8103710 <vTaskSwitchContext+0xbc>)
 810369c:	68fa      	ldr	r2, [r7, #12]
 810369e:	4613      	mov	r3, r2
 81036a0:	009b      	lsls	r3, r3, #2
 81036a2:	4413      	add	r3, r2
 81036a4:	009b      	lsls	r3, r3, #2
 81036a6:	440b      	add	r3, r1
 81036a8:	681b      	ldr	r3, [r3, #0]
 81036aa:	2b00      	cmp	r3, #0
 81036ac:	d0e4      	beq.n	8103678 <vTaskSwitchContext+0x24>
 81036ae:	68fa      	ldr	r2, [r7, #12]
 81036b0:	4613      	mov	r3, r2
 81036b2:	009b      	lsls	r3, r3, #2
 81036b4:	4413      	add	r3, r2
 81036b6:	009b      	lsls	r3, r3, #2
 81036b8:	4a15      	ldr	r2, [pc, #84]	; (8103710 <vTaskSwitchContext+0xbc>)
 81036ba:	4413      	add	r3, r2
 81036bc:	60bb      	str	r3, [r7, #8]
 81036be:	68bb      	ldr	r3, [r7, #8]
 81036c0:	685b      	ldr	r3, [r3, #4]
 81036c2:	685a      	ldr	r2, [r3, #4]
 81036c4:	68bb      	ldr	r3, [r7, #8]
 81036c6:	605a      	str	r2, [r3, #4]
 81036c8:	68bb      	ldr	r3, [r7, #8]
 81036ca:	685a      	ldr	r2, [r3, #4]
 81036cc:	68bb      	ldr	r3, [r7, #8]
 81036ce:	3308      	adds	r3, #8
 81036d0:	429a      	cmp	r2, r3
 81036d2:	d104      	bne.n	81036de <vTaskSwitchContext+0x8a>
 81036d4:	68bb      	ldr	r3, [r7, #8]
 81036d6:	685b      	ldr	r3, [r3, #4]
 81036d8:	685a      	ldr	r2, [r3, #4]
 81036da:	68bb      	ldr	r3, [r7, #8]
 81036dc:	605a      	str	r2, [r3, #4]
 81036de:	68bb      	ldr	r3, [r7, #8]
 81036e0:	685b      	ldr	r3, [r3, #4]
 81036e2:	68db      	ldr	r3, [r3, #12]
 81036e4:	4a0b      	ldr	r2, [pc, #44]	; (8103714 <vTaskSwitchContext+0xc0>)
 81036e6:	6013      	str	r3, [r2, #0]
 81036e8:	4a08      	ldr	r2, [pc, #32]	; (810370c <vTaskSwitchContext+0xb8>)
 81036ea:	68fb      	ldr	r3, [r7, #12]
 81036ec:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 81036ee:	4b09      	ldr	r3, [pc, #36]	; (8103714 <vTaskSwitchContext+0xc0>)
 81036f0:	681b      	ldr	r3, [r3, #0]
 81036f2:	3354      	adds	r3, #84	; 0x54
 81036f4:	4a08      	ldr	r2, [pc, #32]	; (8103718 <vTaskSwitchContext+0xc4>)
 81036f6:	6013      	str	r3, [r2, #0]
}
 81036f8:	bf00      	nop
 81036fa:	3714      	adds	r7, #20
 81036fc:	46bd      	mov	sp, r7
 81036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103702:	4770      	bx	lr
 8103704:	10005014 	.word	0x10005014
 8103708:	10005000 	.word	0x10005000
 810370c:	10004ff4 	.word	0x10004ff4
 8103710:	10004b1c 	.word	0x10004b1c
 8103714:	10004b18 	.word	0x10004b18
 8103718:	10000014 	.word	0x10000014

0810371c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 810371c:	b580      	push	{r7, lr}
 810371e:	b084      	sub	sp, #16
 8103720:	af00      	add	r7, sp, #0
 8103722:	6078      	str	r0, [r7, #4]
 8103724:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8103726:	687b      	ldr	r3, [r7, #4]
 8103728:	2b00      	cmp	r3, #0
 810372a:	d10a      	bne.n	8103742 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 810372c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103730:	f383 8811 	msr	BASEPRI, r3
 8103734:	f3bf 8f6f 	isb	sy
 8103738:	f3bf 8f4f 	dsb	sy
 810373c:	60fb      	str	r3, [r7, #12]
}
 810373e:	bf00      	nop
 8103740:	e7fe      	b.n	8103740 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8103742:	4b07      	ldr	r3, [pc, #28]	; (8103760 <vTaskPlaceOnEventList+0x44>)
 8103744:	681b      	ldr	r3, [r3, #0]
 8103746:	3318      	adds	r3, #24
 8103748:	4619      	mov	r1, r3
 810374a:	6878      	ldr	r0, [r7, #4]
 810374c:	f7fe fc11 	bl	8101f72 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8103750:	2101      	movs	r1, #1
 8103752:	6838      	ldr	r0, [r7, #0]
 8103754:	f000 fa80 	bl	8103c58 <prvAddCurrentTaskToDelayedList>
}
 8103758:	bf00      	nop
 810375a:	3710      	adds	r7, #16
 810375c:	46bd      	mov	sp, r7
 810375e:	bd80      	pop	{r7, pc}
 8103760:	10004b18 	.word	0x10004b18

08103764 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8103764:	b580      	push	{r7, lr}
 8103766:	b086      	sub	sp, #24
 8103768:	af00      	add	r7, sp, #0
 810376a:	60f8      	str	r0, [r7, #12]
 810376c:	60b9      	str	r1, [r7, #8]
 810376e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8103770:	68fb      	ldr	r3, [r7, #12]
 8103772:	2b00      	cmp	r3, #0
 8103774:	d10a      	bne.n	810378c <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8103776:	f04f 0350 	mov.w	r3, #80	; 0x50
 810377a:	f383 8811 	msr	BASEPRI, r3
 810377e:	f3bf 8f6f 	isb	sy
 8103782:	f3bf 8f4f 	dsb	sy
 8103786:	617b      	str	r3, [r7, #20]
}
 8103788:	bf00      	nop
 810378a:	e7fe      	b.n	810378a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 810378c:	4b0a      	ldr	r3, [pc, #40]	; (81037b8 <vTaskPlaceOnEventListRestricted+0x54>)
 810378e:	681b      	ldr	r3, [r3, #0]
 8103790:	3318      	adds	r3, #24
 8103792:	4619      	mov	r1, r3
 8103794:	68f8      	ldr	r0, [r7, #12]
 8103796:	f7fe fbc8 	bl	8101f2a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 810379a:	687b      	ldr	r3, [r7, #4]
 810379c:	2b00      	cmp	r3, #0
 810379e:	d002      	beq.n	81037a6 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 81037a0:	f04f 33ff 	mov.w	r3, #4294967295
 81037a4:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 81037a6:	6879      	ldr	r1, [r7, #4]
 81037a8:	68b8      	ldr	r0, [r7, #8]
 81037aa:	f000 fa55 	bl	8103c58 <prvAddCurrentTaskToDelayedList>
	}
 81037ae:	bf00      	nop
 81037b0:	3718      	adds	r7, #24
 81037b2:	46bd      	mov	sp, r7
 81037b4:	bd80      	pop	{r7, pc}
 81037b6:	bf00      	nop
 81037b8:	10004b18 	.word	0x10004b18

081037bc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 81037bc:	b580      	push	{r7, lr}
 81037be:	b086      	sub	sp, #24
 81037c0:	af00      	add	r7, sp, #0
 81037c2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 81037c4:	687b      	ldr	r3, [r7, #4]
 81037c6:	68db      	ldr	r3, [r3, #12]
 81037c8:	68db      	ldr	r3, [r3, #12]
 81037ca:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 81037cc:	693b      	ldr	r3, [r7, #16]
 81037ce:	2b00      	cmp	r3, #0
 81037d0:	d10a      	bne.n	81037e8 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 81037d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 81037d6:	f383 8811 	msr	BASEPRI, r3
 81037da:	f3bf 8f6f 	isb	sy
 81037de:	f3bf 8f4f 	dsb	sy
 81037e2:	60fb      	str	r3, [r7, #12]
}
 81037e4:	bf00      	nop
 81037e6:	e7fe      	b.n	81037e6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 81037e8:	693b      	ldr	r3, [r7, #16]
 81037ea:	3318      	adds	r3, #24
 81037ec:	4618      	mov	r0, r3
 81037ee:	f7fe fbf9 	bl	8101fe4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 81037f2:	4b1e      	ldr	r3, [pc, #120]	; (810386c <xTaskRemoveFromEventList+0xb0>)
 81037f4:	681b      	ldr	r3, [r3, #0]
 81037f6:	2b00      	cmp	r3, #0
 81037f8:	d11d      	bne.n	8103836 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 81037fa:	693b      	ldr	r3, [r7, #16]
 81037fc:	3304      	adds	r3, #4
 81037fe:	4618      	mov	r0, r3
 8103800:	f7fe fbf0 	bl	8101fe4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8103804:	693b      	ldr	r3, [r7, #16]
 8103806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103808:	4b19      	ldr	r3, [pc, #100]	; (8103870 <xTaskRemoveFromEventList+0xb4>)
 810380a:	681b      	ldr	r3, [r3, #0]
 810380c:	429a      	cmp	r2, r3
 810380e:	d903      	bls.n	8103818 <xTaskRemoveFromEventList+0x5c>
 8103810:	693b      	ldr	r3, [r7, #16]
 8103812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103814:	4a16      	ldr	r2, [pc, #88]	; (8103870 <xTaskRemoveFromEventList+0xb4>)
 8103816:	6013      	str	r3, [r2, #0]
 8103818:	693b      	ldr	r3, [r7, #16]
 810381a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 810381c:	4613      	mov	r3, r2
 810381e:	009b      	lsls	r3, r3, #2
 8103820:	4413      	add	r3, r2
 8103822:	009b      	lsls	r3, r3, #2
 8103824:	4a13      	ldr	r2, [pc, #76]	; (8103874 <xTaskRemoveFromEventList+0xb8>)
 8103826:	441a      	add	r2, r3
 8103828:	693b      	ldr	r3, [r7, #16]
 810382a:	3304      	adds	r3, #4
 810382c:	4619      	mov	r1, r3
 810382e:	4610      	mov	r0, r2
 8103830:	f7fe fb7b 	bl	8101f2a <vListInsertEnd>
 8103834:	e005      	b.n	8103842 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8103836:	693b      	ldr	r3, [r7, #16]
 8103838:	3318      	adds	r3, #24
 810383a:	4619      	mov	r1, r3
 810383c:	480e      	ldr	r0, [pc, #56]	; (8103878 <xTaskRemoveFromEventList+0xbc>)
 810383e:	f7fe fb74 	bl	8101f2a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8103842:	693b      	ldr	r3, [r7, #16]
 8103844:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103846:	4b0d      	ldr	r3, [pc, #52]	; (810387c <xTaskRemoveFromEventList+0xc0>)
 8103848:	681b      	ldr	r3, [r3, #0]
 810384a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810384c:	429a      	cmp	r2, r3
 810384e:	d905      	bls.n	810385c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8103850:	2301      	movs	r3, #1
 8103852:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8103854:	4b0a      	ldr	r3, [pc, #40]	; (8103880 <xTaskRemoveFromEventList+0xc4>)
 8103856:	2201      	movs	r2, #1
 8103858:	601a      	str	r2, [r3, #0]
 810385a:	e001      	b.n	8103860 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 810385c:	2300      	movs	r3, #0
 810385e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8103860:	697b      	ldr	r3, [r7, #20]
}
 8103862:	4618      	mov	r0, r3
 8103864:	3718      	adds	r7, #24
 8103866:	46bd      	mov	sp, r7
 8103868:	bd80      	pop	{r7, pc}
 810386a:	bf00      	nop
 810386c:	10005014 	.word	0x10005014
 8103870:	10004ff4 	.word	0x10004ff4
 8103874:	10004b1c 	.word	0x10004b1c
 8103878:	10004fac 	.word	0x10004fac
 810387c:	10004b18 	.word	0x10004b18
 8103880:	10005000 	.word	0x10005000

08103884 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8103884:	b480      	push	{r7}
 8103886:	b083      	sub	sp, #12
 8103888:	af00      	add	r7, sp, #0
 810388a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 810388c:	4b06      	ldr	r3, [pc, #24]	; (81038a8 <vTaskInternalSetTimeOutState+0x24>)
 810388e:	681a      	ldr	r2, [r3, #0]
 8103890:	687b      	ldr	r3, [r7, #4]
 8103892:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8103894:	4b05      	ldr	r3, [pc, #20]	; (81038ac <vTaskInternalSetTimeOutState+0x28>)
 8103896:	681a      	ldr	r2, [r3, #0]
 8103898:	687b      	ldr	r3, [r7, #4]
 810389a:	605a      	str	r2, [r3, #4]
}
 810389c:	bf00      	nop
 810389e:	370c      	adds	r7, #12
 81038a0:	46bd      	mov	sp, r7
 81038a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81038a6:	4770      	bx	lr
 81038a8:	10005004 	.word	0x10005004
 81038ac:	10004ff0 	.word	0x10004ff0

081038b0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 81038b0:	b580      	push	{r7, lr}
 81038b2:	b088      	sub	sp, #32
 81038b4:	af00      	add	r7, sp, #0
 81038b6:	6078      	str	r0, [r7, #4]
 81038b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 81038ba:	687b      	ldr	r3, [r7, #4]
 81038bc:	2b00      	cmp	r3, #0
 81038be:	d10a      	bne.n	81038d6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 81038c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 81038c4:	f383 8811 	msr	BASEPRI, r3
 81038c8:	f3bf 8f6f 	isb	sy
 81038cc:	f3bf 8f4f 	dsb	sy
 81038d0:	613b      	str	r3, [r7, #16]
}
 81038d2:	bf00      	nop
 81038d4:	e7fe      	b.n	81038d4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 81038d6:	683b      	ldr	r3, [r7, #0]
 81038d8:	2b00      	cmp	r3, #0
 81038da:	d10a      	bne.n	81038f2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 81038dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 81038e0:	f383 8811 	msr	BASEPRI, r3
 81038e4:	f3bf 8f6f 	isb	sy
 81038e8:	f3bf 8f4f 	dsb	sy
 81038ec:	60fb      	str	r3, [r7, #12]
}
 81038ee:	bf00      	nop
 81038f0:	e7fe      	b.n	81038f0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 81038f2:	f7fe fccf 	bl	8102294 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 81038f6:	4b1d      	ldr	r3, [pc, #116]	; (810396c <xTaskCheckForTimeOut+0xbc>)
 81038f8:	681b      	ldr	r3, [r3, #0]
 81038fa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 81038fc:	687b      	ldr	r3, [r7, #4]
 81038fe:	685b      	ldr	r3, [r3, #4]
 8103900:	69ba      	ldr	r2, [r7, #24]
 8103902:	1ad3      	subs	r3, r2, r3
 8103904:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8103906:	683b      	ldr	r3, [r7, #0]
 8103908:	681b      	ldr	r3, [r3, #0]
 810390a:	f1b3 3fff 	cmp.w	r3, #4294967295
 810390e:	d102      	bne.n	8103916 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8103910:	2300      	movs	r3, #0
 8103912:	61fb      	str	r3, [r7, #28]
 8103914:	e023      	b.n	810395e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8103916:	687b      	ldr	r3, [r7, #4]
 8103918:	681a      	ldr	r2, [r3, #0]
 810391a:	4b15      	ldr	r3, [pc, #84]	; (8103970 <xTaskCheckForTimeOut+0xc0>)
 810391c:	681b      	ldr	r3, [r3, #0]
 810391e:	429a      	cmp	r2, r3
 8103920:	d007      	beq.n	8103932 <xTaskCheckForTimeOut+0x82>
 8103922:	687b      	ldr	r3, [r7, #4]
 8103924:	685b      	ldr	r3, [r3, #4]
 8103926:	69ba      	ldr	r2, [r7, #24]
 8103928:	429a      	cmp	r2, r3
 810392a:	d302      	bcc.n	8103932 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 810392c:	2301      	movs	r3, #1
 810392e:	61fb      	str	r3, [r7, #28]
 8103930:	e015      	b.n	810395e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8103932:	683b      	ldr	r3, [r7, #0]
 8103934:	681b      	ldr	r3, [r3, #0]
 8103936:	697a      	ldr	r2, [r7, #20]
 8103938:	429a      	cmp	r2, r3
 810393a:	d20b      	bcs.n	8103954 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 810393c:	683b      	ldr	r3, [r7, #0]
 810393e:	681a      	ldr	r2, [r3, #0]
 8103940:	697b      	ldr	r3, [r7, #20]
 8103942:	1ad2      	subs	r2, r2, r3
 8103944:	683b      	ldr	r3, [r7, #0]
 8103946:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8103948:	6878      	ldr	r0, [r7, #4]
 810394a:	f7ff ff9b 	bl	8103884 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 810394e:	2300      	movs	r3, #0
 8103950:	61fb      	str	r3, [r7, #28]
 8103952:	e004      	b.n	810395e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8103954:	683b      	ldr	r3, [r7, #0]
 8103956:	2200      	movs	r2, #0
 8103958:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 810395a:	2301      	movs	r3, #1
 810395c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 810395e:	f7fe fcc9 	bl	81022f4 <vPortExitCritical>

	return xReturn;
 8103962:	69fb      	ldr	r3, [r7, #28]
}
 8103964:	4618      	mov	r0, r3
 8103966:	3720      	adds	r7, #32
 8103968:	46bd      	mov	sp, r7
 810396a:	bd80      	pop	{r7, pc}
 810396c:	10004ff0 	.word	0x10004ff0
 8103970:	10005004 	.word	0x10005004

08103974 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8103974:	b480      	push	{r7}
 8103976:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8103978:	4b03      	ldr	r3, [pc, #12]	; (8103988 <vTaskMissedYield+0x14>)
 810397a:	2201      	movs	r2, #1
 810397c:	601a      	str	r2, [r3, #0]
}
 810397e:	bf00      	nop
 8103980:	46bd      	mov	sp, r7
 8103982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103986:	4770      	bx	lr
 8103988:	10005000 	.word	0x10005000

0810398c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 810398c:	b580      	push	{r7, lr}
 810398e:	b082      	sub	sp, #8
 8103990:	af00      	add	r7, sp, #0
 8103992:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8103994:	f000 f852 	bl	8103a3c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8103998:	4b06      	ldr	r3, [pc, #24]	; (81039b4 <prvIdleTask+0x28>)
 810399a:	681b      	ldr	r3, [r3, #0]
 810399c:	2b01      	cmp	r3, #1
 810399e:	d9f9      	bls.n	8103994 <prvIdleTask+0x8>
			{
				taskYIELD();
 81039a0:	4b05      	ldr	r3, [pc, #20]	; (81039b8 <prvIdleTask+0x2c>)
 81039a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 81039a6:	601a      	str	r2, [r3, #0]
 81039a8:	f3bf 8f4f 	dsb	sy
 81039ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 81039b0:	e7f0      	b.n	8103994 <prvIdleTask+0x8>
 81039b2:	bf00      	nop
 81039b4:	10004b1c 	.word	0x10004b1c
 81039b8:	e000ed04 	.word	0xe000ed04

081039bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 81039bc:	b580      	push	{r7, lr}
 81039be:	b082      	sub	sp, #8
 81039c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 81039c2:	2300      	movs	r3, #0
 81039c4:	607b      	str	r3, [r7, #4]
 81039c6:	e00c      	b.n	81039e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 81039c8:	687a      	ldr	r2, [r7, #4]
 81039ca:	4613      	mov	r3, r2
 81039cc:	009b      	lsls	r3, r3, #2
 81039ce:	4413      	add	r3, r2
 81039d0:	009b      	lsls	r3, r3, #2
 81039d2:	4a12      	ldr	r2, [pc, #72]	; (8103a1c <prvInitialiseTaskLists+0x60>)
 81039d4:	4413      	add	r3, r2
 81039d6:	4618      	mov	r0, r3
 81039d8:	f7fe fa7a 	bl	8101ed0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 81039dc:	687b      	ldr	r3, [r7, #4]
 81039de:	3301      	adds	r3, #1
 81039e0:	607b      	str	r3, [r7, #4]
 81039e2:	687b      	ldr	r3, [r7, #4]
 81039e4:	2b37      	cmp	r3, #55	; 0x37
 81039e6:	d9ef      	bls.n	81039c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 81039e8:	480d      	ldr	r0, [pc, #52]	; (8103a20 <prvInitialiseTaskLists+0x64>)
 81039ea:	f7fe fa71 	bl	8101ed0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 81039ee:	480d      	ldr	r0, [pc, #52]	; (8103a24 <prvInitialiseTaskLists+0x68>)
 81039f0:	f7fe fa6e 	bl	8101ed0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 81039f4:	480c      	ldr	r0, [pc, #48]	; (8103a28 <prvInitialiseTaskLists+0x6c>)
 81039f6:	f7fe fa6b 	bl	8101ed0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 81039fa:	480c      	ldr	r0, [pc, #48]	; (8103a2c <prvInitialiseTaskLists+0x70>)
 81039fc:	f7fe fa68 	bl	8101ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8103a00:	480b      	ldr	r0, [pc, #44]	; (8103a30 <prvInitialiseTaskLists+0x74>)
 8103a02:	f7fe fa65 	bl	8101ed0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8103a06:	4b0b      	ldr	r3, [pc, #44]	; (8103a34 <prvInitialiseTaskLists+0x78>)
 8103a08:	4a05      	ldr	r2, [pc, #20]	; (8103a20 <prvInitialiseTaskLists+0x64>)
 8103a0a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8103a0c:	4b0a      	ldr	r3, [pc, #40]	; (8103a38 <prvInitialiseTaskLists+0x7c>)
 8103a0e:	4a05      	ldr	r2, [pc, #20]	; (8103a24 <prvInitialiseTaskLists+0x68>)
 8103a10:	601a      	str	r2, [r3, #0]
}
 8103a12:	bf00      	nop
 8103a14:	3708      	adds	r7, #8
 8103a16:	46bd      	mov	sp, r7
 8103a18:	bd80      	pop	{r7, pc}
 8103a1a:	bf00      	nop
 8103a1c:	10004b1c 	.word	0x10004b1c
 8103a20:	10004f7c 	.word	0x10004f7c
 8103a24:	10004f90 	.word	0x10004f90
 8103a28:	10004fac 	.word	0x10004fac
 8103a2c:	10004fc0 	.word	0x10004fc0
 8103a30:	10004fd8 	.word	0x10004fd8
 8103a34:	10004fa4 	.word	0x10004fa4
 8103a38:	10004fa8 	.word	0x10004fa8

08103a3c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8103a3c:	b580      	push	{r7, lr}
 8103a3e:	b082      	sub	sp, #8
 8103a40:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8103a42:	e019      	b.n	8103a78 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8103a44:	f7fe fc26 	bl	8102294 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103a48:	4b10      	ldr	r3, [pc, #64]	; (8103a8c <prvCheckTasksWaitingTermination+0x50>)
 8103a4a:	68db      	ldr	r3, [r3, #12]
 8103a4c:	68db      	ldr	r3, [r3, #12]
 8103a4e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8103a50:	687b      	ldr	r3, [r7, #4]
 8103a52:	3304      	adds	r3, #4
 8103a54:	4618      	mov	r0, r3
 8103a56:	f7fe fac5 	bl	8101fe4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8103a5a:	4b0d      	ldr	r3, [pc, #52]	; (8103a90 <prvCheckTasksWaitingTermination+0x54>)
 8103a5c:	681b      	ldr	r3, [r3, #0]
 8103a5e:	3b01      	subs	r3, #1
 8103a60:	4a0b      	ldr	r2, [pc, #44]	; (8103a90 <prvCheckTasksWaitingTermination+0x54>)
 8103a62:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8103a64:	4b0b      	ldr	r3, [pc, #44]	; (8103a94 <prvCheckTasksWaitingTermination+0x58>)
 8103a66:	681b      	ldr	r3, [r3, #0]
 8103a68:	3b01      	subs	r3, #1
 8103a6a:	4a0a      	ldr	r2, [pc, #40]	; (8103a94 <prvCheckTasksWaitingTermination+0x58>)
 8103a6c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8103a6e:	f7fe fc41 	bl	81022f4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8103a72:	6878      	ldr	r0, [r7, #4]
 8103a74:	f000 f810 	bl	8103a98 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8103a78:	4b06      	ldr	r3, [pc, #24]	; (8103a94 <prvCheckTasksWaitingTermination+0x58>)
 8103a7a:	681b      	ldr	r3, [r3, #0]
 8103a7c:	2b00      	cmp	r3, #0
 8103a7e:	d1e1      	bne.n	8103a44 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8103a80:	bf00      	nop
 8103a82:	bf00      	nop
 8103a84:	3708      	adds	r7, #8
 8103a86:	46bd      	mov	sp, r7
 8103a88:	bd80      	pop	{r7, pc}
 8103a8a:	bf00      	nop
 8103a8c:	10004fc0 	.word	0x10004fc0
 8103a90:	10004fec 	.word	0x10004fec
 8103a94:	10004fd4 	.word	0x10004fd4

08103a98 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8103a98:	b580      	push	{r7, lr}
 8103a9a:	b084      	sub	sp, #16
 8103a9c:	af00      	add	r7, sp, #0
 8103a9e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8103aa0:	687b      	ldr	r3, [r7, #4]
 8103aa2:	3354      	adds	r3, #84	; 0x54
 8103aa4:	4618      	mov	r0, r3
 8103aa6:	f000 fcc3 	bl	8104430 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8103aaa:	687b      	ldr	r3, [r7, #4]
 8103aac:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8103ab0:	2b00      	cmp	r3, #0
 8103ab2:	d108      	bne.n	8103ac6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8103ab4:	687b      	ldr	r3, [r7, #4]
 8103ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8103ab8:	4618      	mov	r0, r3
 8103aba:	f7fe f8eb 	bl	8101c94 <vPortFree>
				vPortFree( pxTCB );
 8103abe:	6878      	ldr	r0, [r7, #4]
 8103ac0:	f7fe f8e8 	bl	8101c94 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8103ac4:	e018      	b.n	8103af8 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8103ac6:	687b      	ldr	r3, [r7, #4]
 8103ac8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8103acc:	2b01      	cmp	r3, #1
 8103ace:	d103      	bne.n	8103ad8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8103ad0:	6878      	ldr	r0, [r7, #4]
 8103ad2:	f7fe f8df 	bl	8101c94 <vPortFree>
	}
 8103ad6:	e00f      	b.n	8103af8 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8103ad8:	687b      	ldr	r3, [r7, #4]
 8103ada:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8103ade:	2b02      	cmp	r3, #2
 8103ae0:	d00a      	beq.n	8103af8 <prvDeleteTCB+0x60>
	__asm volatile
 8103ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103ae6:	f383 8811 	msr	BASEPRI, r3
 8103aea:	f3bf 8f6f 	isb	sy
 8103aee:	f3bf 8f4f 	dsb	sy
 8103af2:	60fb      	str	r3, [r7, #12]
}
 8103af4:	bf00      	nop
 8103af6:	e7fe      	b.n	8103af6 <prvDeleteTCB+0x5e>
	}
 8103af8:	bf00      	nop
 8103afa:	3710      	adds	r7, #16
 8103afc:	46bd      	mov	sp, r7
 8103afe:	bd80      	pop	{r7, pc}

08103b00 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8103b00:	b480      	push	{r7}
 8103b02:	b083      	sub	sp, #12
 8103b04:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8103b06:	4b0c      	ldr	r3, [pc, #48]	; (8103b38 <prvResetNextTaskUnblockTime+0x38>)
 8103b08:	681b      	ldr	r3, [r3, #0]
 8103b0a:	681b      	ldr	r3, [r3, #0]
 8103b0c:	2b00      	cmp	r3, #0
 8103b0e:	d104      	bne.n	8103b1a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8103b10:	4b0a      	ldr	r3, [pc, #40]	; (8103b3c <prvResetNextTaskUnblockTime+0x3c>)
 8103b12:	f04f 32ff 	mov.w	r2, #4294967295
 8103b16:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8103b18:	e008      	b.n	8103b2c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103b1a:	4b07      	ldr	r3, [pc, #28]	; (8103b38 <prvResetNextTaskUnblockTime+0x38>)
 8103b1c:	681b      	ldr	r3, [r3, #0]
 8103b1e:	68db      	ldr	r3, [r3, #12]
 8103b20:	68db      	ldr	r3, [r3, #12]
 8103b22:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8103b24:	687b      	ldr	r3, [r7, #4]
 8103b26:	685b      	ldr	r3, [r3, #4]
 8103b28:	4a04      	ldr	r2, [pc, #16]	; (8103b3c <prvResetNextTaskUnblockTime+0x3c>)
 8103b2a:	6013      	str	r3, [r2, #0]
}
 8103b2c:	bf00      	nop
 8103b2e:	370c      	adds	r7, #12
 8103b30:	46bd      	mov	sp, r7
 8103b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b36:	4770      	bx	lr
 8103b38:	10004fa4 	.word	0x10004fa4
 8103b3c:	1000500c 	.word	0x1000500c

08103b40 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8103b40:	b480      	push	{r7}
 8103b42:	b083      	sub	sp, #12
 8103b44:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8103b46:	4b0b      	ldr	r3, [pc, #44]	; (8103b74 <xTaskGetSchedulerState+0x34>)
 8103b48:	681b      	ldr	r3, [r3, #0]
 8103b4a:	2b00      	cmp	r3, #0
 8103b4c:	d102      	bne.n	8103b54 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8103b4e:	2301      	movs	r3, #1
 8103b50:	607b      	str	r3, [r7, #4]
 8103b52:	e008      	b.n	8103b66 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8103b54:	4b08      	ldr	r3, [pc, #32]	; (8103b78 <xTaskGetSchedulerState+0x38>)
 8103b56:	681b      	ldr	r3, [r3, #0]
 8103b58:	2b00      	cmp	r3, #0
 8103b5a:	d102      	bne.n	8103b62 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8103b5c:	2302      	movs	r3, #2
 8103b5e:	607b      	str	r3, [r7, #4]
 8103b60:	e001      	b.n	8103b66 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8103b62:	2300      	movs	r3, #0
 8103b64:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8103b66:	687b      	ldr	r3, [r7, #4]
	}
 8103b68:	4618      	mov	r0, r3
 8103b6a:	370c      	adds	r7, #12
 8103b6c:	46bd      	mov	sp, r7
 8103b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103b72:	4770      	bx	lr
 8103b74:	10004ff8 	.word	0x10004ff8
 8103b78:	10005014 	.word	0x10005014

08103b7c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8103b7c:	b580      	push	{r7, lr}
 8103b7e:	b086      	sub	sp, #24
 8103b80:	af00      	add	r7, sp, #0
 8103b82:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8103b84:	687b      	ldr	r3, [r7, #4]
 8103b86:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8103b88:	2300      	movs	r3, #0
 8103b8a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8103b8c:	687b      	ldr	r3, [r7, #4]
 8103b8e:	2b00      	cmp	r3, #0
 8103b90:	d056      	beq.n	8103c40 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8103b92:	4b2e      	ldr	r3, [pc, #184]	; (8103c4c <xTaskPriorityDisinherit+0xd0>)
 8103b94:	681b      	ldr	r3, [r3, #0]
 8103b96:	693a      	ldr	r2, [r7, #16]
 8103b98:	429a      	cmp	r2, r3
 8103b9a:	d00a      	beq.n	8103bb2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8103b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103ba0:	f383 8811 	msr	BASEPRI, r3
 8103ba4:	f3bf 8f6f 	isb	sy
 8103ba8:	f3bf 8f4f 	dsb	sy
 8103bac:	60fb      	str	r3, [r7, #12]
}
 8103bae:	bf00      	nop
 8103bb0:	e7fe      	b.n	8103bb0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8103bb2:	693b      	ldr	r3, [r7, #16]
 8103bb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103bb6:	2b00      	cmp	r3, #0
 8103bb8:	d10a      	bne.n	8103bd0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8103bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103bbe:	f383 8811 	msr	BASEPRI, r3
 8103bc2:	f3bf 8f6f 	isb	sy
 8103bc6:	f3bf 8f4f 	dsb	sy
 8103bca:	60bb      	str	r3, [r7, #8]
}
 8103bcc:	bf00      	nop
 8103bce:	e7fe      	b.n	8103bce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8103bd0:	693b      	ldr	r3, [r7, #16]
 8103bd2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103bd4:	1e5a      	subs	r2, r3, #1
 8103bd6:	693b      	ldr	r3, [r7, #16]
 8103bd8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8103bda:	693b      	ldr	r3, [r7, #16]
 8103bdc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103bde:	693b      	ldr	r3, [r7, #16]
 8103be0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8103be2:	429a      	cmp	r2, r3
 8103be4:	d02c      	beq.n	8103c40 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8103be6:	693b      	ldr	r3, [r7, #16]
 8103be8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8103bea:	2b00      	cmp	r3, #0
 8103bec:	d128      	bne.n	8103c40 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8103bee:	693b      	ldr	r3, [r7, #16]
 8103bf0:	3304      	adds	r3, #4
 8103bf2:	4618      	mov	r0, r3
 8103bf4:	f7fe f9f6 	bl	8101fe4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8103bf8:	693b      	ldr	r3, [r7, #16]
 8103bfa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8103bfc:	693b      	ldr	r3, [r7, #16]
 8103bfe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8103c00:	693b      	ldr	r3, [r7, #16]
 8103c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c04:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8103c08:	693b      	ldr	r3, [r7, #16]
 8103c0a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8103c0c:	693b      	ldr	r3, [r7, #16]
 8103c0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103c10:	4b0f      	ldr	r3, [pc, #60]	; (8103c50 <xTaskPriorityDisinherit+0xd4>)
 8103c12:	681b      	ldr	r3, [r3, #0]
 8103c14:	429a      	cmp	r2, r3
 8103c16:	d903      	bls.n	8103c20 <xTaskPriorityDisinherit+0xa4>
 8103c18:	693b      	ldr	r3, [r7, #16]
 8103c1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8103c1c:	4a0c      	ldr	r2, [pc, #48]	; (8103c50 <xTaskPriorityDisinherit+0xd4>)
 8103c1e:	6013      	str	r3, [r2, #0]
 8103c20:	693b      	ldr	r3, [r7, #16]
 8103c22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8103c24:	4613      	mov	r3, r2
 8103c26:	009b      	lsls	r3, r3, #2
 8103c28:	4413      	add	r3, r2
 8103c2a:	009b      	lsls	r3, r3, #2
 8103c2c:	4a09      	ldr	r2, [pc, #36]	; (8103c54 <xTaskPriorityDisinherit+0xd8>)
 8103c2e:	441a      	add	r2, r3
 8103c30:	693b      	ldr	r3, [r7, #16]
 8103c32:	3304      	adds	r3, #4
 8103c34:	4619      	mov	r1, r3
 8103c36:	4610      	mov	r0, r2
 8103c38:	f7fe f977 	bl	8101f2a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8103c3c:	2301      	movs	r3, #1
 8103c3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8103c40:	697b      	ldr	r3, [r7, #20]
	}
 8103c42:	4618      	mov	r0, r3
 8103c44:	3718      	adds	r7, #24
 8103c46:	46bd      	mov	sp, r7
 8103c48:	bd80      	pop	{r7, pc}
 8103c4a:	bf00      	nop
 8103c4c:	10004b18 	.word	0x10004b18
 8103c50:	10004ff4 	.word	0x10004ff4
 8103c54:	10004b1c 	.word	0x10004b1c

08103c58 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8103c58:	b580      	push	{r7, lr}
 8103c5a:	b084      	sub	sp, #16
 8103c5c:	af00      	add	r7, sp, #0
 8103c5e:	6078      	str	r0, [r7, #4]
 8103c60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8103c62:	4b21      	ldr	r3, [pc, #132]	; (8103ce8 <prvAddCurrentTaskToDelayedList+0x90>)
 8103c64:	681b      	ldr	r3, [r3, #0]
 8103c66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8103c68:	4b20      	ldr	r3, [pc, #128]	; (8103cec <prvAddCurrentTaskToDelayedList+0x94>)
 8103c6a:	681b      	ldr	r3, [r3, #0]
 8103c6c:	3304      	adds	r3, #4
 8103c6e:	4618      	mov	r0, r3
 8103c70:	f7fe f9b8 	bl	8101fe4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8103c74:	687b      	ldr	r3, [r7, #4]
 8103c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8103c7a:	d10a      	bne.n	8103c92 <prvAddCurrentTaskToDelayedList+0x3a>
 8103c7c:	683b      	ldr	r3, [r7, #0]
 8103c7e:	2b00      	cmp	r3, #0
 8103c80:	d007      	beq.n	8103c92 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8103c82:	4b1a      	ldr	r3, [pc, #104]	; (8103cec <prvAddCurrentTaskToDelayedList+0x94>)
 8103c84:	681b      	ldr	r3, [r3, #0]
 8103c86:	3304      	adds	r3, #4
 8103c88:	4619      	mov	r1, r3
 8103c8a:	4819      	ldr	r0, [pc, #100]	; (8103cf0 <prvAddCurrentTaskToDelayedList+0x98>)
 8103c8c:	f7fe f94d 	bl	8101f2a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8103c90:	e026      	b.n	8103ce0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8103c92:	68fa      	ldr	r2, [r7, #12]
 8103c94:	687b      	ldr	r3, [r7, #4]
 8103c96:	4413      	add	r3, r2
 8103c98:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8103c9a:	4b14      	ldr	r3, [pc, #80]	; (8103cec <prvAddCurrentTaskToDelayedList+0x94>)
 8103c9c:	681b      	ldr	r3, [r3, #0]
 8103c9e:	68ba      	ldr	r2, [r7, #8]
 8103ca0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8103ca2:	68ba      	ldr	r2, [r7, #8]
 8103ca4:	68fb      	ldr	r3, [r7, #12]
 8103ca6:	429a      	cmp	r2, r3
 8103ca8:	d209      	bcs.n	8103cbe <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8103caa:	4b12      	ldr	r3, [pc, #72]	; (8103cf4 <prvAddCurrentTaskToDelayedList+0x9c>)
 8103cac:	681a      	ldr	r2, [r3, #0]
 8103cae:	4b0f      	ldr	r3, [pc, #60]	; (8103cec <prvAddCurrentTaskToDelayedList+0x94>)
 8103cb0:	681b      	ldr	r3, [r3, #0]
 8103cb2:	3304      	adds	r3, #4
 8103cb4:	4619      	mov	r1, r3
 8103cb6:	4610      	mov	r0, r2
 8103cb8:	f7fe f95b 	bl	8101f72 <vListInsert>
}
 8103cbc:	e010      	b.n	8103ce0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8103cbe:	4b0e      	ldr	r3, [pc, #56]	; (8103cf8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8103cc0:	681a      	ldr	r2, [r3, #0]
 8103cc2:	4b0a      	ldr	r3, [pc, #40]	; (8103cec <prvAddCurrentTaskToDelayedList+0x94>)
 8103cc4:	681b      	ldr	r3, [r3, #0]
 8103cc6:	3304      	adds	r3, #4
 8103cc8:	4619      	mov	r1, r3
 8103cca:	4610      	mov	r0, r2
 8103ccc:	f7fe f951 	bl	8101f72 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8103cd0:	4b0a      	ldr	r3, [pc, #40]	; (8103cfc <prvAddCurrentTaskToDelayedList+0xa4>)
 8103cd2:	681b      	ldr	r3, [r3, #0]
 8103cd4:	68ba      	ldr	r2, [r7, #8]
 8103cd6:	429a      	cmp	r2, r3
 8103cd8:	d202      	bcs.n	8103ce0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8103cda:	4a08      	ldr	r2, [pc, #32]	; (8103cfc <prvAddCurrentTaskToDelayedList+0xa4>)
 8103cdc:	68bb      	ldr	r3, [r7, #8]
 8103cde:	6013      	str	r3, [r2, #0]
}
 8103ce0:	bf00      	nop
 8103ce2:	3710      	adds	r7, #16
 8103ce4:	46bd      	mov	sp, r7
 8103ce6:	bd80      	pop	{r7, pc}
 8103ce8:	10004ff0 	.word	0x10004ff0
 8103cec:	10004b18 	.word	0x10004b18
 8103cf0:	10004fd8 	.word	0x10004fd8
 8103cf4:	10004fa8 	.word	0x10004fa8
 8103cf8:	10004fa4 	.word	0x10004fa4
 8103cfc:	1000500c 	.word	0x1000500c

08103d00 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8103d00:	b580      	push	{r7, lr}
 8103d02:	b08a      	sub	sp, #40	; 0x28
 8103d04:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8103d06:	2300      	movs	r3, #0
 8103d08:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8103d0a:	f000 fb07 	bl	810431c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8103d0e:	4b1c      	ldr	r3, [pc, #112]	; (8103d80 <xTimerCreateTimerTask+0x80>)
 8103d10:	681b      	ldr	r3, [r3, #0]
 8103d12:	2b00      	cmp	r3, #0
 8103d14:	d021      	beq.n	8103d5a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8103d16:	2300      	movs	r3, #0
 8103d18:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8103d1a:	2300      	movs	r3, #0
 8103d1c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8103d1e:	1d3a      	adds	r2, r7, #4
 8103d20:	f107 0108 	add.w	r1, r7, #8
 8103d24:	f107 030c 	add.w	r3, r7, #12
 8103d28:	4618      	mov	r0, r3
 8103d2a:	f7fd fecd 	bl	8101ac8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8103d2e:	6879      	ldr	r1, [r7, #4]
 8103d30:	68bb      	ldr	r3, [r7, #8]
 8103d32:	68fa      	ldr	r2, [r7, #12]
 8103d34:	9202      	str	r2, [sp, #8]
 8103d36:	9301      	str	r3, [sp, #4]
 8103d38:	2302      	movs	r3, #2
 8103d3a:	9300      	str	r3, [sp, #0]
 8103d3c:	2300      	movs	r3, #0
 8103d3e:	460a      	mov	r2, r1
 8103d40:	4910      	ldr	r1, [pc, #64]	; (8103d84 <xTimerCreateTimerTask+0x84>)
 8103d42:	4811      	ldr	r0, [pc, #68]	; (8103d88 <xTimerCreateTimerTask+0x88>)
 8103d44:	f7ff f8b4 	bl	8102eb0 <xTaskCreateStatic>
 8103d48:	4603      	mov	r3, r0
 8103d4a:	4a10      	ldr	r2, [pc, #64]	; (8103d8c <xTimerCreateTimerTask+0x8c>)
 8103d4c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8103d4e:	4b0f      	ldr	r3, [pc, #60]	; (8103d8c <xTimerCreateTimerTask+0x8c>)
 8103d50:	681b      	ldr	r3, [r3, #0]
 8103d52:	2b00      	cmp	r3, #0
 8103d54:	d001      	beq.n	8103d5a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8103d56:	2301      	movs	r3, #1
 8103d58:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8103d5a:	697b      	ldr	r3, [r7, #20]
 8103d5c:	2b00      	cmp	r3, #0
 8103d5e:	d10a      	bne.n	8103d76 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8103d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103d64:	f383 8811 	msr	BASEPRI, r3
 8103d68:	f3bf 8f6f 	isb	sy
 8103d6c:	f3bf 8f4f 	dsb	sy
 8103d70:	613b      	str	r3, [r7, #16]
}
 8103d72:	bf00      	nop
 8103d74:	e7fe      	b.n	8103d74 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8103d76:	697b      	ldr	r3, [r7, #20]
}
 8103d78:	4618      	mov	r0, r3
 8103d7a:	3718      	adds	r7, #24
 8103d7c:	46bd      	mov	sp, r7
 8103d7e:	bd80      	pop	{r7, pc}
 8103d80:	10005048 	.word	0x10005048
 8103d84:	081045c4 	.word	0x081045c4
 8103d88:	08103ec5 	.word	0x08103ec5
 8103d8c:	1000504c 	.word	0x1000504c

08103d90 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8103d90:	b580      	push	{r7, lr}
 8103d92:	b08a      	sub	sp, #40	; 0x28
 8103d94:	af00      	add	r7, sp, #0
 8103d96:	60f8      	str	r0, [r7, #12]
 8103d98:	60b9      	str	r1, [r7, #8]
 8103d9a:	607a      	str	r2, [r7, #4]
 8103d9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8103d9e:	2300      	movs	r3, #0
 8103da0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8103da2:	68fb      	ldr	r3, [r7, #12]
 8103da4:	2b00      	cmp	r3, #0
 8103da6:	d10a      	bne.n	8103dbe <xTimerGenericCommand+0x2e>
	__asm volatile
 8103da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103dac:	f383 8811 	msr	BASEPRI, r3
 8103db0:	f3bf 8f6f 	isb	sy
 8103db4:	f3bf 8f4f 	dsb	sy
 8103db8:	623b      	str	r3, [r7, #32]
}
 8103dba:	bf00      	nop
 8103dbc:	e7fe      	b.n	8103dbc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8103dbe:	4b1a      	ldr	r3, [pc, #104]	; (8103e28 <xTimerGenericCommand+0x98>)
 8103dc0:	681b      	ldr	r3, [r3, #0]
 8103dc2:	2b00      	cmp	r3, #0
 8103dc4:	d02a      	beq.n	8103e1c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8103dc6:	68bb      	ldr	r3, [r7, #8]
 8103dc8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8103dca:	687b      	ldr	r3, [r7, #4]
 8103dcc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8103dce:	68fb      	ldr	r3, [r7, #12]
 8103dd0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8103dd2:	68bb      	ldr	r3, [r7, #8]
 8103dd4:	2b05      	cmp	r3, #5
 8103dd6:	dc18      	bgt.n	8103e0a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8103dd8:	f7ff feb2 	bl	8103b40 <xTaskGetSchedulerState>
 8103ddc:	4603      	mov	r3, r0
 8103dde:	2b02      	cmp	r3, #2
 8103de0:	d109      	bne.n	8103df6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8103de2:	4b11      	ldr	r3, [pc, #68]	; (8103e28 <xTimerGenericCommand+0x98>)
 8103de4:	6818      	ldr	r0, [r3, #0]
 8103de6:	f107 0110 	add.w	r1, r7, #16
 8103dea:	2300      	movs	r3, #0
 8103dec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8103dee:	f7fe fc77 	bl	81026e0 <xQueueGenericSend>
 8103df2:	6278      	str	r0, [r7, #36]	; 0x24
 8103df4:	e012      	b.n	8103e1c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8103df6:	4b0c      	ldr	r3, [pc, #48]	; (8103e28 <xTimerGenericCommand+0x98>)
 8103df8:	6818      	ldr	r0, [r3, #0]
 8103dfa:	f107 0110 	add.w	r1, r7, #16
 8103dfe:	2300      	movs	r3, #0
 8103e00:	2200      	movs	r2, #0
 8103e02:	f7fe fc6d 	bl	81026e0 <xQueueGenericSend>
 8103e06:	6278      	str	r0, [r7, #36]	; 0x24
 8103e08:	e008      	b.n	8103e1c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8103e0a:	4b07      	ldr	r3, [pc, #28]	; (8103e28 <xTimerGenericCommand+0x98>)
 8103e0c:	6818      	ldr	r0, [r3, #0]
 8103e0e:	f107 0110 	add.w	r1, r7, #16
 8103e12:	2300      	movs	r3, #0
 8103e14:	683a      	ldr	r2, [r7, #0]
 8103e16:	f7fe fd61 	bl	81028dc <xQueueGenericSendFromISR>
 8103e1a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8103e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8103e1e:	4618      	mov	r0, r3
 8103e20:	3728      	adds	r7, #40	; 0x28
 8103e22:	46bd      	mov	sp, r7
 8103e24:	bd80      	pop	{r7, pc}
 8103e26:	bf00      	nop
 8103e28:	10005048 	.word	0x10005048

08103e2c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8103e2c:	b580      	push	{r7, lr}
 8103e2e:	b088      	sub	sp, #32
 8103e30:	af02      	add	r7, sp, #8
 8103e32:	6078      	str	r0, [r7, #4]
 8103e34:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8103e36:	4b22      	ldr	r3, [pc, #136]	; (8103ec0 <prvProcessExpiredTimer+0x94>)
 8103e38:	681b      	ldr	r3, [r3, #0]
 8103e3a:	68db      	ldr	r3, [r3, #12]
 8103e3c:	68db      	ldr	r3, [r3, #12]
 8103e3e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8103e40:	697b      	ldr	r3, [r7, #20]
 8103e42:	3304      	adds	r3, #4
 8103e44:	4618      	mov	r0, r3
 8103e46:	f7fe f8cd 	bl	8101fe4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8103e4a:	697b      	ldr	r3, [r7, #20]
 8103e4c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8103e50:	f003 0304 	and.w	r3, r3, #4
 8103e54:	2b00      	cmp	r3, #0
 8103e56:	d022      	beq.n	8103e9e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8103e58:	697b      	ldr	r3, [r7, #20]
 8103e5a:	699a      	ldr	r2, [r3, #24]
 8103e5c:	687b      	ldr	r3, [r7, #4]
 8103e5e:	18d1      	adds	r1, r2, r3
 8103e60:	687b      	ldr	r3, [r7, #4]
 8103e62:	683a      	ldr	r2, [r7, #0]
 8103e64:	6978      	ldr	r0, [r7, #20]
 8103e66:	f000 f8d1 	bl	810400c <prvInsertTimerInActiveList>
 8103e6a:	4603      	mov	r3, r0
 8103e6c:	2b00      	cmp	r3, #0
 8103e6e:	d01f      	beq.n	8103eb0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8103e70:	2300      	movs	r3, #0
 8103e72:	9300      	str	r3, [sp, #0]
 8103e74:	2300      	movs	r3, #0
 8103e76:	687a      	ldr	r2, [r7, #4]
 8103e78:	2100      	movs	r1, #0
 8103e7a:	6978      	ldr	r0, [r7, #20]
 8103e7c:	f7ff ff88 	bl	8103d90 <xTimerGenericCommand>
 8103e80:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8103e82:	693b      	ldr	r3, [r7, #16]
 8103e84:	2b00      	cmp	r3, #0
 8103e86:	d113      	bne.n	8103eb0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8103e88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8103e8c:	f383 8811 	msr	BASEPRI, r3
 8103e90:	f3bf 8f6f 	isb	sy
 8103e94:	f3bf 8f4f 	dsb	sy
 8103e98:	60fb      	str	r3, [r7, #12]
}
 8103e9a:	bf00      	nop
 8103e9c:	e7fe      	b.n	8103e9c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8103e9e:	697b      	ldr	r3, [r7, #20]
 8103ea0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8103ea4:	f023 0301 	bic.w	r3, r3, #1
 8103ea8:	b2da      	uxtb	r2, r3
 8103eaa:	697b      	ldr	r3, [r7, #20]
 8103eac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8103eb0:	697b      	ldr	r3, [r7, #20]
 8103eb2:	6a1b      	ldr	r3, [r3, #32]
 8103eb4:	6978      	ldr	r0, [r7, #20]
 8103eb6:	4798      	blx	r3
}
 8103eb8:	bf00      	nop
 8103eba:	3718      	adds	r7, #24
 8103ebc:	46bd      	mov	sp, r7
 8103ebe:	bd80      	pop	{r7, pc}
 8103ec0:	10005040 	.word	0x10005040

08103ec4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8103ec4:	b580      	push	{r7, lr}
 8103ec6:	b084      	sub	sp, #16
 8103ec8:	af00      	add	r7, sp, #0
 8103eca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8103ecc:	f107 0308 	add.w	r3, r7, #8
 8103ed0:	4618      	mov	r0, r3
 8103ed2:	f000 f857 	bl	8103f84 <prvGetNextExpireTime>
 8103ed6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8103ed8:	68bb      	ldr	r3, [r7, #8]
 8103eda:	4619      	mov	r1, r3
 8103edc:	68f8      	ldr	r0, [r7, #12]
 8103ede:	f000 f803 	bl	8103ee8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8103ee2:	f000 f8d5 	bl	8104090 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8103ee6:	e7f1      	b.n	8103ecc <prvTimerTask+0x8>

08103ee8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8103ee8:	b580      	push	{r7, lr}
 8103eea:	b084      	sub	sp, #16
 8103eec:	af00      	add	r7, sp, #0
 8103eee:	6078      	str	r0, [r7, #4]
 8103ef0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8103ef2:	f7ff fa39 	bl	8103368 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8103ef6:	f107 0308 	add.w	r3, r7, #8
 8103efa:	4618      	mov	r0, r3
 8103efc:	f000 f866 	bl	8103fcc <prvSampleTimeNow>
 8103f00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8103f02:	68bb      	ldr	r3, [r7, #8]
 8103f04:	2b00      	cmp	r3, #0
 8103f06:	d130      	bne.n	8103f6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8103f08:	683b      	ldr	r3, [r7, #0]
 8103f0a:	2b00      	cmp	r3, #0
 8103f0c:	d10a      	bne.n	8103f24 <prvProcessTimerOrBlockTask+0x3c>
 8103f0e:	687a      	ldr	r2, [r7, #4]
 8103f10:	68fb      	ldr	r3, [r7, #12]
 8103f12:	429a      	cmp	r2, r3
 8103f14:	d806      	bhi.n	8103f24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8103f16:	f7ff fa35 	bl	8103384 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8103f1a:	68f9      	ldr	r1, [r7, #12]
 8103f1c:	6878      	ldr	r0, [r7, #4]
 8103f1e:	f7ff ff85 	bl	8103e2c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8103f22:	e024      	b.n	8103f6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8103f24:	683b      	ldr	r3, [r7, #0]
 8103f26:	2b00      	cmp	r3, #0
 8103f28:	d008      	beq.n	8103f3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8103f2a:	4b13      	ldr	r3, [pc, #76]	; (8103f78 <prvProcessTimerOrBlockTask+0x90>)
 8103f2c:	681b      	ldr	r3, [r3, #0]
 8103f2e:	681b      	ldr	r3, [r3, #0]
 8103f30:	2b00      	cmp	r3, #0
 8103f32:	d101      	bne.n	8103f38 <prvProcessTimerOrBlockTask+0x50>
 8103f34:	2301      	movs	r3, #1
 8103f36:	e000      	b.n	8103f3a <prvProcessTimerOrBlockTask+0x52>
 8103f38:	2300      	movs	r3, #0
 8103f3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8103f3c:	4b0f      	ldr	r3, [pc, #60]	; (8103f7c <prvProcessTimerOrBlockTask+0x94>)
 8103f3e:	6818      	ldr	r0, [r3, #0]
 8103f40:	687a      	ldr	r2, [r7, #4]
 8103f42:	68fb      	ldr	r3, [r7, #12]
 8103f44:	1ad3      	subs	r3, r2, r3
 8103f46:	683a      	ldr	r2, [r7, #0]
 8103f48:	4619      	mov	r1, r3
 8103f4a:	f7fe ff7d 	bl	8102e48 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8103f4e:	f7ff fa19 	bl	8103384 <xTaskResumeAll>
 8103f52:	4603      	mov	r3, r0
 8103f54:	2b00      	cmp	r3, #0
 8103f56:	d10a      	bne.n	8103f6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8103f58:	4b09      	ldr	r3, [pc, #36]	; (8103f80 <prvProcessTimerOrBlockTask+0x98>)
 8103f5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8103f5e:	601a      	str	r2, [r3, #0]
 8103f60:	f3bf 8f4f 	dsb	sy
 8103f64:	f3bf 8f6f 	isb	sy
}
 8103f68:	e001      	b.n	8103f6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8103f6a:	f7ff fa0b 	bl	8103384 <xTaskResumeAll>
}
 8103f6e:	bf00      	nop
 8103f70:	3710      	adds	r7, #16
 8103f72:	46bd      	mov	sp, r7
 8103f74:	bd80      	pop	{r7, pc}
 8103f76:	bf00      	nop
 8103f78:	10005044 	.word	0x10005044
 8103f7c:	10005048 	.word	0x10005048
 8103f80:	e000ed04 	.word	0xe000ed04

08103f84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8103f84:	b480      	push	{r7}
 8103f86:	b085      	sub	sp, #20
 8103f88:	af00      	add	r7, sp, #0
 8103f8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8103f8c:	4b0e      	ldr	r3, [pc, #56]	; (8103fc8 <prvGetNextExpireTime+0x44>)
 8103f8e:	681b      	ldr	r3, [r3, #0]
 8103f90:	681b      	ldr	r3, [r3, #0]
 8103f92:	2b00      	cmp	r3, #0
 8103f94:	d101      	bne.n	8103f9a <prvGetNextExpireTime+0x16>
 8103f96:	2201      	movs	r2, #1
 8103f98:	e000      	b.n	8103f9c <prvGetNextExpireTime+0x18>
 8103f9a:	2200      	movs	r2, #0
 8103f9c:	687b      	ldr	r3, [r7, #4]
 8103f9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8103fa0:	687b      	ldr	r3, [r7, #4]
 8103fa2:	681b      	ldr	r3, [r3, #0]
 8103fa4:	2b00      	cmp	r3, #0
 8103fa6:	d105      	bne.n	8103fb4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8103fa8:	4b07      	ldr	r3, [pc, #28]	; (8103fc8 <prvGetNextExpireTime+0x44>)
 8103faa:	681b      	ldr	r3, [r3, #0]
 8103fac:	68db      	ldr	r3, [r3, #12]
 8103fae:	681b      	ldr	r3, [r3, #0]
 8103fb0:	60fb      	str	r3, [r7, #12]
 8103fb2:	e001      	b.n	8103fb8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8103fb4:	2300      	movs	r3, #0
 8103fb6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8103fb8:	68fb      	ldr	r3, [r7, #12]
}
 8103fba:	4618      	mov	r0, r3
 8103fbc:	3714      	adds	r7, #20
 8103fbe:	46bd      	mov	sp, r7
 8103fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103fc4:	4770      	bx	lr
 8103fc6:	bf00      	nop
 8103fc8:	10005040 	.word	0x10005040

08103fcc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8103fcc:	b580      	push	{r7, lr}
 8103fce:	b084      	sub	sp, #16
 8103fd0:	af00      	add	r7, sp, #0
 8103fd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8103fd4:	f7ff fa74 	bl	81034c0 <xTaskGetTickCount>
 8103fd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8103fda:	4b0b      	ldr	r3, [pc, #44]	; (8104008 <prvSampleTimeNow+0x3c>)
 8103fdc:	681b      	ldr	r3, [r3, #0]
 8103fde:	68fa      	ldr	r2, [r7, #12]
 8103fe0:	429a      	cmp	r2, r3
 8103fe2:	d205      	bcs.n	8103ff0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8103fe4:	f000 f936 	bl	8104254 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8103fe8:	687b      	ldr	r3, [r7, #4]
 8103fea:	2201      	movs	r2, #1
 8103fec:	601a      	str	r2, [r3, #0]
 8103fee:	e002      	b.n	8103ff6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8103ff0:	687b      	ldr	r3, [r7, #4]
 8103ff2:	2200      	movs	r2, #0
 8103ff4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8103ff6:	4a04      	ldr	r2, [pc, #16]	; (8104008 <prvSampleTimeNow+0x3c>)
 8103ff8:	68fb      	ldr	r3, [r7, #12]
 8103ffa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8103ffc:	68fb      	ldr	r3, [r7, #12]
}
 8103ffe:	4618      	mov	r0, r3
 8104000:	3710      	adds	r7, #16
 8104002:	46bd      	mov	sp, r7
 8104004:	bd80      	pop	{r7, pc}
 8104006:	bf00      	nop
 8104008:	10005050 	.word	0x10005050

0810400c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 810400c:	b580      	push	{r7, lr}
 810400e:	b086      	sub	sp, #24
 8104010:	af00      	add	r7, sp, #0
 8104012:	60f8      	str	r0, [r7, #12]
 8104014:	60b9      	str	r1, [r7, #8]
 8104016:	607a      	str	r2, [r7, #4]
 8104018:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 810401a:	2300      	movs	r3, #0
 810401c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 810401e:	68fb      	ldr	r3, [r7, #12]
 8104020:	68ba      	ldr	r2, [r7, #8]
 8104022:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8104024:	68fb      	ldr	r3, [r7, #12]
 8104026:	68fa      	ldr	r2, [r7, #12]
 8104028:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 810402a:	68ba      	ldr	r2, [r7, #8]
 810402c:	687b      	ldr	r3, [r7, #4]
 810402e:	429a      	cmp	r2, r3
 8104030:	d812      	bhi.n	8104058 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8104032:	687a      	ldr	r2, [r7, #4]
 8104034:	683b      	ldr	r3, [r7, #0]
 8104036:	1ad2      	subs	r2, r2, r3
 8104038:	68fb      	ldr	r3, [r7, #12]
 810403a:	699b      	ldr	r3, [r3, #24]
 810403c:	429a      	cmp	r2, r3
 810403e:	d302      	bcc.n	8104046 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8104040:	2301      	movs	r3, #1
 8104042:	617b      	str	r3, [r7, #20]
 8104044:	e01b      	b.n	810407e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8104046:	4b10      	ldr	r3, [pc, #64]	; (8104088 <prvInsertTimerInActiveList+0x7c>)
 8104048:	681a      	ldr	r2, [r3, #0]
 810404a:	68fb      	ldr	r3, [r7, #12]
 810404c:	3304      	adds	r3, #4
 810404e:	4619      	mov	r1, r3
 8104050:	4610      	mov	r0, r2
 8104052:	f7fd ff8e 	bl	8101f72 <vListInsert>
 8104056:	e012      	b.n	810407e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8104058:	687a      	ldr	r2, [r7, #4]
 810405a:	683b      	ldr	r3, [r7, #0]
 810405c:	429a      	cmp	r2, r3
 810405e:	d206      	bcs.n	810406e <prvInsertTimerInActiveList+0x62>
 8104060:	68ba      	ldr	r2, [r7, #8]
 8104062:	683b      	ldr	r3, [r7, #0]
 8104064:	429a      	cmp	r2, r3
 8104066:	d302      	bcc.n	810406e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8104068:	2301      	movs	r3, #1
 810406a:	617b      	str	r3, [r7, #20]
 810406c:	e007      	b.n	810407e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 810406e:	4b07      	ldr	r3, [pc, #28]	; (810408c <prvInsertTimerInActiveList+0x80>)
 8104070:	681a      	ldr	r2, [r3, #0]
 8104072:	68fb      	ldr	r3, [r7, #12]
 8104074:	3304      	adds	r3, #4
 8104076:	4619      	mov	r1, r3
 8104078:	4610      	mov	r0, r2
 810407a:	f7fd ff7a 	bl	8101f72 <vListInsert>
		}
	}

	return xProcessTimerNow;
 810407e:	697b      	ldr	r3, [r7, #20]
}
 8104080:	4618      	mov	r0, r3
 8104082:	3718      	adds	r7, #24
 8104084:	46bd      	mov	sp, r7
 8104086:	bd80      	pop	{r7, pc}
 8104088:	10005044 	.word	0x10005044
 810408c:	10005040 	.word	0x10005040

08104090 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8104090:	b580      	push	{r7, lr}
 8104092:	b08e      	sub	sp, #56	; 0x38
 8104094:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8104096:	e0ca      	b.n	810422e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8104098:	687b      	ldr	r3, [r7, #4]
 810409a:	2b00      	cmp	r3, #0
 810409c:	da18      	bge.n	81040d0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 810409e:	1d3b      	adds	r3, r7, #4
 81040a0:	3304      	adds	r3, #4
 81040a2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 81040a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81040a6:	2b00      	cmp	r3, #0
 81040a8:	d10a      	bne.n	81040c0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 81040aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 81040ae:	f383 8811 	msr	BASEPRI, r3
 81040b2:	f3bf 8f6f 	isb	sy
 81040b6:	f3bf 8f4f 	dsb	sy
 81040ba:	61fb      	str	r3, [r7, #28]
}
 81040bc:	bf00      	nop
 81040be:	e7fe      	b.n	81040be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 81040c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81040c2:	681b      	ldr	r3, [r3, #0]
 81040c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81040c6:	6850      	ldr	r0, [r2, #4]
 81040c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 81040ca:	6892      	ldr	r2, [r2, #8]
 81040cc:	4611      	mov	r1, r2
 81040ce:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 81040d0:	687b      	ldr	r3, [r7, #4]
 81040d2:	2b00      	cmp	r3, #0
 81040d4:	f2c0 80aa 	blt.w	810422c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 81040d8:	68fb      	ldr	r3, [r7, #12]
 81040da:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 81040dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040de:	695b      	ldr	r3, [r3, #20]
 81040e0:	2b00      	cmp	r3, #0
 81040e2:	d004      	beq.n	81040ee <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 81040e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81040e6:	3304      	adds	r3, #4
 81040e8:	4618      	mov	r0, r3
 81040ea:	f7fd ff7b 	bl	8101fe4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 81040ee:	463b      	mov	r3, r7
 81040f0:	4618      	mov	r0, r3
 81040f2:	f7ff ff6b 	bl	8103fcc <prvSampleTimeNow>
 81040f6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 81040f8:	687b      	ldr	r3, [r7, #4]
 81040fa:	2b09      	cmp	r3, #9
 81040fc:	f200 8097 	bhi.w	810422e <prvProcessReceivedCommands+0x19e>
 8104100:	a201      	add	r2, pc, #4	; (adr r2, 8104108 <prvProcessReceivedCommands+0x78>)
 8104102:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104106:	bf00      	nop
 8104108:	08104131 	.word	0x08104131
 810410c:	08104131 	.word	0x08104131
 8104110:	08104131 	.word	0x08104131
 8104114:	081041a5 	.word	0x081041a5
 8104118:	081041b9 	.word	0x081041b9
 810411c:	08104203 	.word	0x08104203
 8104120:	08104131 	.word	0x08104131
 8104124:	08104131 	.word	0x08104131
 8104128:	081041a5 	.word	0x081041a5
 810412c:	081041b9 	.word	0x081041b9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8104130:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104132:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104136:	f043 0301 	orr.w	r3, r3, #1
 810413a:	b2da      	uxtb	r2, r3
 810413c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810413e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8104142:	68ba      	ldr	r2, [r7, #8]
 8104144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104146:	699b      	ldr	r3, [r3, #24]
 8104148:	18d1      	adds	r1, r2, r3
 810414a:	68bb      	ldr	r3, [r7, #8]
 810414c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 810414e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104150:	f7ff ff5c 	bl	810400c <prvInsertTimerInActiveList>
 8104154:	4603      	mov	r3, r0
 8104156:	2b00      	cmp	r3, #0
 8104158:	d069      	beq.n	810422e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810415a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810415c:	6a1b      	ldr	r3, [r3, #32]
 810415e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104160:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8104162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104164:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104168:	f003 0304 	and.w	r3, r3, #4
 810416c:	2b00      	cmp	r3, #0
 810416e:	d05e      	beq.n	810422e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8104170:	68ba      	ldr	r2, [r7, #8]
 8104172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104174:	699b      	ldr	r3, [r3, #24]
 8104176:	441a      	add	r2, r3
 8104178:	2300      	movs	r3, #0
 810417a:	9300      	str	r3, [sp, #0]
 810417c:	2300      	movs	r3, #0
 810417e:	2100      	movs	r1, #0
 8104180:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104182:	f7ff fe05 	bl	8103d90 <xTimerGenericCommand>
 8104186:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8104188:	6a3b      	ldr	r3, [r7, #32]
 810418a:	2b00      	cmp	r3, #0
 810418c:	d14f      	bne.n	810422e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 810418e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8104192:	f383 8811 	msr	BASEPRI, r3
 8104196:	f3bf 8f6f 	isb	sy
 810419a:	f3bf 8f4f 	dsb	sy
 810419e:	61bb      	str	r3, [r7, #24]
}
 81041a0:	bf00      	nop
 81041a2:	e7fe      	b.n	81041a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 81041a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81041a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81041aa:	f023 0301 	bic.w	r3, r3, #1
 81041ae:	b2da      	uxtb	r2, r3
 81041b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81041b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 81041b6:	e03a      	b.n	810422e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 81041b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81041ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81041be:	f043 0301 	orr.w	r3, r3, #1
 81041c2:	b2da      	uxtb	r2, r3
 81041c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81041c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 81041ca:	68ba      	ldr	r2, [r7, #8]
 81041cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81041ce:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 81041d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81041d2:	699b      	ldr	r3, [r3, #24]
 81041d4:	2b00      	cmp	r3, #0
 81041d6:	d10a      	bne.n	81041ee <prvProcessReceivedCommands+0x15e>
	__asm volatile
 81041d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81041dc:	f383 8811 	msr	BASEPRI, r3
 81041e0:	f3bf 8f6f 	isb	sy
 81041e4:	f3bf 8f4f 	dsb	sy
 81041e8:	617b      	str	r3, [r7, #20]
}
 81041ea:	bf00      	nop
 81041ec:	e7fe      	b.n	81041ec <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 81041ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81041f0:	699a      	ldr	r2, [r3, #24]
 81041f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81041f4:	18d1      	adds	r1, r2, r3
 81041f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81041f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81041fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 81041fc:	f7ff ff06 	bl	810400c <prvInsertTimerInActiveList>
					break;
 8104200:	e015      	b.n	810422e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8104202:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104204:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104208:	f003 0302 	and.w	r3, r3, #2
 810420c:	2b00      	cmp	r3, #0
 810420e:	d103      	bne.n	8104218 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8104210:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8104212:	f7fd fd3f 	bl	8101c94 <vPortFree>
 8104216:	e00a      	b.n	810422e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8104218:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810421a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 810421e:	f023 0301 	bic.w	r3, r3, #1
 8104222:	b2da      	uxtb	r2, r3
 8104224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8104226:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 810422a:	e000      	b.n	810422e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 810422c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 810422e:	4b08      	ldr	r3, [pc, #32]	; (8104250 <prvProcessReceivedCommands+0x1c0>)
 8104230:	681b      	ldr	r3, [r3, #0]
 8104232:	1d39      	adds	r1, r7, #4
 8104234:	2200      	movs	r2, #0
 8104236:	4618      	mov	r0, r3
 8104238:	f7fe fbec 	bl	8102a14 <xQueueReceive>
 810423c:	4603      	mov	r3, r0
 810423e:	2b00      	cmp	r3, #0
 8104240:	f47f af2a 	bne.w	8104098 <prvProcessReceivedCommands+0x8>
	}
}
 8104244:	bf00      	nop
 8104246:	bf00      	nop
 8104248:	3730      	adds	r7, #48	; 0x30
 810424a:	46bd      	mov	sp, r7
 810424c:	bd80      	pop	{r7, pc}
 810424e:	bf00      	nop
 8104250:	10005048 	.word	0x10005048

08104254 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8104254:	b580      	push	{r7, lr}
 8104256:	b088      	sub	sp, #32
 8104258:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 810425a:	e048      	b.n	81042ee <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 810425c:	4b2d      	ldr	r3, [pc, #180]	; (8104314 <prvSwitchTimerLists+0xc0>)
 810425e:	681b      	ldr	r3, [r3, #0]
 8104260:	68db      	ldr	r3, [r3, #12]
 8104262:	681b      	ldr	r3, [r3, #0]
 8104264:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8104266:	4b2b      	ldr	r3, [pc, #172]	; (8104314 <prvSwitchTimerLists+0xc0>)
 8104268:	681b      	ldr	r3, [r3, #0]
 810426a:	68db      	ldr	r3, [r3, #12]
 810426c:	68db      	ldr	r3, [r3, #12]
 810426e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8104270:	68fb      	ldr	r3, [r7, #12]
 8104272:	3304      	adds	r3, #4
 8104274:	4618      	mov	r0, r3
 8104276:	f7fd feb5 	bl	8101fe4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 810427a:	68fb      	ldr	r3, [r7, #12]
 810427c:	6a1b      	ldr	r3, [r3, #32]
 810427e:	68f8      	ldr	r0, [r7, #12]
 8104280:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8104282:	68fb      	ldr	r3, [r7, #12]
 8104284:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8104288:	f003 0304 	and.w	r3, r3, #4
 810428c:	2b00      	cmp	r3, #0
 810428e:	d02e      	beq.n	81042ee <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8104290:	68fb      	ldr	r3, [r7, #12]
 8104292:	699b      	ldr	r3, [r3, #24]
 8104294:	693a      	ldr	r2, [r7, #16]
 8104296:	4413      	add	r3, r2
 8104298:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 810429a:	68ba      	ldr	r2, [r7, #8]
 810429c:	693b      	ldr	r3, [r7, #16]
 810429e:	429a      	cmp	r2, r3
 81042a0:	d90e      	bls.n	81042c0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 81042a2:	68fb      	ldr	r3, [r7, #12]
 81042a4:	68ba      	ldr	r2, [r7, #8]
 81042a6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 81042a8:	68fb      	ldr	r3, [r7, #12]
 81042aa:	68fa      	ldr	r2, [r7, #12]
 81042ac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 81042ae:	4b19      	ldr	r3, [pc, #100]	; (8104314 <prvSwitchTimerLists+0xc0>)
 81042b0:	681a      	ldr	r2, [r3, #0]
 81042b2:	68fb      	ldr	r3, [r7, #12]
 81042b4:	3304      	adds	r3, #4
 81042b6:	4619      	mov	r1, r3
 81042b8:	4610      	mov	r0, r2
 81042ba:	f7fd fe5a 	bl	8101f72 <vListInsert>
 81042be:	e016      	b.n	81042ee <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 81042c0:	2300      	movs	r3, #0
 81042c2:	9300      	str	r3, [sp, #0]
 81042c4:	2300      	movs	r3, #0
 81042c6:	693a      	ldr	r2, [r7, #16]
 81042c8:	2100      	movs	r1, #0
 81042ca:	68f8      	ldr	r0, [r7, #12]
 81042cc:	f7ff fd60 	bl	8103d90 <xTimerGenericCommand>
 81042d0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 81042d2:	687b      	ldr	r3, [r7, #4]
 81042d4:	2b00      	cmp	r3, #0
 81042d6:	d10a      	bne.n	81042ee <prvSwitchTimerLists+0x9a>
	__asm volatile
 81042d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 81042dc:	f383 8811 	msr	BASEPRI, r3
 81042e0:	f3bf 8f6f 	isb	sy
 81042e4:	f3bf 8f4f 	dsb	sy
 81042e8:	603b      	str	r3, [r7, #0]
}
 81042ea:	bf00      	nop
 81042ec:	e7fe      	b.n	81042ec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 81042ee:	4b09      	ldr	r3, [pc, #36]	; (8104314 <prvSwitchTimerLists+0xc0>)
 81042f0:	681b      	ldr	r3, [r3, #0]
 81042f2:	681b      	ldr	r3, [r3, #0]
 81042f4:	2b00      	cmp	r3, #0
 81042f6:	d1b1      	bne.n	810425c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 81042f8:	4b06      	ldr	r3, [pc, #24]	; (8104314 <prvSwitchTimerLists+0xc0>)
 81042fa:	681b      	ldr	r3, [r3, #0]
 81042fc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 81042fe:	4b06      	ldr	r3, [pc, #24]	; (8104318 <prvSwitchTimerLists+0xc4>)
 8104300:	681b      	ldr	r3, [r3, #0]
 8104302:	4a04      	ldr	r2, [pc, #16]	; (8104314 <prvSwitchTimerLists+0xc0>)
 8104304:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8104306:	4a04      	ldr	r2, [pc, #16]	; (8104318 <prvSwitchTimerLists+0xc4>)
 8104308:	697b      	ldr	r3, [r7, #20]
 810430a:	6013      	str	r3, [r2, #0]
}
 810430c:	bf00      	nop
 810430e:	3718      	adds	r7, #24
 8104310:	46bd      	mov	sp, r7
 8104312:	bd80      	pop	{r7, pc}
 8104314:	10005040 	.word	0x10005040
 8104318:	10005044 	.word	0x10005044

0810431c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 810431c:	b580      	push	{r7, lr}
 810431e:	b082      	sub	sp, #8
 8104320:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8104322:	f7fd ffb7 	bl	8102294 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8104326:	4b15      	ldr	r3, [pc, #84]	; (810437c <prvCheckForValidListAndQueue+0x60>)
 8104328:	681b      	ldr	r3, [r3, #0]
 810432a:	2b00      	cmp	r3, #0
 810432c:	d120      	bne.n	8104370 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 810432e:	4814      	ldr	r0, [pc, #80]	; (8104380 <prvCheckForValidListAndQueue+0x64>)
 8104330:	f7fd fdce 	bl	8101ed0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8104334:	4813      	ldr	r0, [pc, #76]	; (8104384 <prvCheckForValidListAndQueue+0x68>)
 8104336:	f7fd fdcb 	bl	8101ed0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 810433a:	4b13      	ldr	r3, [pc, #76]	; (8104388 <prvCheckForValidListAndQueue+0x6c>)
 810433c:	4a10      	ldr	r2, [pc, #64]	; (8104380 <prvCheckForValidListAndQueue+0x64>)
 810433e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8104340:	4b12      	ldr	r3, [pc, #72]	; (810438c <prvCheckForValidListAndQueue+0x70>)
 8104342:	4a10      	ldr	r2, [pc, #64]	; (8104384 <prvCheckForValidListAndQueue+0x68>)
 8104344:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8104346:	2300      	movs	r3, #0
 8104348:	9300      	str	r3, [sp, #0]
 810434a:	4b11      	ldr	r3, [pc, #68]	; (8104390 <prvCheckForValidListAndQueue+0x74>)
 810434c:	4a11      	ldr	r2, [pc, #68]	; (8104394 <prvCheckForValidListAndQueue+0x78>)
 810434e:	2110      	movs	r1, #16
 8104350:	200a      	movs	r0, #10
 8104352:	f7fe f929 	bl	81025a8 <xQueueGenericCreateStatic>
 8104356:	4603      	mov	r3, r0
 8104358:	4a08      	ldr	r2, [pc, #32]	; (810437c <prvCheckForValidListAndQueue+0x60>)
 810435a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 810435c:	4b07      	ldr	r3, [pc, #28]	; (810437c <prvCheckForValidListAndQueue+0x60>)
 810435e:	681b      	ldr	r3, [r3, #0]
 8104360:	2b00      	cmp	r3, #0
 8104362:	d005      	beq.n	8104370 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8104364:	4b05      	ldr	r3, [pc, #20]	; (810437c <prvCheckForValidListAndQueue+0x60>)
 8104366:	681b      	ldr	r3, [r3, #0]
 8104368:	490b      	ldr	r1, [pc, #44]	; (8104398 <prvCheckForValidListAndQueue+0x7c>)
 810436a:	4618      	mov	r0, r3
 810436c:	f7fe fd42 	bl	8102df4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8104370:	f7fd ffc0 	bl	81022f4 <vPortExitCritical>
}
 8104374:	bf00      	nop
 8104376:	46bd      	mov	sp, r7
 8104378:	bd80      	pop	{r7, pc}
 810437a:	bf00      	nop
 810437c:	10005048 	.word	0x10005048
 8104380:	10005018 	.word	0x10005018
 8104384:	1000502c 	.word	0x1000502c
 8104388:	10005040 	.word	0x10005040
 810438c:	10005044 	.word	0x10005044
 8104390:	100050f4 	.word	0x100050f4
 8104394:	10005054 	.word	0x10005054
 8104398:	081045cc 	.word	0x081045cc

0810439c <__libc_init_array>:
 810439c:	b570      	push	{r4, r5, r6, lr}
 810439e:	4d0d      	ldr	r5, [pc, #52]	; (81043d4 <__libc_init_array+0x38>)
 81043a0:	4c0d      	ldr	r4, [pc, #52]	; (81043d8 <__libc_init_array+0x3c>)
 81043a2:	1b64      	subs	r4, r4, r5
 81043a4:	10a4      	asrs	r4, r4, #2
 81043a6:	2600      	movs	r6, #0
 81043a8:	42a6      	cmp	r6, r4
 81043aa:	d109      	bne.n	81043c0 <__libc_init_array+0x24>
 81043ac:	4d0b      	ldr	r5, [pc, #44]	; (81043dc <__libc_init_array+0x40>)
 81043ae:	4c0c      	ldr	r4, [pc, #48]	; (81043e0 <__libc_init_array+0x44>)
 81043b0:	f000 f8f2 	bl	8104598 <_init>
 81043b4:	1b64      	subs	r4, r4, r5
 81043b6:	10a4      	asrs	r4, r4, #2
 81043b8:	2600      	movs	r6, #0
 81043ba:	42a6      	cmp	r6, r4
 81043bc:	d105      	bne.n	81043ca <__libc_init_array+0x2e>
 81043be:	bd70      	pop	{r4, r5, r6, pc}
 81043c0:	f855 3b04 	ldr.w	r3, [r5], #4
 81043c4:	4798      	blx	r3
 81043c6:	3601      	adds	r6, #1
 81043c8:	e7ee      	b.n	81043a8 <__libc_init_array+0xc>
 81043ca:	f855 3b04 	ldr.w	r3, [r5], #4
 81043ce:	4798      	blx	r3
 81043d0:	3601      	adds	r6, #1
 81043d2:	e7f2      	b.n	81043ba <__libc_init_array+0x1e>
 81043d4:	08104668 	.word	0x08104668
 81043d8:	08104668 	.word	0x08104668
 81043dc:	08104668 	.word	0x08104668
 81043e0:	0810466c 	.word	0x0810466c

081043e4 <__retarget_lock_acquire_recursive>:
 81043e4:	4770      	bx	lr

081043e6 <__retarget_lock_release_recursive>:
 81043e6:	4770      	bx	lr

081043e8 <memcpy>:
 81043e8:	440a      	add	r2, r1
 81043ea:	4291      	cmp	r1, r2
 81043ec:	f100 33ff 	add.w	r3, r0, #4294967295
 81043f0:	d100      	bne.n	81043f4 <memcpy+0xc>
 81043f2:	4770      	bx	lr
 81043f4:	b510      	push	{r4, lr}
 81043f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 81043fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 81043fe:	4291      	cmp	r1, r2
 8104400:	d1f9      	bne.n	81043f6 <memcpy+0xe>
 8104402:	bd10      	pop	{r4, pc}

08104404 <memset>:
 8104404:	4402      	add	r2, r0
 8104406:	4603      	mov	r3, r0
 8104408:	4293      	cmp	r3, r2
 810440a:	d100      	bne.n	810440e <memset+0xa>
 810440c:	4770      	bx	lr
 810440e:	f803 1b01 	strb.w	r1, [r3], #1
 8104412:	e7f9      	b.n	8104408 <memset+0x4>

08104414 <cleanup_glue>:
 8104414:	b538      	push	{r3, r4, r5, lr}
 8104416:	460c      	mov	r4, r1
 8104418:	6809      	ldr	r1, [r1, #0]
 810441a:	4605      	mov	r5, r0
 810441c:	b109      	cbz	r1, 8104422 <cleanup_glue+0xe>
 810441e:	f7ff fff9 	bl	8104414 <cleanup_glue>
 8104422:	4621      	mov	r1, r4
 8104424:	4628      	mov	r0, r5
 8104426:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 810442a:	f000 b869 	b.w	8104500 <_free_r>
	...

08104430 <_reclaim_reent>:
 8104430:	4b2c      	ldr	r3, [pc, #176]	; (81044e4 <_reclaim_reent+0xb4>)
 8104432:	681b      	ldr	r3, [r3, #0]
 8104434:	4283      	cmp	r3, r0
 8104436:	b570      	push	{r4, r5, r6, lr}
 8104438:	4604      	mov	r4, r0
 810443a:	d051      	beq.n	81044e0 <_reclaim_reent+0xb0>
 810443c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 810443e:	b143      	cbz	r3, 8104452 <_reclaim_reent+0x22>
 8104440:	68db      	ldr	r3, [r3, #12]
 8104442:	2b00      	cmp	r3, #0
 8104444:	d14a      	bne.n	81044dc <_reclaim_reent+0xac>
 8104446:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8104448:	6819      	ldr	r1, [r3, #0]
 810444a:	b111      	cbz	r1, 8104452 <_reclaim_reent+0x22>
 810444c:	4620      	mov	r0, r4
 810444e:	f000 f857 	bl	8104500 <_free_r>
 8104452:	6961      	ldr	r1, [r4, #20]
 8104454:	b111      	cbz	r1, 810445c <_reclaim_reent+0x2c>
 8104456:	4620      	mov	r0, r4
 8104458:	f000 f852 	bl	8104500 <_free_r>
 810445c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 810445e:	b111      	cbz	r1, 8104466 <_reclaim_reent+0x36>
 8104460:	4620      	mov	r0, r4
 8104462:	f000 f84d 	bl	8104500 <_free_r>
 8104466:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8104468:	b111      	cbz	r1, 8104470 <_reclaim_reent+0x40>
 810446a:	4620      	mov	r0, r4
 810446c:	f000 f848 	bl	8104500 <_free_r>
 8104470:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8104472:	b111      	cbz	r1, 810447a <_reclaim_reent+0x4a>
 8104474:	4620      	mov	r0, r4
 8104476:	f000 f843 	bl	8104500 <_free_r>
 810447a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 810447c:	b111      	cbz	r1, 8104484 <_reclaim_reent+0x54>
 810447e:	4620      	mov	r0, r4
 8104480:	f000 f83e 	bl	8104500 <_free_r>
 8104484:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8104486:	b111      	cbz	r1, 810448e <_reclaim_reent+0x5e>
 8104488:	4620      	mov	r0, r4
 810448a:	f000 f839 	bl	8104500 <_free_r>
 810448e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8104490:	b111      	cbz	r1, 8104498 <_reclaim_reent+0x68>
 8104492:	4620      	mov	r0, r4
 8104494:	f000 f834 	bl	8104500 <_free_r>
 8104498:	6b61      	ldr	r1, [r4, #52]	; 0x34
 810449a:	b111      	cbz	r1, 81044a2 <_reclaim_reent+0x72>
 810449c:	4620      	mov	r0, r4
 810449e:	f000 f82f 	bl	8104500 <_free_r>
 81044a2:	69a3      	ldr	r3, [r4, #24]
 81044a4:	b1e3      	cbz	r3, 81044e0 <_reclaim_reent+0xb0>
 81044a6:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 81044a8:	4620      	mov	r0, r4
 81044aa:	4798      	blx	r3
 81044ac:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 81044ae:	b1b9      	cbz	r1, 81044e0 <_reclaim_reent+0xb0>
 81044b0:	4620      	mov	r0, r4
 81044b2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 81044b6:	f7ff bfad 	b.w	8104414 <cleanup_glue>
 81044ba:	5949      	ldr	r1, [r1, r5]
 81044bc:	b941      	cbnz	r1, 81044d0 <_reclaim_reent+0xa0>
 81044be:	3504      	adds	r5, #4
 81044c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 81044c2:	2d80      	cmp	r5, #128	; 0x80
 81044c4:	68d9      	ldr	r1, [r3, #12]
 81044c6:	d1f8      	bne.n	81044ba <_reclaim_reent+0x8a>
 81044c8:	4620      	mov	r0, r4
 81044ca:	f000 f819 	bl	8104500 <_free_r>
 81044ce:	e7ba      	b.n	8104446 <_reclaim_reent+0x16>
 81044d0:	680e      	ldr	r6, [r1, #0]
 81044d2:	4620      	mov	r0, r4
 81044d4:	f000 f814 	bl	8104500 <_free_r>
 81044d8:	4631      	mov	r1, r6
 81044da:	e7ef      	b.n	81044bc <_reclaim_reent+0x8c>
 81044dc:	2500      	movs	r5, #0
 81044de:	e7ef      	b.n	81044c0 <_reclaim_reent+0x90>
 81044e0:	bd70      	pop	{r4, r5, r6, pc}
 81044e2:	bf00      	nop
 81044e4:	10000014 	.word	0x10000014

081044e8 <__malloc_lock>:
 81044e8:	4801      	ldr	r0, [pc, #4]	; (81044f0 <__malloc_lock+0x8>)
 81044ea:	f7ff bf7b 	b.w	81043e4 <__retarget_lock_acquire_recursive>
 81044ee:	bf00      	nop
 81044f0:	10005144 	.word	0x10005144

081044f4 <__malloc_unlock>:
 81044f4:	4801      	ldr	r0, [pc, #4]	; (81044fc <__malloc_unlock+0x8>)
 81044f6:	f7ff bf76 	b.w	81043e6 <__retarget_lock_release_recursive>
 81044fa:	bf00      	nop
 81044fc:	10005144 	.word	0x10005144

08104500 <_free_r>:
 8104500:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8104502:	2900      	cmp	r1, #0
 8104504:	d044      	beq.n	8104590 <_free_r+0x90>
 8104506:	f851 3c04 	ldr.w	r3, [r1, #-4]
 810450a:	9001      	str	r0, [sp, #4]
 810450c:	2b00      	cmp	r3, #0
 810450e:	f1a1 0404 	sub.w	r4, r1, #4
 8104512:	bfb8      	it	lt
 8104514:	18e4      	addlt	r4, r4, r3
 8104516:	f7ff ffe7 	bl	81044e8 <__malloc_lock>
 810451a:	4a1e      	ldr	r2, [pc, #120]	; (8104594 <_free_r+0x94>)
 810451c:	9801      	ldr	r0, [sp, #4]
 810451e:	6813      	ldr	r3, [r2, #0]
 8104520:	b933      	cbnz	r3, 8104530 <_free_r+0x30>
 8104522:	6063      	str	r3, [r4, #4]
 8104524:	6014      	str	r4, [r2, #0]
 8104526:	b003      	add	sp, #12
 8104528:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 810452c:	f7ff bfe2 	b.w	81044f4 <__malloc_unlock>
 8104530:	42a3      	cmp	r3, r4
 8104532:	d908      	bls.n	8104546 <_free_r+0x46>
 8104534:	6825      	ldr	r5, [r4, #0]
 8104536:	1961      	adds	r1, r4, r5
 8104538:	428b      	cmp	r3, r1
 810453a:	bf01      	itttt	eq
 810453c:	6819      	ldreq	r1, [r3, #0]
 810453e:	685b      	ldreq	r3, [r3, #4]
 8104540:	1949      	addeq	r1, r1, r5
 8104542:	6021      	streq	r1, [r4, #0]
 8104544:	e7ed      	b.n	8104522 <_free_r+0x22>
 8104546:	461a      	mov	r2, r3
 8104548:	685b      	ldr	r3, [r3, #4]
 810454a:	b10b      	cbz	r3, 8104550 <_free_r+0x50>
 810454c:	42a3      	cmp	r3, r4
 810454e:	d9fa      	bls.n	8104546 <_free_r+0x46>
 8104550:	6811      	ldr	r1, [r2, #0]
 8104552:	1855      	adds	r5, r2, r1
 8104554:	42a5      	cmp	r5, r4
 8104556:	d10b      	bne.n	8104570 <_free_r+0x70>
 8104558:	6824      	ldr	r4, [r4, #0]
 810455a:	4421      	add	r1, r4
 810455c:	1854      	adds	r4, r2, r1
 810455e:	42a3      	cmp	r3, r4
 8104560:	6011      	str	r1, [r2, #0]
 8104562:	d1e0      	bne.n	8104526 <_free_r+0x26>
 8104564:	681c      	ldr	r4, [r3, #0]
 8104566:	685b      	ldr	r3, [r3, #4]
 8104568:	6053      	str	r3, [r2, #4]
 810456a:	4421      	add	r1, r4
 810456c:	6011      	str	r1, [r2, #0]
 810456e:	e7da      	b.n	8104526 <_free_r+0x26>
 8104570:	d902      	bls.n	8104578 <_free_r+0x78>
 8104572:	230c      	movs	r3, #12
 8104574:	6003      	str	r3, [r0, #0]
 8104576:	e7d6      	b.n	8104526 <_free_r+0x26>
 8104578:	6825      	ldr	r5, [r4, #0]
 810457a:	1961      	adds	r1, r4, r5
 810457c:	428b      	cmp	r3, r1
 810457e:	bf04      	itt	eq
 8104580:	6819      	ldreq	r1, [r3, #0]
 8104582:	685b      	ldreq	r3, [r3, #4]
 8104584:	6063      	str	r3, [r4, #4]
 8104586:	bf04      	itt	eq
 8104588:	1949      	addeq	r1, r1, r5
 810458a:	6021      	streq	r1, [r4, #0]
 810458c:	6054      	str	r4, [r2, #4]
 810458e:	e7ca      	b.n	8104526 <_free_r+0x26>
 8104590:	b003      	add	sp, #12
 8104592:	bd30      	pop	{r4, r5, pc}
 8104594:	10005148 	.word	0x10005148

08104598 <_init>:
 8104598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 810459a:	bf00      	nop
 810459c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 810459e:	bc08      	pop	{r3}
 81045a0:	469e      	mov	lr, r3
 81045a2:	4770      	bx	lr

081045a4 <_fini>:
 81045a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 81045a6:	bf00      	nop
 81045a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 81045aa:	bc08      	pop	{r3}
 81045ac:	469e      	mov	lr, r3
 81045ae:	4770      	bx	lr
