TraceInfo({"top.clock":Clock,"top.reset":Reset,"top.synchronous_ram.input":Struct((name:"rhdl_fpga::core::ram::synchronous::In<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"read_addr",ty:Bits(4)),(name:"write",ty:Struct((name:"rhdl_fpga::core::ram::synchronous::Write<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"addr",ty:Bits(4)),(name:"value",ty:Bits(8)),(name:"enable",ty:Bits(1))])))])),"top.synchronous_ram.output":Bits(8)})