C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE MFRC522
OBJECT MODULE PLACED IN .\Objects\mfrc522.obj
COMPILER INVOKED BY: D:\Keil_v5\C51\BIN\C51.EXE mfrc522.c OMF2 OPTIMIZE(8,SPEED) BROWSE DEBUG PRINT(.\Listings\mfrc522.l
                    -st) TABS(2) OBJECT(.\Objects\mfrc522.obj)

line level    source

   1          
   2          #include <REGX52.H>
   3          #include <intrins.h>
   4          #include "mfrc522.h"
   5          
   6          static unsigned char spi_read(void)
   7          {
   8   1        // software SPI read, MSB read first
   9   1        unsigned char i, b;
  10   1        for(i=0;i<8;i++)
  11   1        {
  12   2          b <<= 1;
  13   2          MFRC522_SCK = 1;
  14   2          if(MFRC522_SO) b|= 0x01;
  15   2          MFRC522_SCK = 0;
  16   2        }
  17   1        return b;
  18   1      }
  19          
  20          static void spi_write(unsigned char b)
  21          {
  22   1        // software SPI, send MSB first
  23   1        unsigned char i;
  24   1        for(i=0;i<8;i++)
  25   1        {
  26   2          MFRC522_SI=((b&0x80)==0x80);
  27   2      
  28   2          MFRC522_SCK = 1;
  29   2          b <<= 1;
  30   2          MFRC522_SCK = 0;
  31   2        }
  32   1      }
  33          
  34          #define PCD_IDLE              0x00               //NO action; Cancel the current command
  35          #define PCD_AUTHENT           0x0E               //Authentication Key
  36          #define PCD_RECEIVE           0x08               //Receive Data
  37          #define PCD_TRANSMIT          0x04               //Transmit data
  38          #define PCD_TRANSCEIVE        0x0C               //Transmit and receive data,
  39          #define PCD_RESETPHASE        0x0F               //Reset
  40          #define PCD_CALCCRC           0x03               //CRC Calculate
  41          // Mifare_One card command word                 
  42          #define PICC_REQIDL          0x26               // find the antenna area does not enter hibernation
  43          #define PICC_REQALL          0x52               // find all the cards antenna area
  44          #define PICC_ANTICOLL        0x93               // anti-collision
  45          #define PICC_SElECTTAG       0x93               // election card
  46          #define PICC_AUTHENT1A       0x60               // authentication key A
  47          #define PICC_AUTHENT1B       0x61               // authentication key B
  48          #define PICC_READ            0x30               // Read Block
  49          #define PICC_WRITE           0xA0               // write block
  50          #define PICC_DECREMENT       0xC0               // debit
  51          #define PICC_INCREMENT       0xC1               // recharge
  52          #define PICC_RESTORE         0xC2               // transfer block data to the buffer
  53          #define PICC_TRANSFER        0xB0               // save the data in the buffer
  54          #define PICC_HALT            0x50               // Sleep
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 2   

  55          //And MF522 The error code is returned when communication
  56          #define MI_OK                 0
  57          #define MI_NOTAGERR           1
  58          #define MI_ERR                2
  59          //------------------MFRC522 Register---------------
  60          //Page 0:Command and Status
  61          #define     RESERVED00            0x00    
  62          #define     COMMANDREG            0x01    
  63          #define     COMMIENREG            0x02    
  64          #define     DIVLENREG             0x03    
  65          #define     COMMIRQREG            0x04    
  66          #define     DIVIRQREG             0x05
  67          #define     ERRORREG              0x06    
  68          #define     STATUS1REG            0x07    
  69          #define     STATUS2REG            0x08    
  70          #define     FIFODATAREG           0x09
  71          #define     FIFOLEVELREG          0x0A
  72          #define     WATERLEVELREG         0x0B
  73          #define     CONTROLREG            0x0C
  74          #define     BITFRAMINGREG         0x0D
  75          #define     COLLREG               0x0E
  76          #define     RESERVED01            0x0F
  77          //PAGE 1:Command     
  78          #define     RESERVED10            0x10
  79          #define     MODEREG               0x11
  80          #define     TXMODEREG             0x12
  81          #define     RXMODEREG             0x13
  82          #define     TXCONTROLREG          0x14
  83          #define     TXAUTOREG             0x15
  84          #define     TXSELREG              0x16
  85          #define     RXSELREG              0x17
  86          #define     RXTHRESHOLDREG        0x18
  87          #define     DEMODREG              0x19
  88          #define     RESERVED11            0x1A
  89          #define     RESERVED12            0x1B
  90          #define     MIFAREREG             0x1C
  91          #define     RESERVED13            0x1D
  92          #define     RESERVED14            0x1E
  93          #define     SERIALSPEEDREG        0x1F
  94          //PAGE 2:CFG    
  95          #define     RESERVED20            0x20  
  96          #define     CRCRESULTREGM         0x21
  97          #define     CRCRESULTREGL         0x22
  98          #define     RESERVED21            0x23
  99          #define     MODWIDTHREG           0x24
 100          #define     RESERVED22            0x25
 101          #define     RFCFGREG              0x26
 102          #define     GSNREG                0x27
 103          #define     CWGSPREG              0x28
 104          #define     MODGSPREG             0x29
 105          #define     TMODEREG              0x2A
 106          #define     TPRESCALERREG         0x2B
 107          #define     TRELOADREGH           0x2C
 108          #define     TRELOADREGL           0x2D
 109          #define     TCOUNTERVALUEREGH     0x2E
 110          #define     TCOUNTERVALUEREGL     0x2F
 111          //PAGE 3:TEST REGISTER     
 112          #define     RESERVED30            0x30
 113          #define     TESTSEL1REG           0x31
 114          #define     TESTSEL2REG           0x32
 115          #define     TESTPINENREG          0x33
 116          #define     TESTPINVALUEREG       0x34
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 3   

 117          #define     TESTBUSREG            0x35
 118          #define     AUTOTESTREG           0x36
 119          #define     VERSIONREG            0x37
 120          #define     ANALOGTESTREG         0x38
 121          #define     TESTDAC1REG           0x39  
 122          #define     TESTDAC2REG           0x3A   
 123          #define     TESTADCREG            0x3B   
 124          #define     RESERVED31            0x3C   
 125          #define     RESERVED32            0x3D   
 126          #define     RESERVED33            0x3E   
 127          #define     RESERVED34            0x3F
 128          static void MFRC522_Wr_Old(char addr, char value)
 129          {
 130   1              MFRC522_CS=0;              
 131   1              spi_write((addr<<1 )&0x7E);
 132   1              spi_write(value);
 133   1              MFRC522_CS=1; 
 134   1      }
 135          static char MFRC522_Rd_Old(char addr)
 136          {
 137   1        char value;
 138   1              MFRC522_CS=0;                 
 139   1              spi_write(((addr<<1 )&0x7E)|0x80);
 140   1              value = spi_read();                            
 141   1              MFRC522_CS=1;     
 142   1              return value;
 143   1      } 
 144          
 145          unsigned char MFRC522_Rd(unsigned char Address)  
 146          {
 147   1         unsigned int i, ucAddr;
 148   1         unsigned int ucResult = 0;
 149   1         MFRC522_SCK=0;
 150   1         MFRC522_CS=0;
 151   1         ucAddr=((Address<<1)&0x7E)|0x80;
 152   1         //Write spi
 153   1         for(i=8;i>0;i--)
 154   1         {
 155   2            MFRC522_SI=((ucAddr&0x80)==0x80);
 156   2            MFRC522_SCK=1;
 157   2            ucAddr <<= 1;
 158   2            MFRC522_SCK=0;
 159   2         }
 160   1      //SPI read
 161   1         for(i=8;i>0;i--)
 162   1         {
 163   2            MFRC522_SCK=1;
 164   2            ucResult <<= 1;
 165   2            if(MFRC522_SO) ucResult|= 0x01;
 166   2            MFRC522_SCK=0;
 167   2         }
 168   1         MFRC522_CS=1;
 169   1         MFRC522_SCK=1;
 170   1         return ucResult;
 171   1      }
 172          
 173          void MFRC522_Wr(unsigned char Address,unsigned char value)
 174          {
 175   1         
 176   1         unsigned char i,ucAddr;
 177   1         MFRC522_SCK=0;
 178   1         MFRC522_CS=0;
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 4   

 179   1         ucAddr = ((Address<<1)&0x7E);
 180   1         for(i=8;i>0;i--)
 181   1         {
 182   2            MFRC522_SI=((ucAddr&0x80)==0x80);
 183   2            MFRC522_SCK=1;
 184   2            ucAddr <<= 1;
 185   2            MFRC522_SCK=0;
 186   2         }
 187   1         for(i=8;i>0;i--)
 188   1         {
 189   2            MFRC522_SI=((value&0x80)==0x80);
 190   2            MFRC522_SCK=1;
 191   2            value <<= 1;
 192   2            MFRC522_SCK=0;
 193   2         }
 194   1         MFRC522_CS=1;
 195   1         MFRC522_SCK=1;
 196   1      }
 197          static void MFRC522_Clear_Bit(char addr,char mask)
 198          {     unsigned char tmp =0x00; 
 199   1            tmp=MFRC522_Rd(addr) ;
 200   1            MFRC522_Wr( addr,tmp&~mask);     // tmp&(~mask)
 201   1      }
 202          static void MFRC522_Set_Bit(char addr,char mask )
 203          {    unsigned char tmp =0x00; 
 204   1           tmp=MFRC522_Rd(addr) ;  
 205   1           MFRC522_Wr(addr,tmp|mask );
 206   1      }
 207          void MFRC522_Reset()
 208          {  
 209   1         MFRC522_RST=1;
 210   1         _nop_();
 211   1         MFRC522_RST=0;
 212   1         _nop_();
 213   1         MFRC522_RST=1;
 214   1         _nop_();
 215   1         MFRC522_Wr(COMMANDREG,PCD_RESETPHASE); 
 216   1         _nop_();
 217   1      }
 218          void MFRC522_AntennaOn()
 219          {                                               
 220   1        unsigned char stt;
 221   1        stt= MFRC522_Rd(TXCONTROLREG);
 222   1        MFRC522_Set_Bit(TXCONTROLREG,0x03); 
 223   1      }
 224          void MFRC522_AntennaOff()
 225          {
 226   1       MFRC522_Clear_Bit(TXCONTROLREG,0x03);                                           
 227   1      }
 228          void MFRC522_Init()      
 229          {                                          
 230   1           MFRC522_CS=1;  
 231   1           MFRC522_SCK=0;
 232   1           MFRC522_RST=1; 
 233   1          
 234   1           MFRC522_Reset();        
 235   1           MFRC522_Wr( TMODEREG, 0x8D );      //Tauto=1; f(Timer) = 6.78MHz/TPreScaler
 236   1           MFRC522_Wr( TPRESCALERREG, 0x3E ); //TModeReg[3..0] + TPrescalerReg 
 237   1           MFRC522_Wr( TRELOADREGL, 30 ); 
 238   1           MFRC522_Wr( TRELOADREGH, 0 );  
 239   1           MFRC522_Wr( TXAUTOREG, 0x40 );    //100%ASK
 240   1           MFRC522_Wr( MODEREG, 0x3D );      // CRC valor inicial de 0x6363
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 5   

 241   1      
 242   1           MFRC522_AntennaOff() ;             
 243   1           MFRC522_AntennaOn();
 244   1      }
 245          char MFRC522_ToCard(char command,char *sendData,char sendLen,char *backData,unsigned *backLen)
 246          {
 247   1        char _status = MI_ERR;
 248   1        char irqEn = 0x00;
 249   1        char waitIRq = 0x00;                
 250   1        char lastBits;
 251   1        char n;
 252   1        unsigned i;
 253   1        
 254   1        switch (command)
 255   1        {
 256   2          case PCD_AUTHENT:       //Certification cards close
 257   2          {
 258   3            irqEn = 0x12;
 259   3            waitIRq = 0x10;
 260   3            break;
 261   3          }
 262   2          case PCD_TRANSCEIVE:    //Transmit FIFO data
 263   2          {
 264   3            irqEn = 0x77;
 265   3            waitIRq = 0x30;
 266   3            break;
 267   3          }
 268   2          default:
 269   2            break;
 270   2        }
 271   1        MFRC522_Wr( COMMIENREG, irqEn | 0x80 );  //Interrupt request
 272   1        MFRC522_Clear_Bit( COMMIRQREG, 0x80 );   //Clear all interrupt request bit
 273   1        MFRC522_Set_Bit( FIFOLEVELREG, 0x80 );   //FlushBuffer=1, FIFO Initialization
 274   1        MFRC522_Wr( COMMANDREG, PCD_IDLE );      //NO action; Cancel the current command???
 275   1        
 276   1        
 277   1        
 278   1        //Writing data to the FIFO
 279   1        for ( i=0; i < sendLen; i++ )
 280   1        {
 281   2          MFRC522_Wr( FIFODATAREG, sendData[i] );
 282   2        }
 283   1        //Execute the command
 284   1        MFRC522_Wr( COMMANDREG, command );
 285   1        if (command == PCD_TRANSCEIVE )
 286   1        {
 287   2          MFRC522_Set_Bit( BITFRAMINGREG, 0x80 ); //StartSend=1,transmission of data starts  
 288   2        }
 289   1        //Waiting to receive data to complete
 290   1        //i according to the clock frequency adjustment, the operator M1 card maximum waiting time 25ms???
 291   1        i = 0xFFFF;   
 292   1        do
 293   1        {
 294   2          //CommIrqReg[7..0]
 295   2          //Set1 TxIRq RxIRq IdleIRq HiAlerIRq LoAlertIRq ErrIRq TimerIRq
 296   2          n = MFRC522_Rd( COMMIRQREG );
 297   2          i--;
 298   2        }
 299   1        while ( i && !(n & 0x01) && !( n & waitIRq ) );
 300   1        MFRC522_Clear_Bit( BITFRAMINGREG, 0x80 );    //StartSend=0
 301   1        if (i != 0)
 302   1        {
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 6   

 303   2          if( !( MFRC522_Rd( ERRORREG ) & 0x1B ) ) //BufferOvfl Collerr CRCErr ProtecolErr
 304   2          {
 305   3            _status = MI_OK;
 306   3            if ( n & irqEn & 0x01 )
 307   3            {
 308   4              _status = MI_NOTAGERR;       //??
 309   4            }
 310   3            if ( command == PCD_TRANSCEIVE )
 311   3            {
 312   4              n = MFRC522_Rd( FIFOLEVELREG );
 313   4              lastBits = MFRC522_Rd( CONTROLREG ) & 0x07;
 314   4              if (lastBits)
 315   4              {
 316   5                *backLen = (n-1) * 8 + lastBits;
 317   5              }
 318   4              else
 319   4              {
 320   5                *backLen = n * 8;
 321   5              }
 322   4              if (n == 0)
 323   4              {
 324   5                n = 1;
 325   5              }
 326   4              if (n > 16)
 327   4              {
 328   5                n = 16;
 329   5              }
 330   4              //Reading the received data in FIFO
 331   4              for (i=0; i < n; i++)
 332   4              {
 333   5                backData[i] = MFRC522_Rd( FIFODATAREG );
 334   5              }
 335   4        
 336   4        backData[i] = 0;
 337   4            }
 338   3          }
 339   2          else
 340   2          {
 341   3            _status = MI_ERR;
 342   3          }
 343   2        }
 344   1        //MFRC522_Set_Bit( CONTROLREG, 0x80 );
 345   1        //MFRC522_Wr( COMMANDREG, PCD_IDLE );
 346   1        return _status;
 347   1      }
 348          char MFRC522_Request(char reqMode,char *TagType)
 349          {
 350   1        char _status;
 351   1        unsigned backBits;            //The received data bits
 352   1        MFRC522_Wr( BITFRAMINGREG, 0x07 ); //TxLastBists = BitFramingReg[2..0]   ???
 353   1        TagType[0] = reqMode;
 354   1        _status = MFRC522_ToCard( PCD_TRANSCEIVE, TagType, 1, TagType, &backBits );
 355   1        if ( (_status != MI_OK) || (backBits != 0x10) )
 356   1        {
 357   2          _status = MI_ERR;
 358   2        }
 359   1        return _status;
 360   1      }
 361          void MFRC522_CRC(char *dataIn,char length,char *dataOut)
 362          {
 363   1      char i, n;
 364   1          MFRC522_Clear_Bit( DIVIRQREG, 0x04 );
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 7   

 365   1          MFRC522_Set_Bit( FIFOLEVELREG, 0x80 );    
 366   1          
 367   1       //Escreve dados no FIFO        
 368   1          for ( i = 0; i < length; i++ )
 369   1          {   
 370   2              MFRC522_Wr( FIFODATAREG, *dataIn++ );   
 371   2          }
 372   1          
 373   1          MFRC522_Wr( COMMANDREG, PCD_CALCCRC );
 374   1              
 375   1          i = 0xFF;
 376   1          //Espera a finalização do Calculo do CRC
 377   1          do 
 378   1          {
 379   2              n = MFRC522_Rd( DIVIRQREG );
 380   2              i--;
 381   2          }
 382   1          while( i && !(n & 0x04) );        //CRCIrq = 1
 383   1              
 384   1          dataOut[0] = MFRC522_Rd( CRCRESULTREGL );
 385   1          dataOut[1] = MFRC522_Rd( CRCRESULTREGM );        
 386   1      }
 387          char MFRC522_SelectTag(char *serNum)
 388          {
 389   1        char i;
 390   1        char _status;
 391   1        char size;
 392   1        unsigned recvBits;
 393   1        char buffer[9];
 394   1        
 395   1        //MFRC522_Clear_Bit( STATUS2REG, 0x08 );   //MFCrypto1On=0
 396   1        
 397   1        buffer[0] = PICC_SElECTTAG;
 398   1        buffer[1] = 0x70;
 399   1        
 400   1        for ( i=2; i < 7; i++ )
 401   1        {
 402   2          buffer[i] = *serNum++;
 403   2        }
 404   1        
 405   1        MFRC522_CRC( buffer, 7, &buffer[7] );             
 406   1        
 407   1        _status = MFRC522_ToCard( PCD_TRANSCEIVE, buffer, 9, buffer, &recvBits );
 408   1        if ( (_status == MI_OK) && (recvBits == 0x18) )
 409   1        {
 410   2          size = buffer[0];
 411   2        }
 412   1        else
 413   1        {
 414   2          size = 0;
 415   2        }
 416   1        return size;
 417   1      }
 418          //hibernation
 419          void MFRC522_Halt()
 420          {
 421   1        unsigned unLen;
 422   1        char buff[4];
 423   1        
 424   1        buff[0] = PICC_HALT;
 425   1        buff[1] = 0;
 426   1        MFRC522_CRC( buff, 2, &buff[2] );
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 8   

 427   1        MFRC522_Clear_Bit( STATUS2REG, 0x80 );
 428   1        MFRC522_ToCard( PCD_TRANSCEIVE, buff, 4, buff, &unLen );
 429   1        MFRC522_Clear_Bit( STATUS2REG, 0x08 );
 430   1      }
 431          char MFRC522_Auth(char authMode,char BlockAddr,char *Sectorkey,char *serNum)
 432          {
 433   1        char _status;
 434   1        unsigned recvBits;
 435   1        char i;
 436   1        char buff[12];
 437   1        
 438   1        //Verify the command block address + sector + password + card serial number
 439   1        buff[0] = authMode;
 440   1        buff[1] = BlockAddr;
 441   1        
 442   1        for ( i = 2; i < 8; i++ )
 443   1        {
 444   2          buff[i] = Sectorkey[i-2];
 445   2        }
 446   1        
 447   1        for ( i = 8; i < 12; i++ )
 448   1        {
 449   2          buff[i] = serNum[i-8];
 450   2        }
 451   1        
 452   1        _status = MFRC522_ToCard( PCD_AUTHENT, buff, 12, buff, &recvBits );
 453   1        
 454   1        if ( ( _status != MI_OK ) || !( MFRC522_Rd( STATUS2REG ) & 0x08 ) )
 455   1        {
 456   2          _status = MI_ERR;
 457   2        }
 458   1        
 459   1        return _status;
 460   1      }
 461          char MFRC522_Write(char blockAddr,char *writeData)
 462          {
 463   1        char _status;
 464   1        unsigned recvBits;
 465   1        char i;
 466   1        char buff[18];
 467   1        buff[0] = PICC_WRITE;
 468   1        buff[1] = blockAddr;
 469   1        
 470   1        MFRC522_CRC( buff, 2, &buff[2] );
 471   1        _status = MFRC522_ToCard( PCD_TRANSCEIVE, buff, 4, buff, &recvBits );
 472   1        if ( (_status != MI_OK) || (recvBits != 4) || ( (buff[0] & 0x0F) != 0x0A) )
 473   1        {
 474   2          _status = MI_ERR;
 475   2        }
 476   1        if (_status == MI_OK)
 477   1        {
 478   2          for ( i = 0; i < 16; i++ )                //Data to the FIFO write 16Byte
 479   2          {
 480   3            buff[i] = writeData[i];
 481   3          }
 482   2          
 483   2          MFRC522_CRC( buff, 16, &buff[16] );
 484   2          _status = MFRC522_ToCard( PCD_TRANSCEIVE, buff, 18, buff, &recvBits );
 485   2          if ( (_status != MI_OK) || (recvBits != 4) || ( (buff[0] & 0x0F) != 0x0A ) )
 486   2          {
 487   3            _status = MI_ERR;
 488   3          }
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 9   

 489   2        }
 490   1        return _status;
 491   1      }
 492          char MFRC522_Read(char blockAddr,char *recvData)
 493          {
 494   1        char _status;
 495   1        unsigned unLen;
 496   1        recvData[0] = PICC_READ;
 497   1        recvData[1] = blockAddr;
 498   1        
 499   1        MFRC522_CRC( recvData, 2, &recvData[2] );
 500   1        
 501   1        _status = MFRC522_ToCard( PCD_TRANSCEIVE, recvData, 4, recvData, &unLen );
 502   1        if ( (_status != MI_OK) || (unLen != 0x90) )
 503   1        {
 504   2          _status = MI_ERR;
 505   2        }
 506   1        return _status;
 507   1      }
 508          char MFRC522_AntiColl(char *serNum)
 509          {
 510   1        char _status;
 511   1        char i;
 512   1        char serNumCheck = 0;
 513   1        unsigned unLen;
 514   1        MFRC522_Wr( BITFRAMINGREG, 0x00 );                //TxLastBists = BitFramingReg[2..0]
 515   1        serNum[0] = PICC_ANTICOLL;
 516   1        serNum[1] = 0x20;
 517   1        MFRC522_Clear_Bit( STATUS2REG, 0x08 );
 518   1        _status = MFRC522_ToCard( PCD_TRANSCEIVE, serNum, 2, serNum, &unLen );
 519   1        if (_status == MI_OK)
 520   1        {
 521   2          for ( i=0; i < 4; i++ )
 522   2          {
 523   3            serNumCheck ^= serNum[i];
 524   3          }
 525   2          
 526   2          if ( serNumCheck != serNum[4] )
 527   2          {
 528   3            _status = MI_ERR;
 529   3          }
 530   2        }
 531   1        return _status;
 532   1      }
 533          //0x0044 = Mifare_UltraLight
 534          //0x0004 = Mifare_One (S50)
 535          //0x0002 = Mifare_One (S70)
 536          //0x0008 = Mifare_Pro (X)
 537          //0x0344 = Mifare_DESFire
 538          char MFRC522_isCard(char *TagType) 
 539          {
 540   1          if (MFRC522_Request( PICC_REQIDL, TagType ) == MI_OK)
 541   1              return 1;
 542   1          else
 543   1              return 0; 
 544   1      }
 545          unsigned char MFRC522_ReadCardSerial(unsigned char *str )
 546          {
 547   1      char _status; 
 548   1       _status = MFRC522_AntiColl( str );
 549   1       str[5] = 0;
 550   1       if (_status == MI_OK)
C51 COMPILER V9.60.0.0   MFRC522                                                           05/29/2023 21:21:15 PAGE 10  

 551   1        return 1;
 552   1       else
 553   1        return 0;
 554   1      }


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =   1919    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----     113
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
