# MIPS Processor
Group 8
B05901033 é›»æ©Ÿå›› èŠæ°¸æ¾
B06901038 é›»æ©Ÿä¸‰ ç‹äººå‡º

## A. Snapshot
### 1. Readme.txt content
```
cycle time: 8.1
FPU Single: Y
FPU Double: Y
```
### 2. All RTL Simulation you pass
- CPU RTL
![](https://i.imgur.com/XXivLQB.png)
- FPU RTL
    - è·‘ Baseline
    ![](https://i.imgur.com/EruQzZj.png)
    - è·‘ Single
    ![](https://i.imgur.com/DWlQO47.png)
    - è·‘ Double
    ![](https://i.imgur.com/wfXWk5O.png)



### 3. All Gate-level Simulation you pass


- CPU Gate-level (cycle=8.07, total time 6222.6 NS)
    ![](https://i.imgur.com/J0QqrR9.png)
- FPU Gate-level
    - è·‘ Baseline (cycle=70)
    ![](https://i.imgur.com/pgSNKIA.png)
    - è·‘ Single (cycle=70)
    ![](https://i.imgur.com/qykUfOP.png)
    - è·‘ double (cycle=70)
    ![](https://i.imgur.com/oy7ohhq.png)




### 4. Timing report
- CPU
    - Cycle: 8.07
    - Slack: 0.01 (ç”¨8.0å»åˆæˆ)
    ![](https://i.imgur.com/69dCDiz.png)


- FPU 
    - Cycle: 70
    - Slack: 0.00
    ![](https://i.imgur.com/5xmbQNd.png)

### 5. Area report
- CPU Area: 87750
![](https://i.imgur.com/rbaklWD.png)


- FPU Area: 404960
![](https://i.imgur.com/Dak1ITq.png)


## B. Your baseline A\*T value calculated from numbers in the snapshot
A\*T(cycle) = 87750 * 8.07 = 708142.5
A\*T(total time) = 87750 * 6222.6(NS) = 546033150


## C. Please describe how you design this circuit and what difficulties you encountered when working on this exercise.

- æˆ‘å€‘ç™¼ç¾åŠ©æ•™æŠŠjalå¯«æˆç”¨PC+4äº†ï¼Œä½†å…¶å¯¦æ‡‰è©²æ˜¯PC+8ï¼ŒåŸæœ¬ä¹–ä¹–å¯«PC+8æœƒéä¸äº†testbenchï¼Œæ¨æ¸¬æ˜¯åŠ©æ•™ç”¨RISC-Vçš„codeä¾†æ”¹ï¼Œä»¥è‡´æ–¼æ²’æ”¹åˆ°
- æ²’ç™¼ç¾ pipeline register initialize çš„é‡è¦æ€§ï¼Œå¦‚æœæ²’æœ‰ initialize åœ¨RTLçš„æ™‚å€™æ²’æœ‰å•é¡Œï¼Œä½†åˆæˆå®Œå°±æœƒå®³æŸäº›registerè®Šæˆxxxxx
- æ²’ç™¼ç¾ Rt = Rd çš„æ™‚å€™è¦æœ‰å„ªå…ˆæ¬¡åºï¼ˆRdå…ˆï¼‰
- æ²’ç™¼ç¾ memory çš„ index å–®ä½æ˜¯ word è€Œé byte
- æ²’ç™¼ç¾ FPU åœ¨æ¸¬ Baseline çš„æ™‚å€™ä¸éœ€è¦åŠ  `+FPU`ï¼Œçµæœ load åˆ° fp çš„ memory




## D. Work distribution
ç‹äººå‡ºï¼šè² è²¬ design æ•´å€‹ CPU æ¶æ§‹ï¼Œä¹Ÿå¹« FPU debug
èŠæ°¸æ¾ï¼šè² è²¬ design æ•´å€‹ FPU æ¶æ§‹ï¼Œä¹Ÿå¹« CPU debug
å…©ä½åŠ©æ•™ï¼šå¹«æˆ‘å€‘çš„ CPU/FPU æ‰¾å‡ºé‡è¦çš„ bugğŸ˜

## E. (optional) how you improve your A\*T value.
- åŠ ä¸Šç°¡æ˜“çš„ skip connection(æœ‰é»åƒpipeline)ï¼Œç”¨forwardingçš„æ–¹æ³•ï¼Œå…¶latencyæœƒæ¯”å¯«å…¥registerå†è®€å‡ºä¾†çš„æ–¹æ³•ä½ã€‚ä¹Ÿå› æ­¤æˆ‘å€‘çš„cycle timeå¯ä»¥å£“åˆ°8.07ï¼Œç›¸ç•¶ä½ğŸ˜ğŸ˜ã€‚
- ä½¿ç”¨ MUX é‡è¤‡åˆ©ç”¨åŠ æ¸›é‹ç®— unitï¼Œä»¥æ¸›å°‘ ALU sub-units çš„æ•¸é‡
