Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TB_Sumador4bits_behav xil_defaultlib.TB_Sumador4bits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-8856] comparison between unequal length arrays always returns FALSE; left argument length 5 is different from right argument length 4 for 'bit_vector' array [D:/Documentos/Estudio/Maestria/2-Periodo/Diseno/Tarea/2/Suma1bit/Suma1bit.srcs/sources_1/new/Suma4bits.vhd:52]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
