// Seed: 2028346889
module module_0 (
    input id_0,
    input logic id_1,
    input id_2
);
  assign id_3 = 1 < 1'b0 - 1;
  logic id_4;
  logic id_5;
  logic id_6 = 1;
  type_10(
      ~id_4, 1'h0 == 1'd0
  );
endmodule
