#! /usr/local/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55d9f90c8770 .scope module, "SPImemoryTest" "SPImemoryTest" 2 13;
 .timescale 0 0;
v0x55d9f9122200_0 .var "clk", 0 0;
v0x55d9f91222a0_0 .var "cs_pin", 0 0;
o0x7fc73548ddf8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55d9f9122390_0 .net "miso_pin", 0 0, o0x7fc73548ddf8;  0 drivers
v0x55d9f9122430_0 .var "mosi_pin", 0 0;
v0x55d9f9122520_0 .var "sclk_pin", 0 0;
S_0x55d9f90c88f0 .scope module, "dut" "spimemory" 2 24, 3 11 0, S_0x55d9f90c8770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "sclk_pin"
    .port_info 2 /INPUT 1 "cs_pin"
    .port_info 3 /OUTPUT 1 "miso_pin"
    .port_info 4 /INPUT 1 "mosi_pin"
    .port_info 5 /OUTPUT 4 "leds"
v0x55d9f9121060_0 .net "addr_we", 0 0, v0x55d9f911dec0_0;  1 drivers
v0x55d9f9121170_0 .net "address", 7 0, v0x55d9f90f5000_0;  1 drivers
v0x55d9f9121230_0 .net "clk", 0 0, v0x55d9f9122200_0;  1 drivers
v0x55d9f91212d0_0 .net "conditioned1", 0 0, v0x55d9f911eb10_0;  1 drivers
v0x55d9f91213c0_0 .net "conditioned2", 0 0, v0x55d9f911f570_0;  1 drivers
v0x55d9f91214b0_0 .net "conditioned3", 0 0, v0x55d9f911ffd0_0;  1 drivers
v0x55d9f91215a0_0 .net "cs_pin", 0 0, v0x55d9f91222a0_0;  1 drivers
v0x55d9f9121640_0 .net "datamemoryout", 7 0, v0x55d9f911d930_0;  1 drivers
v0x55d9f9121730_0 .net "dm_we", 0 0, v0x55d9f911e140_0;  1 drivers
o0x7fc73548ddc8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x55d9f91217d0_0 .net "leds", 3 0, o0x7fc73548ddc8;  0 drivers
v0x55d9f9121870_0 .net "miso_bufe", 0 0, v0x55d9f911e210_0;  1 drivers
v0x55d9f9121910_0 .net "miso_pin", 0 0, o0x7fc73548ddf8;  alias, 0 drivers
v0x55d9f91219b0_0 .net "mosi_pin", 0 0, v0x55d9f9122430_0;  1 drivers
v0x55d9f9121a50_0 .net "negedge1", 0 0, v0x55d9f911ec90_0;  1 drivers
v0x55d9f9121af0_0 .net "negedge2", 0 0, v0x55d9f911f720_0;  1 drivers
v0x55d9f9121bc0_0 .net "negedge3", 0 0, v0x55d9f9120190_0;  1 drivers
v0x55d9f9121c90_0 .net "parallelDataOut", 7 0, L_0x55d9f90b7fe0;  1 drivers
v0x55d9f9121d30_0 .net "posedge1", 0 0, v0x55d9f911ee60_0;  1 drivers
v0x55d9f9121e00_0 .net "posedge2", 0 0, v0x55d9f911f8f0_0;  1 drivers
v0x55d9f9121ea0_0 .net "posedge3", 0 0, v0x55d9f91202f0_0;  1 drivers
v0x55d9f9121f70_0 .net "sclk_pin", 0 0, v0x55d9f9122520_0;  1 drivers
v0x55d9f9122040_0 .net "serialDataOut", 0 0, L_0x55d9f91227a0;  1 drivers
v0x55d9f9122110_0 .net "sr_we", 0 0, v0x55d9f911e480_0;  1 drivers
L_0x55d9f9122660 .part L_0x55d9f90b7fe0, 0, 1;
L_0x55d9f9122700 .part v0x55d9f90f5000_0, 0, 7;
S_0x55d9f90c5b40 .scope module, "al" "addressLatch" 3 33, 4 4 0, S_0x55d9f90c88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "clk_en"
    .port_info 2 /INPUT 8 "d"
    .port_info 3 /OUTPUT 8 "q"
v0x55d9f90eec60_0 .net "clk", 0 0, v0x55d9f9122200_0;  alias, 1 drivers
v0x55d9f90eccc0_0 .net "clk_en", 0 0, v0x55d9f911dec0_0;  alias, 1 drivers
v0x55d9f90ead80_0 .net "d", 7 0, L_0x55d9f90b7fe0;  alias, 1 drivers
v0x55d9f90f5000_0 .var "q", 7 0;
E_0x55d9f90fee00 .event posedge, v0x55d9f90eec60_0;
S_0x55d9f911d200 .scope module, "dm" "datamemory" 3 35, 5 8 0, S_0x55d9f90c88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "dataOut"
    .port_info 2 /INPUT 7 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 8 "dataIn"
P_0x55d9f911d3f0 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000000111>;
P_0x55d9f911d430 .param/l "depth" 0 5 11, +C4<00000000000000000000000010000000>;
P_0x55d9f911d470 .param/l "width" 0 5 12, +C4<00000000000000000000000000001000>;
v0x55d9f911d660_0 .net "address", 6 0, L_0x55d9f9122700;  1 drivers
v0x55d9f911d740_0 .net "clk", 0 0, v0x55d9f9122200_0;  alias, 1 drivers
v0x55d9f911d830_0 .net "dataIn", 7 0, L_0x55d9f90b7fe0;  alias, 1 drivers
v0x55d9f911d930_0 .var "dataOut", 7 0;
v0x55d9f911d9d0 .array "memory", 0 127, 7 0;
v0x55d9f911dac0_0 .net "writeEnable", 0 0, v0x55d9f911e140_0;  alias, 1 drivers
S_0x55d9f911dc20 .scope module, "fsm1" "fsm" 3 31, 6 8 0, S_0x55d9f90c88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sclk"
    .port_info 1 /INPUT 1 "cs"
    .port_info 2 /INPUT 1 "shift_register_output"
    .port_info 3 /OUTPUT 1 "miso_bufe"
    .port_info 4 /OUTPUT 1 "dm_we"
    .port_info 5 /OUTPUT 1 "addr_we"
    .port_info 6 /OUTPUT 1 "sr_we"
v0x55d9f911dec0_0 .var "addr_we", 0 0;
v0x55d9f911dfb0_0 .var "count", 2 0;
v0x55d9f911e070_0 .net "cs", 0 0, v0x55d9f911ffd0_0;  alias, 1 drivers
v0x55d9f911e140_0 .var "dm_we", 0 0;
v0x55d9f911e210_0 .var "miso_bufe", 0 0;
v0x55d9f911e300_0 .net "sclk", 0 0, v0x55d9f911f8f0_0;  alias, 1 drivers
v0x55d9f911e3c0_0 .net "shift_register_output", 0 0, L_0x55d9f9122660;  1 drivers
v0x55d9f911e480_0 .var "sr_we", 0 0;
v0x55d9f911e540_0 .var "state", 2 0;
E_0x55d9f90ff020 .event posedge, v0x55d9f911e300_0;
S_0x55d9f911e700 .scope module, "ic1" "inputconditioner" 3 27, 7 8 0, S_0x55d9f90c88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x55d9f90f5a10 .param/l "counterwidth" 0 7 17, +C4<00000000000000000000000000000011>;
P_0x55d9f90f5a50 .param/l "waittime" 0 7 18, +C4<00000000000000000000000000000011>;
v0x55d9f911ea00_0 .net "clk", 0 0, v0x55d9f9122200_0;  alias, 1 drivers
v0x55d9f911eb10_0 .var "conditioned", 0 0;
v0x55d9f911ebd0_0 .var "counter", 2 0;
v0x55d9f911ec90_0 .var "negativeedge", 0 0;
v0x55d9f911ed50_0 .net "noisysignal", 0 0, v0x55d9f9122430_0;  alias, 1 drivers
v0x55d9f911ee60_0 .var "positiveedge", 0 0;
v0x55d9f911ef20_0 .var "synchronizer0", 0 0;
v0x55d9f911efe0_0 .var "synchronizer1", 0 0;
S_0x55d9f911f140 .scope module, "ic2" "inputconditioner" 3 28, 7 8 0, S_0x55d9f90c88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x55d9f90e0ac0 .param/l "counterwidth" 0 7 17, +C4<00000000000000000000000000000011>;
P_0x55d9f90e0b00 .param/l "waittime" 0 7 18, +C4<00000000000000000000000000000011>;
v0x55d9f911f4b0_0 .net "clk", 0 0, v0x55d9f9122200_0;  alias, 1 drivers
v0x55d9f911f570_0 .var "conditioned", 0 0;
v0x55d9f911f630_0 .var "counter", 2 0;
v0x55d9f911f720_0 .var "negativeedge", 0 0;
v0x55d9f911f7e0_0 .net "noisysignal", 0 0, v0x55d9f9122520_0;  alias, 1 drivers
v0x55d9f911f8f0_0 .var "positiveedge", 0 0;
v0x55d9f911f990_0 .var "synchronizer0", 0 0;
v0x55d9f911fa30_0 .var "synchronizer1", 0 0;
S_0x55d9f911fbc0 .scope module, "ic3" "inputconditioner" 3 29, 7 8 0, S_0x55d9f90c88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "noisysignal"
    .port_info 2 /OUTPUT 1 "conditioned"
    .port_info 3 /OUTPUT 1 "positiveedge"
    .port_info 4 /OUTPUT 1 "negativeedge"
P_0x55d9f90f5bc0 .param/l "counterwidth" 0 7 17, +C4<00000000000000000000000000000011>;
P_0x55d9f90f5c00 .param/l "waittime" 0 7 18, +C4<00000000000000000000000000000011>;
v0x55d9f911ff10_0 .net "clk", 0 0, v0x55d9f9122200_0;  alias, 1 drivers
v0x55d9f911ffd0_0 .var "conditioned", 0 0;
v0x55d9f91200c0_0 .var "counter", 2 0;
v0x55d9f9120190_0 .var "negativeedge", 0 0;
v0x55d9f9120230_0 .net "noisysignal", 0 0, v0x55d9f91222a0_0;  alias, 1 drivers
v0x55d9f91202f0_0 .var "positiveedge", 0 0;
v0x55d9f91203b0_0 .var "synchronizer0", 0 0;
v0x55d9f9120470_0 .var "synchronizer1", 0 0;
S_0x55d9f91205d0 .scope module, "sr1" "shiftregister" 3 37, 8 9 0, S_0x55d9f90c88f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "peripheralClkEdge"
    .port_info 2 /INPUT 1 "parallelLoad"
    .port_info 3 /INPUT 8 "parallelDataIn"
    .port_info 4 /INPUT 1 "serialDataIn"
    .port_info 5 /OUTPUT 8 "parallelDataOut"
    .port_info 6 /OUTPUT 1 "serialDataOut"
P_0x55d9f91207a0 .param/l "width" 0 8 10, +C4<00000000000000000000000000001000>;
L_0x55d9f90b7fe0 .functor BUFZ 8, v0x55d9f9120ee0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55d9f91208f0_0 .net "clk", 0 0, v0x55d9f9122200_0;  alias, 1 drivers
v0x55d9f91209b0_0 .net "parallelDataIn", 7 0, v0x55d9f911d930_0;  alias, 1 drivers
v0x55d9f9120aa0_0 .net "parallelDataOut", 7 0, L_0x55d9f90b7fe0;  alias, 1 drivers
v0x55d9f9120bc0_0 .net "parallelLoad", 0 0, v0x55d9f911e480_0;  alias, 1 drivers
v0x55d9f9120c60_0 .net "peripheralClkEdge", 0 0, v0x55d9f911f8f0_0;  alias, 1 drivers
v0x55d9f9120da0_0 .net "serialDataIn", 0 0, v0x55d9f911eb10_0;  alias, 1 drivers
v0x55d9f9120e40_0 .net "serialDataOut", 0 0, L_0x55d9f91227a0;  alias, 1 drivers
v0x55d9f9120ee0_0 .var "shiftregistermem", 7 0;
L_0x55d9f91227a0 .part v0x55d9f9120ee0_0, 7, 1;
    .scope S_0x55d9f911e700;
T_0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9f911ebd0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911ef20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911efe0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55d9f911e700;
T_1 ;
    %wait E_0x55d9f90fee00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911ee60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911ec90_0, 0;
    %load/vec4 v0x55d9f911eb10_0;
    %load/vec4 v0x55d9f911efe0_0;
    %cmp/e;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911ebd0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55d9f911ebd0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911ebd0_0, 0;
    %load/vec4 v0x55d9f911eb10_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9f911efe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911ec90_0, 0;
T_1.4 ;
    %load/vec4 v0x55d9f911eb10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9f911efe0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911ee60_0, 0;
T_1.6 ;
    %load/vec4 v0x55d9f911efe0_0;
    %assign/vec4 v0x55d9f911eb10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55d9f911ebd0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d9f911ebd0_0, 0;
T_1.3 ;
T_1.1 ;
    %load/vec4 v0x55d9f911ed50_0;
    %assign/vec4 v0x55d9f911ef20_0, 0;
    %load/vec4 v0x55d9f911ef20_0;
    %assign/vec4 v0x55d9f911efe0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d9f911f140;
T_2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9f911f630_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911f990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911fa30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0x55d9f911f140;
T_3 ;
    %wait E_0x55d9f90fee00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911f8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911f720_0, 0;
    %load/vec4 v0x55d9f911f570_0;
    %load/vec4 v0x55d9f911fa30_0;
    %cmp/e;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911f630_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55d9f911f630_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911f630_0, 0;
    %load/vec4 v0x55d9f911f570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9f911fa30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911f720_0, 0;
T_3.4 ;
    %load/vec4 v0x55d9f911f570_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9f911fa30_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911f8f0_0, 0;
T_3.6 ;
    %load/vec4 v0x55d9f911fa30_0;
    %assign/vec4 v0x55d9f911f570_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55d9f911f630_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d9f911f630_0, 0;
T_3.3 ;
T_3.1 ;
    %load/vec4 v0x55d9f911f7e0_0;
    %assign/vec4 v0x55d9f911f990_0, 0;
    %load/vec4 v0x55d9f911f990_0;
    %assign/vec4 v0x55d9f911fa30_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d9f911fbc0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9f91200c0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91203b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9120470_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x55d9f911fbc0;
T_5 ;
    %wait E_0x55d9f90fee00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f91202f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f9120190_0, 0;
    %load/vec4 v0x55d9f911ffd0_0;
    %load/vec4 v0x55d9f9120470_0;
    %cmp/e;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f91200c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d9f91200c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f91200c0_0, 0;
    %load/vec4 v0x55d9f911ffd0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9f9120470_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f9120190_0, 0;
T_5.4 ;
    %load/vec4 v0x55d9f911ffd0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d9f9120470_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f91202f0_0, 0;
T_5.6 ;
    %load/vec4 v0x55d9f9120470_0;
    %assign/vec4 v0x55d9f911ffd0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55d9f91200c0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d9f91200c0_0, 0;
T_5.3 ;
T_5.1 ;
    %load/vec4 v0x55d9f9120230_0;
    %assign/vec4 v0x55d9f91203b0_0, 0;
    %load/vec4 v0x55d9f91203b0_0;
    %assign/vec4 v0x55d9f9120470_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d9f911dc20;
T_6 ;
    %wait E_0x55d9f90ff020;
    %load/vec4 v0x55d9f911e540_0;
    %cmpi/e 7, 7, 3;
    %jmp/0xz  T_6.0, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
T_6.0 ;
    %load/vec4 v0x55d9f911e540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911e210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911dec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f911e480_0, 0, 1;
    %load/vec4 v0x55d9f911e070_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.9, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e210_0, 0;
    %load/vec4 v0x55d9f911dfb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.11, 5;
    %load/vec4 v0x55d9f911dfb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x55d9f911dfb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.13, 4;
    %load/vec4 v0x55d9f911e3c0_0;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_6.15, 4;
    %load/vec4 v0x55d9f911dfb0_0;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0x55d9f911e3c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.17, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v0x55d9f911e3c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.19, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
T_6.19 ;
T_6.18 ;
T_6.16 ;
T_6.13 ;
T_6.12 ;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911e480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e210_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911dec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911e210_0, 0;
    %load/vec4 v0x55d9f911dfb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.21, 5;
    %load/vec4 v0x55d9f911dfb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
    %jmp T_6.22;
T_6.21 ;
    %load/vec4 v0x55d9f911dfb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.23, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
T_6.23 ;
T_6.22 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d9f911e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e210_0, 0;
    %load/vec4 v0x55d9f911dfb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_6.25, 5;
    %load/vec4 v0x55d9f911dfb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
    %jmp T_6.26;
T_6.25 ;
    %load/vec4 v0x55d9f911dfb0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_6.27, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55d9f911e540_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55d9f911dfb0_0, 0;
T_6.27 ;
T_6.26 ;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x55d9f911e070_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.29, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55d9f911e540_0, 0, 3;
T_6.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911dec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d9f911e210_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55d9f90c5b40;
T_7 ;
    %wait E_0x55d9f90fee00;
    %load/vec4 v0x55d9f90eccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55d9f90ead80_0;
    %assign/vec4 v0x55d9f90f5000_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d9f911d200;
T_8 ;
    %wait E_0x55d9f90fee00;
    %load/vec4 v0x55d9f911dac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x55d9f911d830_0;
    %load/vec4 v0x55d9f911d660_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d9f911d9d0, 0, 4;
T_8.0 ;
    %load/vec4 v0x55d9f911d660_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x55d9f911d9d0, 4;
    %assign/vec4 v0x55d9f911d930_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55d9f91205d0;
T_9 ;
    %wait E_0x55d9f90fee00;
    %load/vec4 v0x55d9f9120bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55d9f91209b0_0;
    %assign/vec4 v0x55d9f9120ee0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d9f9120c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55d9f9120ee0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x55d9f9120da0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d9f9120ee0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d9f90c8770;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122200_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55d9f90c8770;
T_11 ;
    %delay 10, 0;
    %load/vec4 v0x55d9f9122200_0;
    %nor/r;
    %store/vec4 v0x55d9f9122200_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55d9f90c8770;
T_12 ;
    %vpi_call 2 41 "$dumpfile", "SPImemoryTest.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x55d9f911e540_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_12.0, 4;
    %vpi_call 2 65 "$display", "Test 1 failed. Is %b should be 3'b000", v0x55d9f911e540_0 {0 0 0};
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x55d9f911e540_0;
    %cmpi/ne 1, 0, 3;
    %jmp/0xz  T_12.2, 4;
    %vpi_call 2 78 "$display", "Test 2 failed. Is %b should be 3'b001", v0x55d9f911e540_0 {0 0 0};
T_12.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x55d9f911e540_0;
    %cmpi/ne 4, 0, 3;
    %jmp/0xz  T_12.4, 4;
    %vpi_call 2 127 "$display", "Test 3 failed. Is %b should be 3'100", v0x55d9f911e540_0 {0 0 0};
T_12.4 ;
    %load/vec4 v0x55d9f911d660_0;
    %cmpi/ne 64, 0, 7;
    %jmp/0xz  T_12.6, 4;
    %vpi_call 2 133 "$display", "Test 4 failed. Is %b should be 7'b1000000", v0x55d9f911d660_0 {0 0 0};
T_12.6 ;
    %load/vec4 v0x55d9f9120aa0_0;
    %cmpi/ne 192, 0, 8;
    %jmp/0xz  T_12.8, 4;
    %vpi_call 2 140 "$display", "Test 5 failed. Is %b should be 8'11000000", v0x55d9f9120aa0_0 {0 0 0};
T_12.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f91222a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d9f9122520_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v0x55d9f9120aa0_0;
    %cmpi/ne 167, 0, 8;
    %jmp/0xz  T_12.10, 4;
    %vpi_call 2 184 "$display", "Test 5 failed. Is %b should be 8'11000000", v0x55d9f9120aa0_0 {0 0 0};
T_12.10 ;
    %vpi_call 2 191 "$finish" {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "SPImemoryTest.t.v";
    "./spimemory.v";
    "./addressLatch.v";
    "./datamemory.v";
    "./fsm.v";
    "./inputconditioner.v";
    "./shiftregister.v";
