<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead, (twWarn | twDebug | twInfo)*, twBody, twSum?, twFoot, twClientInfo?)>
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstList?, twUnmetConstCnt?, twDebug*, twDataSheet?, twClkTbl?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, twDataSheet?, twClkTbl?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?, twClkTbl?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG)*, twUnmetConstCnt?, twDataSheet?, twClkTbl?, twTimeGrp*)>
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt*, twPathRptBanner, twPathRpt*) |  (twPathRpt*, twRacePathRpt?) |  (twNetRpt*)))>
<!ATTLIST twConst twConstType (twPathConst | twNetConst) "twPathConst">
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntHold, twMinPer?, twMaxDel?, twMaxFreq?, twMaxNetDel?, twMaxNetSkew?, twMinOff?, twMaxOff?)>
<!ELEMENT twConstName (#PCDATA)>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)>
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead><twExecVer>Release 7.1.04i Trace H.42</twExecVer><twCopyright>Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>trce -e 3 -xml system.twx system.ncd system.pcf

</twCmdLine><twDesign>system.ncd</twDesign><twPCF>system.pcf</twPCF><twDevInfo arch="virtex2p"><twDevName>xc2vp70</twDevName><twSpeedGrade>-7</twSpeedGrade><twSpeedVer>PRODUCTION 1.91 2005-07-22</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twErr"></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn>WARNING:Timing:2666 - Constraint ignored: PATH &quot;TS_RST2_path&quot; TIG;</twWarn><twInfo>INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twBody><twErrRpt><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_clk_s = PERIOD TIMEGRP &quot;dcm_clk_s&quot; 9.999 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>PATH &quot;TS_RST1_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>PATH &quot;TS_RST2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>PATH &quot;TS_RST3_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_usrclk_in = PERIOD TIMEGRP &quot;usrclk_in&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP &quot;dcm_0_dcm_0_CLK0_BUF&quot; TS_dcm_clk_s
        HIGH 50%;</twConstName><twItemCnt>596423</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twMinPer>9.937</twMinPer></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_0_dcm_0_CLKFX_BUF = PERIOD TIMEGRP &quot;dcm_0_dcm_0_CLKFX_BUF&quot; TS_dcm_clk_s
        / 3 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_2_dcm_2_CLK2X_BUF = PERIOD TIMEGRP &quot;dcm_2_dcm_2_CLK2X_BUF&quot; TS_usrclk_in
        * 2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold></twConstHead></twConst><twConst twConstType="twPathConst"><twConstHead><twConstName>TS_dcm_3_dcm_3_CLK0_BUF = PERIOD TIMEGRP &quot;dcm_3_dcm_3_CLK0_BUF&quot;
        TS_dcm_2_dcm_2_CLK2X_BUF HIGH 50%;</twConstName><twItemCnt>24725</twItemCnt><twErrCntSetup>20</twErrCntSetup><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twMinPer>5.219</twMinPer></twConstHead><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.219</twSlack><twSrc BELType="FF">testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twSrc><twDest BELType="FF">testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU22</twDest><twTotPathDel>5.219</twTotPathDel><twDelConst>5.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twSrc><twDest BELType='FF'>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU22</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">testblk_uc_data_in_mux_tvg_in_ram_im_ramblk_porta_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y138.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(0)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y136.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y136.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(0)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU7</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(2)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU12</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(4)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU20</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU25</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y138.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y138.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo14</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagelut15</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo14</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo16</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_15</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo16</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo18</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_17</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo18</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y141.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/relational2_dout</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/norcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y143.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/relational2_dout</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y143.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical_dout</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical/_n00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y139.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical_dout</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y139.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(2)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU22</twBEL></twPathDel><twLogDel>3.672</twLogDel><twRouteDel>1.547</twRouteDel><twTotDel>5.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">testblk_uc_data_in_mux_tvg_in_ram_im_ramblk_porta_BRAM_Clk</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.219</twSlack><twSrc BELType="FF">testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twSrc><twDest BELType="FF">testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU28</twDest><twTotPathDel>5.219</twTotPathDel><twDelConst>5.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twSrc><twDest BELType='FF'>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU28</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">testblk_uc_data_in_mux_tvg_in_ram_im_ramblk_porta_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y138.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(0)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y136.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y136.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(0)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU7</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(2)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU12</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(4)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU20</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU25</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y138.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(5)</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y138.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo14</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagelut15</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo14</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo16</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_15</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_16</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo16</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo18</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_17</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo18</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y141.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/relational2_dout</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/norcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y143.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/relational2_dout</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y143.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical_dout</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical/_n00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y139.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical_dout</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y139.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(2)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU28</twBEL></twPathDel><twLogDel>3.672</twLogDel><twRouteDel>1.547</twRouteDel><twTotDel>5.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">testblk_uc_data_in_mux_tvg_in_ram_im_ramblk_porta_BRAM_Clk</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt><twConstPath twDataPathType = "twDataPathMaxDelay" constType="period"><twSlack>-0.219</twSlack><twSrc BELType="FF">testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twSrc><twDest BELType="FF">testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU28</twDest><twTotPathDel>5.219</twTotPathDel><twDelConst>5.000</twDelConst><twClkUncert>0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twSrc><twDest BELType='FF'>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU28</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X32Y138.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">testblk_uc_data_in_mux_tvg_in_ram_im_ramblk_porta_BRAM_Clk</twSrcClk><twPathDel><twSite>SLICE_X32Y138.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.370</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(0)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y136.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(1)</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y136.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(0)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU7</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU8</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N10</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y137.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(2)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU12</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU16</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y138.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N20</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y138.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(4)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU20</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU24</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y139.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N30</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y139.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.073</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(6)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU28</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU32</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y140.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y140.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(8)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU36</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub/core_instance0/BU41</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y140.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/addsub_s(9)</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y140.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.569</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo18</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagelut19</twBEL><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stagecy_rn_18</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y141.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/XNor_stage_cyo18</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y141.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.406</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/relational2_dout</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/norcy</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y143.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/relational2_dout</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y143.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical_dout</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical/_n00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y139.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/logical_dout</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y139.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.536</twDelInfo><twComp>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/gateway_out1_x_4(2)</twComp><twBEL>testblk_uc_xsg_core_config/testblk_uc_xsg_core_config/top/data_in_mux/tvg_in/tvg/accumulator/core_instance0/BU28</twBEL></twPathDel><twLogDel>3.672</twLogDel><twRouteDel>1.547</twRouteDel><twTotDel>5.219</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">testblk_uc_data_in_mux_tvg_in_ram_im_ramblk_porta_BRAM_Clk</twDestClk><twPctLog>70.4</twPctLog><twPctRoute>29.6</twPctRoute></twDetPath></twConstPath></twPathRpt></twConst><twUnmetConstCnt>1</twUnmetConstCnt><twDataSheet twNameLen="15"><twClk2SUList twDestWidth = "8"><twDest>sysclk_m</twDest><twClk2SU><twSrc>sysclk_m</twSrc><twRiseRise>9.937</twRiseRise><twFallRise>1.546</twFallRise><twRiseFall>1.849</twRiseFall></twClk2SU><twClk2SU><twSrc>sysclk_p</twSrc><twRiseRise>9.937</twRiseRise><twFallRise>1.546</twFallRise><twRiseFall>1.849</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>sysclk_p</twDest><twClk2SU><twSrc>sysclk_m</twSrc><twRiseRise>9.937</twRiseRise><twFallRise>1.546</twFallRise><twRiseFall>1.849</twRiseFall></twClk2SU><twClk2SU><twSrc>sysclk_p</twSrc><twRiseRise>9.937</twRiseRise><twFallRise>1.546</twFallRise><twRiseFall>1.849</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>usrclk_m</twDest><twClk2SU><twSrc>usrclk_m</twSrc><twRiseRise>5.219</twRiseRise></twClk2SU><twClk2SU><twSrc>usrclk_p</twSrc><twRiseRise>5.219</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList twDestWidth = "8"><twDest>usrclk_p</twDest><twClk2SU><twSrc>usrclk_m</twSrc><twRiseRise>5.219</twRiseRise></twClk2SU><twClk2SU><twSrc>usrclk_p</twSrc><twRiseRise>5.219</twRiseRise></twClk2SU></twClk2SUList></twDataSheet></twErrRpt></twBody><twSum><twErrCnt>20</twErrCnt><twScore>2750</twScore><twConstCov><twPathCnt>621154</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>33984</twConnCnt></twConstCov><twStats><twMinPer>9.937</twMinPer><twMaxFreq>100.634</twMaxFreq></twStats></twSum><twFoot><twTimestamp>Mon Aug 18 20:19:38 2008</twTimestamp></twFoot><twClientInfo><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 308 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
