Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Aug 28 22:28:37 2024
| Host         : Samsung-SmartFridge running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              50 |           13 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|        Clock Signal        | Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------+---------------+-----------------------------+------------------+----------------+--------------+
|  u_button_clock/sample_clk |               |                             |                1 |              1 |         1.00 |
|  u_button_clock/sample_clk | but1_IBUF     |                             |                1 |              4 |         4.00 |
|  u_button_clock/sample_clk | but2_IBUF     |                             |                1 |              4 |         4.00 |
|  u_display_clk/CLK         |               |                             |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG             |               |                             |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG             |               | u_button_clock/sample_clk_0 |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG             |               | u_display_clk/sample_clk    |                7 |             25 |         3.57 |
+----------------------------+---------------+-----------------------------+------------------+----------------+--------------+


