

================================================================
== Vitis HLS Report for 'KeccakF1600_StatePermute_Pipeline_state_permute'
================================================================
* Date:           Wed Aug  6 16:42:24 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        sha3_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       15|       15|  0.150 us|  0.150 us|   13|   13|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- state_permute  |       13|       13|         3|          1|          1|    12|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%Aso_1 = alloca i32 1" [fips202.c:95]   --->   Operation 6 'alloca' 'Aso_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%Asi_1 = alloca i32 1" [fips202.c:95]   --->   Operation 7 'alloca' 'Asi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%Ase_1 = alloca i32 1" [fips202.c:95]   --->   Operation 8 'alloca' 'Ase_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%Asa_1 = alloca i32 1" [fips202.c:95]   --->   Operation 9 'alloca' 'Asa_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%Amu_1 = alloca i32 1" [fips202.c:94]   --->   Operation 10 'alloca' 'Amu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%Amo_1 = alloca i32 1" [fips202.c:94]   --->   Operation 11 'alloca' 'Amo_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%Ami_1 = alloca i32 1" [fips202.c:94]   --->   Operation 12 'alloca' 'Ami_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%Ame_1 = alloca i32 1" [fips202.c:94]   --->   Operation 13 'alloca' 'Ame_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%Ama_1 = alloca i32 1" [fips202.c:94]   --->   Operation 14 'alloca' 'Ama_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%Aku_1 = alloca i32 1" [fips202.c:93]   --->   Operation 15 'alloca' 'Aku_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%Ako_1 = alloca i32 1" [fips202.c:93]   --->   Operation 16 'alloca' 'Ako_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%Aki_1 = alloca i32 1" [fips202.c:93]   --->   Operation 17 'alloca' 'Aki_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%Ake_1 = alloca i32 1" [fips202.c:93]   --->   Operation 18 'alloca' 'Ake_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%Aka_1 = alloca i32 1" [fips202.c:93]   --->   Operation 19 'alloca' 'Aka_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Agu_1 = alloca i32 1" [fips202.c:92]   --->   Operation 20 'alloca' 'Agu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%Ago_1 = alloca i32 1" [fips202.c:92]   --->   Operation 21 'alloca' 'Ago_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%Agi_1 = alloca i32 1" [fips202.c:92]   --->   Operation 22 'alloca' 'Agi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Age_1 = alloca i32 1" [fips202.c:92]   --->   Operation 23 'alloca' 'Age_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%Aga_1 = alloca i32 1" [fips202.c:92]   --->   Operation 24 'alloca' 'Aga_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Abu_1 = alloca i32 1" [fips202.c:91]   --->   Operation 25 'alloca' 'Abu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%Abo_1 = alloca i32 1" [fips202.c:91]   --->   Operation 26 'alloca' 'Abo_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Abi_1 = alloca i32 1" [fips202.c:91]   --->   Operation 27 'alloca' 'Abi_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%Abe_1 = alloca i32 1" [fips202.c:91]   --->   Operation 28 'alloca' 'Abe_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Aba_1 = alloca i32 1" [fips202.c:91]   --->   Operation 29 'alloca' 'Aba_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Asu_1 = alloca i32 1" [fips202.c:95]   --->   Operation 30 'alloca' 'Asu_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%round = alloca i32 1" [fips202.c:89]   --->   Operation 31 'alloca' 'round' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Aso_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Aso"   --->   Operation 32 'read' 'Aso_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Asi_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Asi"   --->   Operation 33 'read' 'Asi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Ase_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Ase"   --->   Operation 34 'read' 'Ase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Asa_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Asa"   --->   Operation 35 'read' 'Asa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Amu_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Amu"   --->   Operation 36 'read' 'Amu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Amo_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Amo"   --->   Operation 37 'read' 'Amo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%Ami_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Ami"   --->   Operation 38 'read' 'Ami_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Ame_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Ame"   --->   Operation 39 'read' 'Ame_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%Ama_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Ama"   --->   Operation 40 'read' 'Ama_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%Aku_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Aku"   --->   Operation 41 'read' 'Aku_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%Ako_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Ako"   --->   Operation 42 'read' 'Ako_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%Aki_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Aki"   --->   Operation 43 'read' 'Aki_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%Ake_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Ake"   --->   Operation 44 'read' 'Ake_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%Aka_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Aka"   --->   Operation 45 'read' 'Aka_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%Agu_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Agu"   --->   Operation 46 'read' 'Agu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%Ago_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Ago"   --->   Operation 47 'read' 'Ago_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%Agi_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Agi"   --->   Operation 48 'read' 'Agi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Age_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Age"   --->   Operation 49 'read' 'Age_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Aga_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Aga"   --->   Operation 50 'read' 'Aga_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%Abu_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Abu"   --->   Operation 51 'read' 'Abu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%Abo_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Abo"   --->   Operation 52 'read' 'Abo_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Abi_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Abi"   --->   Operation 53 'read' 'Abi_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Abe_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Abe"   --->   Operation 54 'read' 'Abe_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%Aba_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Aba"   --->   Operation 55 'read' 'Aba_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%Asu_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Asu"   --->   Operation 56 'read' 'Asu_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln89 = store i5 0, i5 %round" [fips202.c:89]   --->   Operation 57 'store' 'store_ln89' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Asu_read, i64 %Asu_1" [fips202.c:95]   --->   Operation 58 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Aba_read, i64 %Aba_1" [fips202.c:91]   --->   Operation 59 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abe_read, i64 %Abe_1" [fips202.c:91]   --->   Operation 60 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abi_read, i64 %Abi_1" [fips202.c:91]   --->   Operation 61 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abo_read, i64 %Abo_1" [fips202.c:91]   --->   Operation 62 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abu_read, i64 %Abu_1" [fips202.c:91]   --->   Operation 63 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Aga_read, i64 %Aga_1" [fips202.c:92]   --->   Operation 64 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Age_read, i64 %Age_1" [fips202.c:92]   --->   Operation 65 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Agi_read, i64 %Agi_1" [fips202.c:92]   --->   Operation 66 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Ago_read, i64 %Ago_1" [fips202.c:92]   --->   Operation 67 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Agu_read, i64 %Agu_1" [fips202.c:92]   --->   Operation 68 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Aka_read, i64 %Aka_1" [fips202.c:93]   --->   Operation 69 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Ake_read, i64 %Ake_1" [fips202.c:93]   --->   Operation 70 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Aki_read, i64 %Aki_1" [fips202.c:93]   --->   Operation 71 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Ako_read, i64 %Ako_1" [fips202.c:93]   --->   Operation 72 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Aku_read, i64 %Aku_1" [fips202.c:93]   --->   Operation 73 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Ama_read, i64 %Ama_1" [fips202.c:94]   --->   Operation 74 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Ame_read, i64 %Ame_1" [fips202.c:94]   --->   Operation 75 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Ami_read, i64 %Ami_1" [fips202.c:94]   --->   Operation 76 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Amo_read, i64 %Amo_1" [fips202.c:94]   --->   Operation 77 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Amu_read, i64 %Amu_1" [fips202.c:94]   --->   Operation 78 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Asa_read, i64 %Asa_1" [fips202.c:95]   --->   Operation 79 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Ase_read, i64 %Ase_1" [fips202.c:95]   --->   Operation 80 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Asi_read, i64 %Asi_1" [fips202.c:95]   --->   Operation 81 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Aso_read, i64 %Aso_1" [fips202.c:95]   --->   Operation 82 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 83 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%round_1 = load i5 %round" [fips202.c:131]   --->   Operation 84 'load' 'round_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.78ns)   --->   "%icmp_ln131 = icmp_ult  i5 %round_1, i5 24" [fips202.c:131]   --->   Operation 85 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln131 = br i1 %icmp_ln131, void %for.end.exitStub, void %for.inc.split" [fips202.c:131]   --->   Operation 86 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i5 %round_1" [fips202.c:131]   --->   Operation 87 'zext' 'zext_ln131' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstants_addr = getelementptr i64 %KeccakF_RoundConstants, i64 0, i64 %zext_ln131" [fips202.c:159]   --->   Operation 88 'getelementptr' 'KeccakF_RoundConstants_addr' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 89 [2/2] (3.25ns)   --->   "%KeccakF_RoundConstants_load = load i5 %KeccakF_RoundConstants_addr" [fips202.c:159]   --->   Operation 89 'load' 'KeccakF_RoundConstants_load' <Predicate = (icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i5.i32.i32, i5 %round_1, i32 1, i32 4" [fips202.c:254]   --->   Operation 90 'partselect' 'tmp_s' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln10 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_s, i1 1" [fips202.c:254]   --->   Operation 91 'bitconcatenate' 'or_ln10' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i5 %or_ln10" [fips202.c:254]   --->   Operation 92 'zext' 'zext_ln254' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%KeccakF_RoundConstants_addr_1 = getelementptr i64 %KeccakF_RoundConstants, i64 0, i64 %zext_ln254" [fips202.c:254]   --->   Operation 93 'getelementptr' 'KeccakF_RoundConstants_addr_1' <Predicate = (icmp_ln131)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (3.25ns)   --->   "%KeccakF_RoundConstants_load_1 = load i5 %KeccakF_RoundConstants_addr_1" [fips202.c:254]   --->   Operation 94 'load' 'KeccakF_RoundConstants_load_1' <Predicate = (icmp_ln131)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_1 : Operation 95 [1/1] (1.78ns)   --->   "%add_ln131 = add i5 %round_1, i5 2" [fips202.c:131]   --->   Operation 95 'add' 'add_ln131' <Predicate = (icmp_ln131)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (1.58ns)   --->   "%store_ln89 = store i5 %add_ln131, i5 %round" [fips202.c:89]   --->   Operation 96 'store' 'store_ln89' <Predicate = (icmp_ln131)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%Aso_1_load = load i64 %Aso_1" [fips202.c:205]   --->   Operation 97 'load' 'Aso_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%Asi_1_load = load i64 %Asi_1" [fips202.c:173]   --->   Operation 98 'load' 'Asi_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%Ase_1_load = load i64 %Ase_1" [fips202.c:221]   --->   Operation 99 'load' 'Ase_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%Asa_1_load = load i64 %Asa_1" [fips202.c:189]   --->   Operation 100 'load' 'Asa_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%Amu_1_load = load i64 %Amu_1" [fips202.c:187]   --->   Operation 101 'load' 'Amu_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%Amo_1_load = load i64 %Amo_1" [fips202.c:154]   --->   Operation 102 'load' 'Amo_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%Ami_1_load = load i64 %Ami_1" [fips202.c:203]   --->   Operation 103 'load' 'Ami_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%Ame_1_load = load i64 %Ame_1" [fips202.c:171]   --->   Operation 104 'load' 'Ame_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%Ama_1_load = load i64 %Ama_1" [fips202.c:219]   --->   Operation 105 'load' 'Ama_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%Aku_1_load = load i64 %Aku_1" [fips202.c:217]   --->   Operation 106 'load' 'Aku_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%Ako_1_load = load i64 %Ako_1" [fips202.c:185]   --->   Operation 107 'load' 'Ako_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%Aki_1_load = load i64 %Aki_1" [fips202.c:152]   --->   Operation 108 'load' 'Aki_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%Ake_1_load = load i64 %Ake_1" [fips202.c:201]   --->   Operation 109 'load' 'Ake_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%Aka_1_load = load i64 %Aka_1" [fips202.c:169]   --->   Operation 110 'load' 'Aka_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%Agu_1_load = load i64 %Agu_1" [fips202.c:167]   --->   Operation 111 'load' 'Agu_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%Ago_1_load = load i64 %Ago_1" [fips202.c:215]   --->   Operation 112 'load' 'Ago_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%Agi_1_load = load i64 %Agi_1" [fips202.c:183]   --->   Operation 113 'load' 'Agi_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%Age_1_load = load i64 %Age_1" [fips202.c:150]   --->   Operation 114 'load' 'Age_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%Aga_1_load = load i64 %Aga_1" [fips202.c:199]   --->   Operation 115 'load' 'Aga_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%Abu_1_load = load i64 %Abu_1" [fips202.c:197]   --->   Operation 116 'load' 'Abu_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%Abo_1_load = load i64 %Abo_1" [fips202.c:165]   --->   Operation 117 'load' 'Abo_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%Abi_1_load = load i64 %Abi_1" [fips202.c:213]   --->   Operation 118 'load' 'Abi_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%Abe_1_load = load i64 %Abe_1" [fips202.c:181]   --->   Operation 119 'load' 'Abe_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%Aba_1_load = load i64 %Aba_1" [fips202.c:148]   --->   Operation 120 'load' 'Aba_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%Asu_1_load = load i64 %Asu_1" [fips202.c:156]   --->   Operation 121 'load' 'Asu_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln135 = xor i64 %Aka_1_load, i64 %Ama_1_load" [fips202.c:135]   --->   Operation 122 'xor' 'xor_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln135_1 = xor i64 %Aba_1_load, i64 %xor_ln135" [fips202.c:135]   --->   Operation 123 'xor' 'xor_ln135_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node BCa)   --->   "%xor_ln135_2 = xor i64 %Aga_1_load, i64 %Asa_1_load" [fips202.c:135]   --->   Operation 124 'xor' 'xor_ln135_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCa = xor i64 %xor_ln135_2, i64 %xor_ln135_1" [fips202.c:135]   --->   Operation 125 'xor' 'BCa' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln136 = xor i64 %Ake_1_load, i64 %Ame_1_load" [fips202.c:136]   --->   Operation 126 'xor' 'xor_ln136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln136_1 = xor i64 %xor_ln136, i64 %Abe_1_load" [fips202.c:136]   --->   Operation 127 'xor' 'xor_ln136_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node BCe)   --->   "%xor_ln136_2 = xor i64 %Age_1_load, i64 %Ase_1_load" [fips202.c:136]   --->   Operation 128 'xor' 'xor_ln136_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCe = xor i64 %xor_ln136_2, i64 %xor_ln136_1" [fips202.c:136]   --->   Operation 129 'xor' 'BCe' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln137 = xor i64 %Aki_1_load, i64 %Ami_1_load" [fips202.c:137]   --->   Operation 130 'xor' 'xor_ln137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln137_1 = xor i64 %Agi_1_load, i64 %Asi_1_load" [fips202.c:137]   --->   Operation 131 'xor' 'xor_ln137_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node BCi)   --->   "%xor_ln137_2 = xor i64 %xor_ln137, i64 %xor_ln137_1" [fips202.c:137]   --->   Operation 132 'xor' 'xor_ln137_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCi = xor i64 %xor_ln137_2, i64 %Abi_1_load" [fips202.c:137]   --->   Operation 133 'xor' 'BCi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln138 = xor i64 %Ako_1_load, i64 %Amo_1_load" [fips202.c:138]   --->   Operation 134 'xor' 'xor_ln138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln138_1 = xor i64 %Ago_1_load, i64 %Aso_1_load" [fips202.c:138]   --->   Operation 135 'xor' 'xor_ln138_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node BCo)   --->   "%xor_ln138_2 = xor i64 %xor_ln138, i64 %xor_ln138_1" [fips202.c:138]   --->   Operation 136 'xor' 'xor_ln138_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCo = xor i64 %xor_ln138_2, i64 %Abo_1_load" [fips202.c:138]   --->   Operation 137 'xor' 'BCo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln139 = xor i64 %Agu_1_load, i64 %Aku_1_load" [fips202.c:139]   --->   Operation 138 'xor' 'xor_ln139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln139_1 = xor i64 %xor_ln139, i64 %Asu_1_load" [fips202.c:139]   --->   Operation 139 'xor' 'xor_ln139_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node BCu)   --->   "%xor_ln139_2 = xor i64 %Abu_1_load, i64 %Amu_1_load" [fips202.c:139]   --->   Operation 140 'xor' 'xor_ln139_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCu = xor i64 %xor_ln139_2, i64 %xor_ln139_1" [fips202.c:139]   --->   Operation 141 'xor' 'BCu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i64 %BCe" [fips202.c:142]   --->   Operation 142 'trunc' 'trunc_ln142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCe, i32 63" [fips202.c:142]   --->   Operation 143 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln142, i1 %tmp" [fips202.c:142]   --->   Operation 144 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.99ns)   --->   "%Da = xor i64 %or_ln, i64 %BCu" [fips202.c:142]   --->   Operation 145 'xor' 'Da' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i64 %BCi" [fips202.c:143]   --->   Operation 146 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCi, i32 63" [fips202.c:143]   --->   Operation 147 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln143, i1 %tmp_1" [fips202.c:143]   --->   Operation 148 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.99ns)   --->   "%De = xor i64 %or_ln1, i64 %BCa" [fips202.c:143]   --->   Operation 149 'xor' 'De' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i64 %BCo" [fips202.c:144]   --->   Operation 150 'trunc' 'trunc_ln144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCo, i32 63" [fips202.c:144]   --->   Operation 151 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln144, i1 %tmp_2" [fips202.c:144]   --->   Operation 152 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.99ns)   --->   "%Di = xor i64 %or_ln2, i64 %BCe" [fips202.c:144]   --->   Operation 153 'xor' 'Di' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %BCu" [fips202.c:145]   --->   Operation 154 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCu, i32 63" [fips202.c:145]   --->   Operation 155 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln145, i1 %tmp_3" [fips202.c:145]   --->   Operation 156 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.99ns)   --->   "%Do = xor i64 %BCi, i64 %or_ln3" [fips202.c:145]   --->   Operation 157 'xor' 'Do' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln146 = trunc i64 %BCa" [fips202.c:146]   --->   Operation 158 'trunc' 'trunc_ln146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCa, i32 63" [fips202.c:146]   --->   Operation 159 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln146, i1 %tmp_4" [fips202.c:146]   --->   Operation 160 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.99ns)   --->   "%Du = xor i64 %BCo, i64 %or_ln4" [fips202.c:146]   --->   Operation 161 'xor' 'Du' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.99ns)   --->   "%Aba_4 = xor i64 %Da, i64 %Aba_1_load" [fips202.c:148]   --->   Operation 162 'xor' 'Aba_4' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.99ns)   --->   "%Age_2 = xor i64 %De, i64 %Age_1_load" [fips202.c:150]   --->   Operation 163 'xor' 'Age_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i64 %Age_2" [fips202.c:151]   --->   Operation 164 'trunc' 'trunc_ln151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %Age_2, i32 20, i32 63" [fips202.c:151]   --->   Operation 165 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%BCe_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln151, i44 %lshr_ln" [fips202.c:151]   --->   Operation 166 'bitconcatenate' 'BCe_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.99ns)   --->   "%Aki_2 = xor i64 %Di, i64 %Aki_1_load" [fips202.c:152]   --->   Operation 167 'xor' 'Aki_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i64 %Aki_2" [fips202.c:153]   --->   Operation 168 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %Aki_2, i32 21, i32 63" [fips202.c:153]   --->   Operation 169 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%BCi_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln153, i43 %lshr_ln1" [fips202.c:153]   --->   Operation 170 'bitconcatenate' 'BCi_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.99ns)   --->   "%Amo_2 = xor i64 %Do, i64 %Amo_1_load" [fips202.c:154]   --->   Operation 171 'xor' 'Amo_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i64 %Amo_2" [fips202.c:155]   --->   Operation 172 'trunc' 'trunc_ln155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %Amo_2, i32 43, i32 63" [fips202.c:155]   --->   Operation 173 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%BCo_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln155, i21 %lshr_ln2" [fips202.c:155]   --->   Operation 174 'bitconcatenate' 'BCo_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.99ns)   --->   "%Asu_2 = xor i64 %Du, i64 %Asu_1_load" [fips202.c:156]   --->   Operation 175 'xor' 'Asu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln157 = trunc i64 %Asu_2" [fips202.c:157]   --->   Operation 176 'trunc' 'trunc_ln157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %Asu_2, i32 50, i32 63" [fips202.c:157]   --->   Operation 177 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%BCu_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln157, i14 %lshr_ln3" [fips202.c:157]   --->   Operation 178 'bitconcatenate' 'BCu_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/2] ( I:3.25ns O:3.25ns )   --->   "%KeccakF_RoundConstants_load = load i5 %KeccakF_RoundConstants_addr" [fips202.c:159]   --->   Operation 179 'load' 'KeccakF_RoundConstants_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_2 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln159 = xor i64 %BCe_1, i64 18446744073709551615" [fips202.c:159]   --->   Operation 180 'xor' 'xor_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%and_ln159 = and i64 %BCi_1, i64 %xor_ln159" [fips202.c:159]   --->   Operation 181 'and' 'and_ln159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node Eba)   --->   "%xor_ln159_1 = xor i64 %KeccakF_RoundConstants_load, i64 %Aba_4" [fips202.c:159]   --->   Operation 182 'xor' 'xor_ln159_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eba = xor i64 %xor_ln159_1, i64 %and_ln159" [fips202.c:159]   --->   Operation 183 'xor' 'Eba' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%xor_ln160 = xor i64 %BCi_1, i64 18446744073709551615" [fips202.c:160]   --->   Operation 184 'xor' 'xor_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node Ebe)   --->   "%and_ln160 = and i64 %BCo_1, i64 %xor_ln160" [fips202.c:160]   --->   Operation 185 'and' 'and_ln160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebe = xor i64 %and_ln160, i64 %BCe_1" [fips202.c:160]   --->   Operation 186 'xor' 'Ebe' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%xor_ln161 = xor i64 %BCo_1, i64 18446744073709551615" [fips202.c:161]   --->   Operation 187 'xor' 'xor_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node Ebi)   --->   "%and_ln161 = and i64 %BCu_1, i64 %xor_ln161" [fips202.c:161]   --->   Operation 188 'and' 'and_ln161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebi = xor i64 %BCi_1, i64 %and_ln161" [fips202.c:161]   --->   Operation 189 'xor' 'Ebi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%xor_ln162 = xor i64 %BCu_1, i64 18446744073709551615" [fips202.c:162]   --->   Operation 190 'xor' 'xor_ln162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node Ebo)   --->   "%and_ln162 = and i64 %Aba_4, i64 %xor_ln162" [fips202.c:162]   --->   Operation 191 'and' 'and_ln162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebo = xor i64 %and_ln162, i64 %BCo_1" [fips202.c:162]   --->   Operation 192 'xor' 'Ebo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%xor_ln163 = xor i64 %Aba_4, i64 18446744073709551615" [fips202.c:163]   --->   Operation 193 'xor' 'xor_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node Ebu)   --->   "%and_ln163 = and i64 %BCe_1, i64 %xor_ln163" [fips202.c:163]   --->   Operation 194 'and' 'and_ln163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ebu = xor i64 %and_ln163, i64 %BCu_1" [fips202.c:163]   --->   Operation 195 'xor' 'Ebu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.99ns)   --->   "%Abo_2 = xor i64 %Do, i64 %Abo_1_load" [fips202.c:165]   --->   Operation 196 'xor' 'Abo_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i64 %Abo_2" [fips202.c:166]   --->   Operation 197 'trunc' 'trunc_ln166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %Abo_2, i32 36, i32 63" [fips202.c:166]   --->   Operation 198 'partselect' 'lshr_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%BCa_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln166, i28 %lshr_ln4" [fips202.c:166]   --->   Operation 199 'bitconcatenate' 'BCa_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.99ns)   --->   "%Agu_2 = xor i64 %Du, i64 %Agu_1_load" [fips202.c:167]   --->   Operation 200 'xor' 'Agu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln168 = trunc i64 %Agu_2" [fips202.c:168]   --->   Operation 201 'trunc' 'trunc_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %Agu_2, i32 44, i32 63" [fips202.c:168]   --->   Operation 202 'partselect' 'lshr_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%BCe_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln168, i20 %lshr_ln5" [fips202.c:168]   --->   Operation 203 'bitconcatenate' 'BCe_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.99ns)   --->   "%Aka_2 = xor i64 %Da, i64 %Aka_1_load" [fips202.c:169]   --->   Operation 204 'xor' 'Aka_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%trunc_ln170 = trunc i64 %Aka_2" [fips202.c:170]   --->   Operation 205 'trunc' 'trunc_ln170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %Aka_2, i32 61, i32 63" [fips202.c:170]   --->   Operation 206 'partselect' 'lshr_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%BCi_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln170, i3 %lshr_ln6" [fips202.c:170]   --->   Operation 207 'bitconcatenate' 'BCi_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.99ns)   --->   "%Ame_2 = xor i64 %De, i64 %Ame_1_load" [fips202.c:171]   --->   Operation 208 'xor' 'Ame_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln172 = trunc i64 %Ame_2" [fips202.c:172]   --->   Operation 209 'trunc' 'trunc_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %Ame_2, i32 19, i32 63" [fips202.c:172]   --->   Operation 210 'partselect' 'lshr_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%BCo_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln172, i45 %lshr_ln7" [fips202.c:172]   --->   Operation 211 'bitconcatenate' 'BCo_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.99ns)   --->   "%Asi_2 = xor i64 %Di, i64 %Asi_1_load" [fips202.c:173]   --->   Operation 212 'xor' 'Asi_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i64 %Asi_2" [fips202.c:174]   --->   Operation 213 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%lshr_ln8 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %Asi_2, i32 3, i32 63" [fips202.c:174]   --->   Operation 214 'partselect' 'lshr_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%BCu_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln174, i61 %lshr_ln8" [fips202.c:174]   --->   Operation 215 'bitconcatenate' 'BCu_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%xor_ln175 = xor i64 %BCe_2, i64 18446744073709551615" [fips202.c:175]   --->   Operation 216 'xor' 'xor_ln175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node Ega)   --->   "%and_ln175 = and i64 %BCi_2, i64 %xor_ln175" [fips202.c:175]   --->   Operation 217 'and' 'and_ln175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ega = xor i64 %and_ln175, i64 %BCa_2" [fips202.c:175]   --->   Operation 218 'xor' 'Ega' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%xor_ln176 = xor i64 %BCi_2, i64 18446744073709551615" [fips202.c:176]   --->   Operation 219 'xor' 'xor_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node Ege)   --->   "%and_ln176 = and i64 %BCo_2, i64 %xor_ln176" [fips202.c:176]   --->   Operation 220 'and' 'and_ln176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ege = xor i64 %and_ln176, i64 %BCe_2" [fips202.c:176]   --->   Operation 221 'xor' 'Ege' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%xor_ln177 = xor i64 %BCo_2, i64 18446744073709551615" [fips202.c:177]   --->   Operation 222 'xor' 'xor_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node Egi)   --->   "%and_ln177 = and i64 %BCu_2, i64 %xor_ln177" [fips202.c:177]   --->   Operation 223 'and' 'and_ln177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.99ns) (out node of the LUT)   --->   "%Egi = xor i64 %and_ln177, i64 %BCi_2" [fips202.c:177]   --->   Operation 224 'xor' 'Egi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%xor_ln178 = xor i64 %BCu_2, i64 18446744073709551615" [fips202.c:178]   --->   Operation 225 'xor' 'xor_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node Ego)   --->   "%and_ln178 = and i64 %BCa_2, i64 %xor_ln178" [fips202.c:178]   --->   Operation 226 'and' 'and_ln178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ego = xor i64 %and_ln178, i64 %BCo_2" [fips202.c:178]   --->   Operation 227 'xor' 'Ego' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%xor_ln179 = xor i64 %BCa_2, i64 18446744073709551615" [fips202.c:179]   --->   Operation 228 'xor' 'xor_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node Egu)   --->   "%and_ln179 = and i64 %BCe_2, i64 %xor_ln179" [fips202.c:179]   --->   Operation 229 'and' 'and_ln179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.99ns) (out node of the LUT)   --->   "%Egu = xor i64 %BCu_2, i64 %and_ln179" [fips202.c:179]   --->   Operation 230 'xor' 'Egu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.99ns)   --->   "%Abe_2 = xor i64 %De, i64 %Abe_1_load" [fips202.c:181]   --->   Operation 231 'xor' 'Abe_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln182 = trunc i64 %Abe_2" [fips202.c:182]   --->   Operation 232 'trunc' 'trunc_ln182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %Abe_2, i32 63" [fips202.c:182]   --->   Operation 233 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%BCa_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln182, i1 %tmp_5" [fips202.c:182]   --->   Operation 234 'bitconcatenate' 'BCa_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.99ns)   --->   "%Agi_2 = xor i64 %Di, i64 %Agi_1_load" [fips202.c:183]   --->   Operation 235 'xor' 'Agi_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln184 = trunc i64 %Agi_2" [fips202.c:184]   --->   Operation 236 'trunc' 'trunc_ln184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %Agi_2, i32 58, i32 63" [fips202.c:184]   --->   Operation 237 'partselect' 'lshr_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%BCe_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln184, i6 %lshr_ln9" [fips202.c:184]   --->   Operation 238 'bitconcatenate' 'BCe_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.99ns)   --->   "%Ako_2 = xor i64 %Do, i64 %Ako_1_load" [fips202.c:185]   --->   Operation 239 'xor' 'Ako_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i64 %Ako_2" [fips202.c:186]   --->   Operation 240 'trunc' 'trunc_ln186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%lshr_ln10 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %Ako_2, i32 39, i32 63" [fips202.c:186]   --->   Operation 241 'partselect' 'lshr_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%BCi_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln186, i25 %lshr_ln10" [fips202.c:186]   --->   Operation 242 'bitconcatenate' 'BCi_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (0.99ns)   --->   "%Amu_2 = xor i64 %Du, i64 %Amu_1_load" [fips202.c:187]   --->   Operation 243 'xor' 'Amu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i64 %Amu_2" [fips202.c:188]   --->   Operation 244 'trunc' 'trunc_ln188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%lshr_ln11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %Amu_2, i32 56, i32 63" [fips202.c:188]   --->   Operation 245 'partselect' 'lshr_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%BCo_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln188, i8 %lshr_ln11" [fips202.c:188]   --->   Operation 246 'bitconcatenate' 'BCo_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.99ns)   --->   "%Asa_2 = xor i64 %Da, i64 %Asa_1_load" [fips202.c:189]   --->   Operation 247 'xor' 'Asa_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns)   --->   "%trunc_ln190 = trunc i64 %Asa_2" [fips202.c:190]   --->   Operation 248 'trunc' 'trunc_ln190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 249 [1/1] (0.00ns)   --->   "%lshr_ln12 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %Asa_2, i32 46, i32 63" [fips202.c:190]   --->   Operation 249 'partselect' 'lshr_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%BCu_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln190, i18 %lshr_ln12" [fips202.c:190]   --->   Operation 250 'bitconcatenate' 'BCu_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%xor_ln191 = xor i64 %BCe_3, i64 18446744073709551615" [fips202.c:191]   --->   Operation 251 'xor' 'xor_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node Eka)   --->   "%and_ln191 = and i64 %BCi_3, i64 %xor_ln191" [fips202.c:191]   --->   Operation 252 'and' 'and_ln191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eka = xor i64 %and_ln191, i64 %BCa_3" [fips202.c:191]   --->   Operation 253 'xor' 'Eka' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%xor_ln192 = xor i64 %BCi_3, i64 18446744073709551615" [fips202.c:192]   --->   Operation 254 'xor' 'xor_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node Eke)   --->   "%and_ln192 = and i64 %BCo_3, i64 %xor_ln192" [fips202.c:192]   --->   Operation 255 'and' 'and_ln192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eke = xor i64 %BCe_3, i64 %and_ln192" [fips202.c:192]   --->   Operation 256 'xor' 'Eke' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%xor_ln193 = xor i64 %BCo_3, i64 18446744073709551615" [fips202.c:193]   --->   Operation 257 'xor' 'xor_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node Eki)   --->   "%and_ln193 = and i64 %BCu_3, i64 %xor_ln193" [fips202.c:193]   --->   Operation 258 'and' 'and_ln193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eki = xor i64 %and_ln193, i64 %BCi_3" [fips202.c:193]   --->   Operation 259 'xor' 'Eki' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%xor_ln194 = xor i64 %BCu_3, i64 18446744073709551615" [fips202.c:194]   --->   Operation 260 'xor' 'xor_ln194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node Eko)   --->   "%and_ln194 = and i64 %BCa_3, i64 %xor_ln194" [fips202.c:194]   --->   Operation 261 'and' 'and_ln194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eko = xor i64 %and_ln194, i64 %BCo_3" [fips202.c:194]   --->   Operation 262 'xor' 'Eko' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%xor_ln195 = xor i64 %BCa_3, i64 18446744073709551615" [fips202.c:195]   --->   Operation 263 'xor' 'xor_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node Eku)   --->   "%and_ln195 = and i64 %BCe_3, i64 %xor_ln195" [fips202.c:195]   --->   Operation 264 'and' 'and_ln195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eku = xor i64 %and_ln195, i64 %BCu_3" [fips202.c:195]   --->   Operation 265 'xor' 'Eku' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.99ns)   --->   "%Abu_2 = xor i64 %Du, i64 %Abu_1_load" [fips202.c:197]   --->   Operation 266 'xor' 'Abu_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln198 = trunc i64 %Abu_2" [fips202.c:198]   --->   Operation 267 'trunc' 'trunc_ln198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%lshr_ln13 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %Abu_2, i32 37, i32 63" [fips202.c:198]   --->   Operation 268 'partselect' 'lshr_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%BCa_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln198, i27 %lshr_ln13" [fips202.c:198]   --->   Operation 269 'bitconcatenate' 'BCa_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.99ns)   --->   "%Aga_2 = xor i64 %Da, i64 %Aga_1_load" [fips202.c:199]   --->   Operation 270 'xor' 'Aga_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln200 = trunc i64 %Aga_2" [fips202.c:200]   --->   Operation 271 'trunc' 'trunc_ln200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.00ns)   --->   "%lshr_ln14 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %Aga_2, i32 28, i32 63" [fips202.c:200]   --->   Operation 272 'partselect' 'lshr_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%BCe_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln200, i36 %lshr_ln14" [fips202.c:200]   --->   Operation 273 'bitconcatenate' 'BCe_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.99ns)   --->   "%Ake_2 = xor i64 %De, i64 %Ake_1_load" [fips202.c:201]   --->   Operation 274 'xor' 'Ake_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i64 %Ake_2" [fips202.c:202]   --->   Operation 275 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 276 [1/1] (0.00ns)   --->   "%lshr_ln15 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %Ake_2, i32 54, i32 63" [fips202.c:202]   --->   Operation 276 'partselect' 'lshr_ln15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%BCi_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln202, i10 %lshr_ln15" [fips202.c:202]   --->   Operation 277 'bitconcatenate' 'BCi_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.99ns)   --->   "%Ami_2 = xor i64 %Di, i64 %Ami_1_load" [fips202.c:203]   --->   Operation 278 'xor' 'Ami_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i64 %Ami_2" [fips202.c:204]   --->   Operation 279 'trunc' 'trunc_ln204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%lshr_ln16 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %Ami_2, i32 49, i32 63" [fips202.c:204]   --->   Operation 280 'partselect' 'lshr_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%BCo_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln204, i15 %lshr_ln16" [fips202.c:204]   --->   Operation 281 'bitconcatenate' 'BCo_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.99ns)   --->   "%Aso_2 = xor i64 %Do, i64 %Aso_1_load" [fips202.c:205]   --->   Operation 282 'xor' 'Aso_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln206 = trunc i64 %Aso_2" [fips202.c:206]   --->   Operation 283 'trunc' 'trunc_ln206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%lshr_ln17 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %Aso_2, i32 8, i32 63" [fips202.c:206]   --->   Operation 284 'partselect' 'lshr_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns)   --->   "%BCu_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln206, i56 %lshr_ln17" [fips202.c:206]   --->   Operation 285 'bitconcatenate' 'BCu_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%xor_ln207 = xor i64 %BCe_4, i64 18446744073709551615" [fips202.c:207]   --->   Operation 286 'xor' 'xor_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node Ema)   --->   "%and_ln207 = and i64 %BCi_4, i64 %xor_ln207" [fips202.c:207]   --->   Operation 287 'and' 'and_ln207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ema = xor i64 %and_ln207, i64 %BCa_4" [fips202.c:207]   --->   Operation 288 'xor' 'Ema' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%xor_ln208 = xor i64 %BCi_4, i64 18446744073709551615" [fips202.c:208]   --->   Operation 289 'xor' 'xor_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node Eme)   --->   "%and_ln208 = and i64 %BCo_4, i64 %xor_ln208" [fips202.c:208]   --->   Operation 290 'and' 'and_ln208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eme = xor i64 %and_ln208, i64 %BCe_4" [fips202.c:208]   --->   Operation 291 'xor' 'Eme' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%xor_ln209 = xor i64 %BCo_4, i64 18446744073709551615" [fips202.c:209]   --->   Operation 292 'xor' 'xor_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node Emi)   --->   "%and_ln209 = and i64 %BCu_4, i64 %xor_ln209" [fips202.c:209]   --->   Operation 293 'and' 'and_ln209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emi = xor i64 %and_ln209, i64 %BCi_4" [fips202.c:209]   --->   Operation 294 'xor' 'Emi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%xor_ln210 = xor i64 %BCu_4, i64 18446744073709551615" [fips202.c:210]   --->   Operation 295 'xor' 'xor_ln210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node Emo)   --->   "%and_ln210 = and i64 %BCa_4, i64 %xor_ln210" [fips202.c:210]   --->   Operation 296 'and' 'and_ln210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emo = xor i64 %BCo_4, i64 %and_ln210" [fips202.c:210]   --->   Operation 297 'xor' 'Emo' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%xor_ln211 = xor i64 %BCa_4, i64 18446744073709551615" [fips202.c:211]   --->   Operation 298 'xor' 'xor_ln211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node Emu)   --->   "%and_ln211 = and i64 %BCe_4, i64 %xor_ln211" [fips202.c:211]   --->   Operation 299 'and' 'and_ln211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.99ns) (out node of the LUT)   --->   "%Emu = xor i64 %and_ln211, i64 %BCu_4" [fips202.c:211]   --->   Operation 300 'xor' 'Emu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.99ns)   --->   "%Abi_2 = xor i64 %Di, i64 %Abi_1_load" [fips202.c:213]   --->   Operation 301 'xor' 'Abi_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i64 %Abi_2" [fips202.c:214]   --->   Operation 302 'trunc' 'trunc_ln214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%lshr_ln18 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Abi_2, i32 2, i32 63" [fips202.c:214]   --->   Operation 303 'partselect' 'lshr_ln18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%BCa_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln214, i62 %lshr_ln18" [fips202.c:214]   --->   Operation 304 'bitconcatenate' 'BCa_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.99ns)   --->   "%Ago_2 = xor i64 %Do, i64 %Ago_1_load" [fips202.c:215]   --->   Operation 305 'xor' 'Ago_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln216 = trunc i64 %Ago_2" [fips202.c:216]   --->   Operation 306 'trunc' 'trunc_ln216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%lshr_ln19 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %Ago_2, i32 9, i32 63" [fips202.c:216]   --->   Operation 307 'partselect' 'lshr_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%BCe_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln216, i55 %lshr_ln19" [fips202.c:216]   --->   Operation 308 'bitconcatenate' 'BCe_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.99ns)   --->   "%Aku_2 = xor i64 %Du, i64 %Aku_1_load" [fips202.c:217]   --->   Operation 309 'xor' 'Aku_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%trunc_ln218 = trunc i64 %Aku_2" [fips202.c:218]   --->   Operation 310 'trunc' 'trunc_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%lshr_ln20 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %Aku_2, i32 25, i32 63" [fips202.c:218]   --->   Operation 311 'partselect' 'lshr_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%BCi_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln218, i39 %lshr_ln20" [fips202.c:218]   --->   Operation 312 'bitconcatenate' 'BCi_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.99ns)   --->   "%Ama_2 = xor i64 %Da, i64 %Ama_1_load" [fips202.c:219]   --->   Operation 313 'xor' 'Ama_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%trunc_ln220 = trunc i64 %Ama_2" [fips202.c:220]   --->   Operation 314 'trunc' 'trunc_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%lshr_ln21 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %Ama_2, i32 23, i32 63" [fips202.c:220]   --->   Operation 315 'partselect' 'lshr_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%BCo_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln220, i41 %lshr_ln21" [fips202.c:220]   --->   Operation 316 'bitconcatenate' 'BCo_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.99ns)   --->   "%Ase_2 = xor i64 %De, i64 %Ase_1_load" [fips202.c:221]   --->   Operation 317 'xor' 'Ase_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln222 = trunc i64 %Ase_2" [fips202.c:222]   --->   Operation 318 'trunc' 'trunc_ln222' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%lshr_ln22 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %Ase_2, i32 62, i32 63" [fips202.c:222]   --->   Operation 319 'partselect' 'lshr_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%BCu_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln222, i2 %lshr_ln22" [fips202.c:222]   --->   Operation 320 'bitconcatenate' 'BCu_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%xor_ln223 = xor i64 %BCe_5, i64 18446744073709551615" [fips202.c:223]   --->   Operation 321 'xor' 'xor_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node Esa)   --->   "%and_ln223 = and i64 %BCi_5, i64 %xor_ln223" [fips202.c:223]   --->   Operation 322 'and' 'and_ln223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esa = xor i64 %BCa_5, i64 %and_ln223" [fips202.c:223]   --->   Operation 323 'xor' 'Esa' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%xor_ln224 = xor i64 %BCi_5, i64 18446744073709551615" [fips202.c:224]   --->   Operation 324 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node Ese)   --->   "%and_ln224 = and i64 %BCo_5, i64 %xor_ln224" [fips202.c:224]   --->   Operation 325 'and' 'and_ln224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ese = xor i64 %and_ln224, i64 %BCe_5" [fips202.c:224]   --->   Operation 326 'xor' 'Ese' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%xor_ln225 = xor i64 %BCo_5, i64 18446744073709551615" [fips202.c:225]   --->   Operation 327 'xor' 'xor_ln225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node Esi)   --->   "%and_ln225 = and i64 %BCu_5, i64 %xor_ln225" [fips202.c:225]   --->   Operation 328 'and' 'and_ln225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esi = xor i64 %and_ln225, i64 %BCi_5" [fips202.c:225]   --->   Operation 329 'xor' 'Esi' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%xor_ln226 = xor i64 %BCu_5, i64 18446744073709551615" [fips202.c:226]   --->   Operation 330 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node Eso)   --->   "%and_ln226 = and i64 %BCa_5, i64 %xor_ln226" [fips202.c:226]   --->   Operation 331 'and' 'and_ln226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.99ns) (out node of the LUT)   --->   "%Eso = xor i64 %and_ln226, i64 %BCo_5" [fips202.c:226]   --->   Operation 332 'xor' 'Eso' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%xor_ln227 = xor i64 %BCa_5, i64 18446744073709551615" [fips202.c:227]   --->   Operation 333 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node Esu)   --->   "%and_ln227 = and i64 %BCe_5, i64 %xor_ln227" [fips202.c:227]   --->   Operation 334 'and' 'and_ln227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.99ns) (out node of the LUT)   --->   "%Esu = xor i64 %and_ln227, i64 %BCu_5" [fips202.c:227]   --->   Operation 335 'xor' 'Esu' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln230 = xor i64 %Esa, i64 %Eka" [fips202.c:230]   --->   Operation 336 'xor' 'xor_ln230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln230_1 = xor i64 %Ema, i64 %Eba" [fips202.c:230]   --->   Operation 337 'xor' 'xor_ln230_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node BCa_6)   --->   "%xor_ln230_2 = xor i64 %xor_ln230_1, i64 %Ega" [fips202.c:230]   --->   Operation 338 'xor' 'xor_ln230_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCa_6 = xor i64 %xor_ln230_2, i64 %xor_ln230" [fips202.c:230]   --->   Operation 339 'xor' 'BCa_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln231_1 = xor i64 %Ege, i64 %Ebe" [fips202.c:231]   --->   Operation 340 'xor' 'xor_ln231_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln231 = xor i64 %Eke, i64 %Eme" [fips202.c:231]   --->   Operation 341 'xor' 'xor_ln231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node BCe_6)   --->   "%xor_ln231_2 = xor i64 %xor_ln231, i64 %Ese" [fips202.c:231]   --->   Operation 342 'xor' 'xor_ln231_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCe_6 = xor i64 %xor_ln231_2, i64 %xor_ln231_1" [fips202.c:231]   --->   Operation 343 'xor' 'BCe_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln232_1 = xor i64 %Esi, i64 %Emi" [fips202.c:232]   --->   Operation 344 'xor' 'xor_ln232_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln232 = xor i64 %Ebi, i64 %Egi" [fips202.c:232]   --->   Operation 345 'xor' 'xor_ln232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node BCi_6)   --->   "%xor_ln232_2 = xor i64 %xor_ln232, i64 %Eki" [fips202.c:232]   --->   Operation 346 'xor' 'xor_ln232_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCi_6 = xor i64 %xor_ln232_2, i64 %xor_ln232_1" [fips202.c:232]   --->   Operation 347 'xor' 'BCi_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln233 = xor i64 %Eko, i64 %Ego" [fips202.c:233]   --->   Operation 348 'xor' 'xor_ln233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln233_1 = xor i64 %Ebo, i64 %Eso" [fips202.c:233]   --->   Operation 349 'xor' 'xor_ln233_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node BCo_6)   --->   "%xor_ln233_2 = xor i64 %xor_ln233_1, i64 %Emo" [fips202.c:233]   --->   Operation 350 'xor' 'xor_ln233_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCo_6 = xor i64 %xor_ln233_2, i64 %xor_ln233" [fips202.c:233]   --->   Operation 351 'xor' 'BCo_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln234 = xor i64 %Ebu, i64 %Esu" [fips202.c:234]   --->   Operation 352 'xor' 'xor_ln234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln234_1 = xor i64 %Egu, i64 %Eku" [fips202.c:234]   --->   Operation 353 'xor' 'xor_ln234_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node BCu_6)   --->   "%xor_ln234_2 = xor i64 %xor_ln234_1, i64 %Emu" [fips202.c:234]   --->   Operation 354 'xor' 'xor_ln234_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.99ns) (out node of the LUT)   --->   "%BCu_6 = xor i64 %xor_ln234_2, i64 %xor_ln234" [fips202.c:234]   --->   Operation 355 'xor' 'BCu_6' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns)   --->   "%trunc_ln237 = trunc i64 %BCe_6" [fips202.c:237]   --->   Operation 356 'trunc' 'trunc_ln237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCe_6, i32 63" [fips202.c:237]   --->   Operation 357 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns)   --->   "%or_ln5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln237, i1 %tmp_6" [fips202.c:237]   --->   Operation 358 'bitconcatenate' 'or_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 359 [1/1] (0.99ns)   --->   "%Da_1 = xor i64 %or_ln5, i64 %BCu_6" [fips202.c:237]   --->   Operation 359 'xor' 'Da_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln238 = trunc i64 %BCi_6" [fips202.c:238]   --->   Operation 360 'trunc' 'trunc_ln238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCi_6, i32 63" [fips202.c:238]   --->   Operation 361 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln238, i1 %tmp_7" [fips202.c:238]   --->   Operation 362 'bitconcatenate' 'or_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.99ns)   --->   "%De_1 = xor i64 %BCa_6, i64 %or_ln6" [fips202.c:238]   --->   Operation 363 'xor' 'De_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln239 = trunc i64 %BCo_6" [fips202.c:239]   --->   Operation 364 'trunc' 'trunc_ln239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCo_6, i32 63" [fips202.c:239]   --->   Operation 365 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.00ns)   --->   "%or_ln7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln239, i1 %tmp_8" [fips202.c:239]   --->   Operation 366 'bitconcatenate' 'or_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 367 [1/1] (0.99ns)   --->   "%Di_1 = xor i64 %or_ln7, i64 %BCe_6" [fips202.c:239]   --->   Operation 367 'xor' 'Di_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i64 %BCu_6" [fips202.c:240]   --->   Operation 368 'trunc' 'trunc_ln240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCu_6, i32 63" [fips202.c:240]   --->   Operation 369 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%or_ln8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln240, i1 %tmp_9" [fips202.c:240]   --->   Operation 370 'bitconcatenate' 'or_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.99ns)   --->   "%Do_1 = xor i64 %or_ln8, i64 %BCi_6" [fips202.c:240]   --->   Operation 371 'xor' 'Do_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i64 %BCa_6" [fips202.c:241]   --->   Operation 372 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %BCa_6, i32 63" [fips202.c:241]   --->   Operation 373 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln241, i1 %tmp_10" [fips202.c:241]   --->   Operation 374 'bitconcatenate' 'or_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.99ns)   --->   "%Du_1 = xor i64 %or_ln9, i64 %BCo_6" [fips202.c:241]   --->   Operation 375 'xor' 'Du_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.99ns)   --->   "%Eba_2 = xor i64 %Eba, i64 %Da_1" [fips202.c:243]   --->   Operation 376 'xor' 'Eba_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.99ns)   --->   "%Ege_1 = xor i64 %De_1, i64 %Ege" [fips202.c:245]   --->   Operation 377 'xor' 'Ege_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln246 = trunc i64 %Ege_1" [fips202.c:246]   --->   Operation 378 'trunc' 'trunc_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 379 [1/1] (0.00ns)   --->   "%lshr_ln23 = partselect i44 @_ssdm_op_PartSelect.i44.i64.i32.i32, i64 %Ege_1, i32 20, i32 63" [fips202.c:246]   --->   Operation 379 'partselect' 'lshr_ln23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.99ns)   --->   "%Eki_1 = xor i64 %Di_1, i64 %Eki" [fips202.c:247]   --->   Operation 380 'xor' 'Eki_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln248 = trunc i64 %Eki_1" [fips202.c:248]   --->   Operation 381 'trunc' 'trunc_ln248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns)   --->   "%lshr_ln24 = partselect i43 @_ssdm_op_PartSelect.i43.i64.i32.i32, i64 %Eki_1, i32 21, i32 63" [fips202.c:248]   --->   Operation 382 'partselect' 'lshr_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 383 [1/1] (0.99ns)   --->   "%Emo_1 = xor i64 %Do_1, i64 %Emo" [fips202.c:249]   --->   Operation 383 'xor' 'Emo_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i64 %Emo_1" [fips202.c:250]   --->   Operation 384 'trunc' 'trunc_ln250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.00ns)   --->   "%lshr_ln25 = partselect i21 @_ssdm_op_PartSelect.i21.i64.i32.i32, i64 %Emo_1, i32 43, i32 63" [fips202.c:250]   --->   Operation 385 'partselect' 'lshr_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/1] (0.99ns)   --->   "%Esu_1 = xor i64 %Du_1, i64 %Esu" [fips202.c:251]   --->   Operation 386 'xor' 'Esu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln252 = trunc i64 %Esu_1" [fips202.c:252]   --->   Operation 387 'trunc' 'trunc_ln252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (0.00ns)   --->   "%lshr_ln26 = partselect i14 @_ssdm_op_PartSelect.i14.i64.i32.i32, i64 %Esu_1, i32 50, i32 63" [fips202.c:252]   --->   Operation 388 'partselect' 'lshr_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 389 [1/2] ( I:3.25ns O:3.25ns )   --->   "%KeccakF_RoundConstants_load_1 = load i5 %KeccakF_RoundConstants_addr_1" [fips202.c:254]   --->   Operation 389 'load' 'KeccakF_RoundConstants_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 64> <Depth = 24> <ROM>
ST_2 : Operation 390 [1/1] (0.99ns)   --->   "%Ebo_1 = xor i64 %Do_1, i64 %Ebo" [fips202.c:260]   --->   Operation 390 'xor' 'Ebo_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln261 = trunc i64 %Ebo_1" [fips202.c:261]   --->   Operation 391 'trunc' 'trunc_ln261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns)   --->   "%lshr_ln27 = partselect i28 @_ssdm_op_PartSelect.i28.i64.i32.i32, i64 %Ebo_1, i32 36, i32 63" [fips202.c:261]   --->   Operation 392 'partselect' 'lshr_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.99ns)   --->   "%Egu_1 = xor i64 %Du_1, i64 %Egu" [fips202.c:262]   --->   Operation 393 'xor' 'Egu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i64 %Egu_1" [fips202.c:263]   --->   Operation 394 'trunc' 'trunc_ln263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 395 [1/1] (0.00ns)   --->   "%lshr_ln28 = partselect i20 @_ssdm_op_PartSelect.i20.i64.i32.i32, i64 %Egu_1, i32 44, i32 63" [fips202.c:263]   --->   Operation 395 'partselect' 'lshr_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.99ns)   --->   "%Eka_1 = xor i64 %Da_1, i64 %Eka" [fips202.c:264]   --->   Operation 396 'xor' 'Eka_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln265 = trunc i64 %Eka_1" [fips202.c:265]   --->   Operation 397 'trunc' 'trunc_ln265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 398 [1/1] (0.00ns)   --->   "%lshr_ln29 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %Eka_1, i32 61, i32 63" [fips202.c:265]   --->   Operation 398 'partselect' 'lshr_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.99ns)   --->   "%Eme_1 = xor i64 %De_1, i64 %Eme" [fips202.c:266]   --->   Operation 399 'xor' 'Eme_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln267 = trunc i64 %Eme_1" [fips202.c:267]   --->   Operation 400 'trunc' 'trunc_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns)   --->   "%lshr_ln30 = partselect i45 @_ssdm_op_PartSelect.i45.i64.i32.i32, i64 %Eme_1, i32 19, i32 63" [fips202.c:267]   --->   Operation 401 'partselect' 'lshr_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [1/1] (0.99ns)   --->   "%Esi_1 = xor i64 %Di_1, i64 %Esi" [fips202.c:268]   --->   Operation 402 'xor' 'Esi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i64 %Esi_1" [fips202.c:269]   --->   Operation 403 'trunc' 'trunc_ln269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.00ns)   --->   "%lshr_ln31 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %Esi_1, i32 3, i32 63" [fips202.c:269]   --->   Operation 404 'partselect' 'lshr_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 405 [1/1] (0.99ns)   --->   "%Ebe_1 = xor i64 %De_1, i64 %Ebe" [fips202.c:276]   --->   Operation 405 'xor' 'Ebe_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%trunc_ln277 = trunc i64 %Ebe_1" [fips202.c:277]   --->   Operation 406 'trunc' 'trunc_ln277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %Ebe_1, i32 63" [fips202.c:277]   --->   Operation 407 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.99ns)   --->   "%Egi_1 = xor i64 %Di_1, i64 %Egi" [fips202.c:278]   --->   Operation 408 'xor' 'Egi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln279 = trunc i64 %Egi_1" [fips202.c:279]   --->   Operation 409 'trunc' 'trunc_ln279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns)   --->   "%lshr_ln32 = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %Egi_1, i32 58, i32 63" [fips202.c:279]   --->   Operation 410 'partselect' 'lshr_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.99ns)   --->   "%Eko_1 = xor i64 %Do_1, i64 %Eko" [fips202.c:280]   --->   Operation 411 'xor' 'Eko_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln281 = trunc i64 %Eko_1" [fips202.c:281]   --->   Operation 412 'trunc' 'trunc_ln281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.00ns)   --->   "%lshr_ln33 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %Eko_1, i32 39, i32 63" [fips202.c:281]   --->   Operation 413 'partselect' 'lshr_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 414 [1/1] (0.99ns)   --->   "%Emu_1 = xor i64 %Du_1, i64 %Emu" [fips202.c:282]   --->   Operation 414 'xor' 'Emu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln283 = trunc i64 %Emu_1" [fips202.c:283]   --->   Operation 415 'trunc' 'trunc_ln283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%lshr_ln34 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %Emu_1, i32 56, i32 63" [fips202.c:283]   --->   Operation 416 'partselect' 'lshr_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.99ns)   --->   "%Esa_1 = xor i64 %Da_1, i64 %Esa" [fips202.c:284]   --->   Operation 417 'xor' 'Esa_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns)   --->   "%trunc_ln285 = trunc i64 %Esa_1" [fips202.c:285]   --->   Operation 418 'trunc' 'trunc_ln285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%lshr_ln35 = partselect i18 @_ssdm_op_PartSelect.i18.i64.i32.i32, i64 %Esa_1, i32 46, i32 63" [fips202.c:285]   --->   Operation 419 'partselect' 'lshr_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.99ns)   --->   "%Ebu_1 = xor i64 %Du_1, i64 %Ebu" [fips202.c:292]   --->   Operation 420 'xor' 'Ebu_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i64 %Ebu_1" [fips202.c:293]   --->   Operation 421 'trunc' 'trunc_ln293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%lshr_ln36 = partselect i27 @_ssdm_op_PartSelect.i27.i64.i32.i32, i64 %Ebu_1, i32 37, i32 63" [fips202.c:293]   --->   Operation 422 'partselect' 'lshr_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.99ns)   --->   "%Ega_1 = xor i64 %Da_1, i64 %Ega" [fips202.c:294]   --->   Operation 423 'xor' 'Ega_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln295 = trunc i64 %Ega_1" [fips202.c:295]   --->   Operation 424 'trunc' 'trunc_ln295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%lshr_ln37 = partselect i36 @_ssdm_op_PartSelect.i36.i64.i32.i32, i64 %Ega_1, i32 28, i32 63" [fips202.c:295]   --->   Operation 425 'partselect' 'lshr_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.99ns)   --->   "%Eke_1 = xor i64 %De_1, i64 %Eke" [fips202.c:296]   --->   Operation 426 'xor' 'Eke_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns)   --->   "%trunc_ln297 = trunc i64 %Eke_1" [fips202.c:297]   --->   Operation 427 'trunc' 'trunc_ln297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%lshr_ln38 = partselect i10 @_ssdm_op_PartSelect.i10.i64.i32.i32, i64 %Eke_1, i32 54, i32 63" [fips202.c:297]   --->   Operation 428 'partselect' 'lshr_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.99ns)   --->   "%Emi_1 = xor i64 %Di_1, i64 %Emi" [fips202.c:298]   --->   Operation 429 'xor' 'Emi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln299 = trunc i64 %Emi_1" [fips202.c:299]   --->   Operation 430 'trunc' 'trunc_ln299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns)   --->   "%lshr_ln39 = partselect i15 @_ssdm_op_PartSelect.i15.i64.i32.i32, i64 %Emi_1, i32 49, i32 63" [fips202.c:299]   --->   Operation 431 'partselect' 'lshr_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.99ns)   --->   "%Eso_1 = xor i64 %Do_1, i64 %Eso" [fips202.c:300]   --->   Operation 432 'xor' 'Eso_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln301 = trunc i64 %Eso_1" [fips202.c:301]   --->   Operation 433 'trunc' 'trunc_ln301' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 434 [1/1] (0.00ns)   --->   "%lshr_ln40 = partselect i56 @_ssdm_op_PartSelect.i56.i64.i32.i32, i64 %Eso_1, i32 8, i32 63" [fips202.c:301]   --->   Operation 434 'partselect' 'lshr_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.99ns)   --->   "%Ebi_1 = xor i64 %Di_1, i64 %Ebi" [fips202.c:308]   --->   Operation 435 'xor' 'Ebi_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns)   --->   "%trunc_ln309 = trunc i64 %Ebi_1" [fips202.c:309]   --->   Operation 436 'trunc' 'trunc_ln309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [1/1] (0.00ns)   --->   "%lshr_ln41 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %Ebi_1, i32 2, i32 63" [fips202.c:309]   --->   Operation 437 'partselect' 'lshr_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.99ns)   --->   "%Ego_1 = xor i64 %Do_1, i64 %Ego" [fips202.c:310]   --->   Operation 438 'xor' 'Ego_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln311 = trunc i64 %Ego_1" [fips202.c:311]   --->   Operation 439 'trunc' 'trunc_ln311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns)   --->   "%lshr_ln42 = partselect i55 @_ssdm_op_PartSelect.i55.i64.i32.i32, i64 %Ego_1, i32 9, i32 63" [fips202.c:311]   --->   Operation 440 'partselect' 'lshr_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 441 [1/1] (0.99ns)   --->   "%Eku_1 = xor i64 %Du_1, i64 %Eku" [fips202.c:312]   --->   Operation 441 'xor' 'Eku_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%trunc_ln313 = trunc i64 %Eku_1" [fips202.c:313]   --->   Operation 442 'trunc' 'trunc_ln313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.00ns)   --->   "%lshr_ln43 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %Eku_1, i32 25, i32 63" [fips202.c:313]   --->   Operation 443 'partselect' 'lshr_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 444 [1/1] (0.99ns)   --->   "%Ema_1 = xor i64 %Da_1, i64 %Ema" [fips202.c:314]   --->   Operation 444 'xor' 'Ema_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i64 %Ema_1" [fips202.c:315]   --->   Operation 445 'trunc' 'trunc_ln315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (0.00ns)   --->   "%lshr_ln44 = partselect i41 @_ssdm_op_PartSelect.i41.i64.i32.i32, i64 %Ema_1, i32 23, i32 63" [fips202.c:315]   --->   Operation 446 'partselect' 'lshr_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 447 [1/1] (0.99ns)   --->   "%Ese_1 = xor i64 %De_1, i64 %Ese" [fips202.c:316]   --->   Operation 447 'xor' 'Ese_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln317 = trunc i64 %Ese_1" [fips202.c:317]   --->   Operation 448 'trunc' 'trunc_ln317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns)   --->   "%lshr_ln45 = partselect i2 @_ssdm_op_PartSelect.i2.i64.i32.i32, i64 %Ese_1, i32 62, i32 63" [fips202.c:317]   --->   Operation 449 'partselect' 'lshr_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%Aso_1_load_1 = load i64 %Aso_1"   --->   Operation 579 'load' 'Aso_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%Asi_1_load_1 = load i64 %Asi_1"   --->   Operation 580 'load' 'Asi_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.00ns)   --->   "%Ase_1_load_1 = load i64 %Ase_1"   --->   Operation 581 'load' 'Ase_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 582 [1/1] (0.00ns)   --->   "%Asa_1_load_1 = load i64 %Asa_1"   --->   Operation 582 'load' 'Asa_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%Amu_1_load_1 = load i64 %Amu_1"   --->   Operation 583 'load' 'Amu_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%Amo_1_load_1 = load i64 %Amo_1"   --->   Operation 584 'load' 'Amo_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns)   --->   "%Ami_1_load_1 = load i64 %Ami_1"   --->   Operation 585 'load' 'Ami_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 586 [1/1] (0.00ns)   --->   "%Ame_1_load_1 = load i64 %Ame_1"   --->   Operation 586 'load' 'Ame_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 587 [1/1] (0.00ns)   --->   "%Ama_1_load_1 = load i64 %Ama_1"   --->   Operation 587 'load' 'Ama_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 588 [1/1] (0.00ns)   --->   "%Aku_1_load_1 = load i64 %Aku_1"   --->   Operation 588 'load' 'Aku_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns)   --->   "%Ako_1_load_1 = load i64 %Ako_1"   --->   Operation 589 'load' 'Ako_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 590 [1/1] (0.00ns)   --->   "%Aki_1_load_1 = load i64 %Aki_1"   --->   Operation 590 'load' 'Aki_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 591 [1/1] (0.00ns)   --->   "%Ake_1_load_1 = load i64 %Ake_1"   --->   Operation 591 'load' 'Ake_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 592 [1/1] (0.00ns)   --->   "%Aka_1_load_1 = load i64 %Aka_1"   --->   Operation 592 'load' 'Aka_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 593 [1/1] (0.00ns)   --->   "%Agu_1_load_1 = load i64 %Agu_1"   --->   Operation 593 'load' 'Agu_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 594 [1/1] (0.00ns)   --->   "%Ago_1_load_1 = load i64 %Ago_1"   --->   Operation 594 'load' 'Ago_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%Agi_1_load_1 = load i64 %Agi_1"   --->   Operation 595 'load' 'Agi_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%Age_1_load_1 = load i64 %Age_1"   --->   Operation 596 'load' 'Age_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.00ns)   --->   "%Aga_1_load_1 = load i64 %Aga_1"   --->   Operation 597 'load' 'Aga_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 598 [1/1] (0.00ns)   --->   "%Abu_1_load_1 = load i64 %Abu_1"   --->   Operation 598 'load' 'Abu_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%Abo_1_load_1 = load i64 %Abo_1"   --->   Operation 599 'load' 'Abo_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%Abi_1_load_1 = load i64 %Abi_1"   --->   Operation 600 'load' 'Abi_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns)   --->   "%Abe_1_load_1 = load i64 %Abe_1"   --->   Operation 601 'load' 'Abe_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 602 [1/1] (0.00ns)   --->   "%Aba_1_load_1 = load i64 %Aba_1"   --->   Operation 602 'load' 'Aba_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 603 [1/1] (0.00ns)   --->   "%Asu_1_load_1 = load i64 %Asu_1"   --->   Operation 603 'load' 'Asu_1_load_1' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 604 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Asu_4_out, i64 %Asu_1_load_1"   --->   Operation 604 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 605 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Aba_5_out, i64 %Aba_1_load_1"   --->   Operation 605 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Abe_4_out, i64 %Abe_1_load_1"   --->   Operation 606 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 607 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Abi_4_out, i64 %Abi_1_load_1"   --->   Operation 607 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 608 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Abo_4_out, i64 %Abo_1_load_1"   --->   Operation 608 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 609 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Abu_4_out, i64 %Abu_1_load_1"   --->   Operation 609 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 610 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Aga_4_out, i64 %Aga_1_load_1"   --->   Operation 610 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Age_4_out, i64 %Age_1_load_1"   --->   Operation 611 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Agi_4_out, i64 %Agi_1_load_1"   --->   Operation 612 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Ago_4_out, i64 %Ago_1_load_1"   --->   Operation 613 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 614 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Agu_4_out, i64 %Agu_1_load_1"   --->   Operation 614 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Aka_4_out, i64 %Aka_1_load_1"   --->   Operation 615 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Ake_4_out, i64 %Ake_1_load_1"   --->   Operation 616 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Aki_4_out, i64 %Aki_1_load_1"   --->   Operation 617 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 618 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Ako_4_out, i64 %Ako_1_load_1"   --->   Operation 618 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 619 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Aku_4_out, i64 %Aku_1_load_1"   --->   Operation 619 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 620 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Ama_4_out, i64 %Ama_1_load_1"   --->   Operation 620 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 621 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Ame_4_out, i64 %Ame_1_load_1"   --->   Operation 621 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 622 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Ami_4_out, i64 %Ami_1_load_1"   --->   Operation 622 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Amo_4_out, i64 %Amo_1_load_1"   --->   Operation 623 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 624 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Amu_4_out, i64 %Amu_1_load_1"   --->   Operation 624 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 625 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Asa_4_out, i64 %Asa_1_load_1"   --->   Operation 625 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 626 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Ase_03_out, i64 %Ase_1_load_1"   --->   Operation 626 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Asi_02_out, i64 %Asi_1_load_1"   --->   Operation 627 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %Aso_01_out, i64 %Aso_1_load_1"   --->   Operation 628 'write' 'write_ln0' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 629 'ret' 'ret_ln0' <Predicate = (!icmp_ln131)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.57>
ST_3 : Operation 450 [1/1] (0.00ns)   --->   "%specpipeline_ln132 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [fips202.c:132]   --->   Operation 450 'specpipeline' 'specpipeline_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 451 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [fips202.c:95]   --->   Operation 451 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [fips202.c:131]   --->   Operation 452 'specloopname' 'specloopname_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.00ns)   --->   "%BCe_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i20.i44, i20 %trunc_ln246, i44 %lshr_ln23" [fips202.c:246]   --->   Operation 453 'bitconcatenate' 'BCe_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 454 [1/1] (0.00ns)   --->   "%BCi_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i21.i43, i21 %trunc_ln248, i43 %lshr_ln24" [fips202.c:248]   --->   Operation 454 'bitconcatenate' 'BCi_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 455 [1/1] (0.00ns)   --->   "%BCo_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i43.i21, i43 %trunc_ln250, i21 %lshr_ln25" [fips202.c:250]   --->   Operation 455 'bitconcatenate' 'BCo_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 456 [1/1] (0.00ns)   --->   "%BCu_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i50.i14, i50 %trunc_ln252, i14 %lshr_ln26" [fips202.c:252]   --->   Operation 456 'bitconcatenate' 'BCu_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%xor_ln254 = xor i64 %BCe_7, i64 18446744073709551615" [fips202.c:254]   --->   Operation 457 'xor' 'xor_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%and_ln254 = and i64 %BCi_7, i64 %xor_ln254" [fips202.c:254]   --->   Operation 458 'and' 'and_ln254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node Aba_3)   --->   "%xor_ln254_1 = xor i64 %KeccakF_RoundConstants_load_1, i64 %Eba_2" [fips202.c:254]   --->   Operation 459 'xor' 'xor_ln254_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aba_3 = xor i64 %xor_ln254_1, i64 %and_ln254" [fips202.c:254]   --->   Operation 460 'xor' 'Aba_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node Abe_3)   --->   "%xor_ln255 = xor i64 %BCi_7, i64 18446744073709551615" [fips202.c:255]   --->   Operation 461 'xor' 'xor_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node Abe_3)   --->   "%and_ln255 = and i64 %BCo_7, i64 %xor_ln255" [fips202.c:255]   --->   Operation 462 'and' 'and_ln255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abe_3 = xor i64 %BCe_7, i64 %and_ln255" [fips202.c:255]   --->   Operation 463 'xor' 'Abe_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node Abi_3)   --->   "%xor_ln256 = xor i64 %BCo_7, i64 18446744073709551615" [fips202.c:256]   --->   Operation 464 'xor' 'xor_ln256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node Abi_3)   --->   "%and_ln256 = and i64 %BCu_7, i64 %xor_ln256" [fips202.c:256]   --->   Operation 465 'and' 'and_ln256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abi_3 = xor i64 %and_ln256, i64 %BCi_7" [fips202.c:256]   --->   Operation 466 'xor' 'Abi_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node Abo_3)   --->   "%xor_ln257 = xor i64 %BCu_7, i64 18446744073709551615" [fips202.c:257]   --->   Operation 467 'xor' 'xor_ln257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node Abo_3)   --->   "%and_ln257 = and i64 %Eba_2, i64 %xor_ln257" [fips202.c:257]   --->   Operation 468 'and' 'and_ln257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 469 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abo_3 = xor i64 %and_ln257, i64 %BCo_7" [fips202.c:257]   --->   Operation 469 'xor' 'Abo_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node Abu_3)   --->   "%xor_ln258 = xor i64 %Eba_2, i64 18446744073709551615" [fips202.c:258]   --->   Operation 470 'xor' 'xor_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node Abu_3)   --->   "%and_ln258 = and i64 %BCe_7, i64 %xor_ln258" [fips202.c:258]   --->   Operation 471 'and' 'and_ln258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.99ns) (out node of the LUT)   --->   "%Abu_3 = xor i64 %BCu_7, i64 %and_ln258" [fips202.c:258]   --->   Operation 472 'xor' 'Abu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%BCa_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i36.i28, i36 %trunc_ln261, i28 %lshr_ln27" [fips202.c:261]   --->   Operation 473 'bitconcatenate' 'BCa_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.00ns)   --->   "%BCe_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i44.i20, i44 %trunc_ln263, i20 %lshr_ln28" [fips202.c:263]   --->   Operation 474 'bitconcatenate' 'BCe_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 475 [1/1] (0.00ns)   --->   "%BCi_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i61.i3, i61 %trunc_ln265, i3 %lshr_ln29" [fips202.c:265]   --->   Operation 475 'bitconcatenate' 'BCi_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 476 [1/1] (0.00ns)   --->   "%BCo_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i19.i45, i19 %trunc_ln267, i45 %lshr_ln30" [fips202.c:267]   --->   Operation 476 'bitconcatenate' 'BCo_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 477 [1/1] (0.00ns)   --->   "%BCu_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i3.i61, i3 %trunc_ln269, i61 %lshr_ln31" [fips202.c:269]   --->   Operation 477 'bitconcatenate' 'BCu_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node Aga_3)   --->   "%xor_ln270 = xor i64 %BCe_8, i64 18446744073709551615" [fips202.c:270]   --->   Operation 478 'xor' 'xor_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node Aga_3)   --->   "%and_ln270 = and i64 %BCi_8, i64 %xor_ln270" [fips202.c:270]   --->   Operation 479 'and' 'and_ln270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aga_3 = xor i64 %and_ln270, i64 %BCa_8" [fips202.c:270]   --->   Operation 480 'xor' 'Aga_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node Age_3)   --->   "%xor_ln271 = xor i64 %BCi_8, i64 18446744073709551615" [fips202.c:271]   --->   Operation 481 'xor' 'xor_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node Age_3)   --->   "%and_ln271 = and i64 %BCo_8, i64 %xor_ln271" [fips202.c:271]   --->   Operation 482 'and' 'and_ln271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.99ns) (out node of the LUT)   --->   "%Age_3 = xor i64 %BCe_8, i64 %and_ln271" [fips202.c:271]   --->   Operation 483 'xor' 'Age_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node Agi_3)   --->   "%xor_ln272 = xor i64 %BCo_8, i64 18446744073709551615" [fips202.c:272]   --->   Operation 484 'xor' 'xor_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node Agi_3)   --->   "%and_ln272 = and i64 %BCu_8, i64 %xor_ln272" [fips202.c:272]   --->   Operation 485 'and' 'and_ln272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 486 [1/1] (0.99ns) (out node of the LUT)   --->   "%Agi_3 = xor i64 %and_ln272, i64 %BCi_8" [fips202.c:272]   --->   Operation 486 'xor' 'Agi_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node Ago_3)   --->   "%xor_ln273 = xor i64 %BCu_8, i64 18446744073709551615" [fips202.c:273]   --->   Operation 487 'xor' 'xor_ln273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node Ago_3)   --->   "%and_ln273 = and i64 %BCa_8, i64 %xor_ln273" [fips202.c:273]   --->   Operation 488 'and' 'and_ln273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ago_3 = xor i64 %BCo_8, i64 %and_ln273" [fips202.c:273]   --->   Operation 489 'xor' 'Ago_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node Agu_3)   --->   "%xor_ln274 = xor i64 %BCa_8, i64 18446744073709551615" [fips202.c:274]   --->   Operation 490 'xor' 'xor_ln274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node Agu_3)   --->   "%and_ln274 = and i64 %BCe_8, i64 %xor_ln274" [fips202.c:274]   --->   Operation 491 'and' 'and_ln274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 492 [1/1] (0.99ns) (out node of the LUT)   --->   "%Agu_3 = xor i64 %and_ln274, i64 %BCu_8" [fips202.c:274]   --->   Operation 492 'xor' 'Agu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns)   --->   "%BCa_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %trunc_ln277, i1 %tmp_11" [fips202.c:277]   --->   Operation 493 'bitconcatenate' 'BCa_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 494 [1/1] (0.00ns)   --->   "%BCe_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i58.i6, i58 %trunc_ln279, i6 %lshr_ln32" [fips202.c:279]   --->   Operation 494 'bitconcatenate' 'BCe_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 495 [1/1] (0.00ns)   --->   "%BCi_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i39.i25, i39 %trunc_ln281, i25 %lshr_ln33" [fips202.c:281]   --->   Operation 495 'bitconcatenate' 'BCi_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%BCo_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i8, i56 %trunc_ln283, i8 %lshr_ln34" [fips202.c:283]   --->   Operation 496 'bitconcatenate' 'BCo_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.00ns)   --->   "%BCu_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i46.i18, i46 %trunc_ln285, i18 %lshr_ln35" [fips202.c:285]   --->   Operation 497 'bitconcatenate' 'BCu_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node Aka_3)   --->   "%xor_ln286 = xor i64 %BCe_9, i64 18446744073709551615" [fips202.c:286]   --->   Operation 498 'xor' 'xor_ln286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node Aka_3)   --->   "%and_ln286 = and i64 %BCi_9, i64 %xor_ln286" [fips202.c:286]   --->   Operation 499 'and' 'and_ln286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aka_3 = xor i64 %BCa_9, i64 %and_ln286" [fips202.c:286]   --->   Operation 500 'xor' 'Aka_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node Ake_3)   --->   "%xor_ln287 = xor i64 %BCi_9, i64 18446744073709551615" [fips202.c:287]   --->   Operation 501 'xor' 'xor_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node Ake_3)   --->   "%and_ln287 = and i64 %BCo_9, i64 %xor_ln287" [fips202.c:287]   --->   Operation 502 'and' 'and_ln287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ake_3 = xor i64 %and_ln287, i64 %BCe_9" [fips202.c:287]   --->   Operation 503 'xor' 'Ake_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node Aki_3)   --->   "%xor_ln288 = xor i64 %BCo_9, i64 18446744073709551615" [fips202.c:288]   --->   Operation 504 'xor' 'xor_ln288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node Aki_3)   --->   "%and_ln288 = and i64 %BCu_9, i64 %xor_ln288" [fips202.c:288]   --->   Operation 505 'and' 'and_ln288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aki_3 = xor i64 %and_ln288, i64 %BCi_9" [fips202.c:288]   --->   Operation 506 'xor' 'Aki_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node Ako_3)   --->   "%xor_ln289 = xor i64 %BCu_9, i64 18446744073709551615" [fips202.c:289]   --->   Operation 507 'xor' 'xor_ln289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node Ako_3)   --->   "%and_ln289 = and i64 %BCa_9, i64 %xor_ln289" [fips202.c:289]   --->   Operation 508 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ako_3 = xor i64 %BCo_9, i64 %and_ln289" [fips202.c:289]   --->   Operation 509 'xor' 'Ako_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node Aku_3)   --->   "%xor_ln290 = xor i64 %BCa_9, i64 18446744073709551615" [fips202.c:290]   --->   Operation 510 'xor' 'xor_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node Aku_3)   --->   "%and_ln290 = and i64 %BCe_9, i64 %xor_ln290" [fips202.c:290]   --->   Operation 511 'and' 'and_ln290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aku_3 = xor i64 %and_ln290, i64 %BCu_9" [fips202.c:290]   --->   Operation 512 'xor' 'Aku_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 513 [1/1] (0.00ns)   --->   "%BCa_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i37.i27, i37 %trunc_ln293, i27 %lshr_ln36" [fips202.c:293]   --->   Operation 513 'bitconcatenate' 'BCa_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 514 [1/1] (0.00ns)   --->   "%BCe_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i28.i36, i28 %trunc_ln295, i36 %lshr_ln37" [fips202.c:295]   --->   Operation 514 'bitconcatenate' 'BCe_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 515 [1/1] (0.00ns)   --->   "%BCi_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 %trunc_ln297, i10 %lshr_ln38" [fips202.c:297]   --->   Operation 515 'bitconcatenate' 'BCi_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 516 [1/1] (0.00ns)   --->   "%BCo_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i49.i15, i49 %trunc_ln299, i15 %lshr_ln39" [fips202.c:299]   --->   Operation 516 'bitconcatenate' 'BCo_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%BCu_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %trunc_ln301, i56 %lshr_ln40" [fips202.c:301]   --->   Operation 517 'bitconcatenate' 'BCu_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node Ama_3)   --->   "%xor_ln302 = xor i64 %BCe_10, i64 18446744073709551615" [fips202.c:302]   --->   Operation 518 'xor' 'xor_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node Ama_3)   --->   "%and_ln302 = and i64 %BCi_10, i64 %xor_ln302" [fips202.c:302]   --->   Operation 519 'and' 'and_ln302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ama_3 = xor i64 %BCa_10, i64 %and_ln302" [fips202.c:302]   --->   Operation 520 'xor' 'Ama_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node Ame_3)   --->   "%xor_ln303 = xor i64 %BCi_10, i64 18446744073709551615" [fips202.c:303]   --->   Operation 521 'xor' 'xor_ln303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node Ame_3)   --->   "%and_ln303 = and i64 %BCo_10, i64 %xor_ln303" [fips202.c:303]   --->   Operation 522 'and' 'and_ln303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ame_3 = xor i64 %and_ln303, i64 %BCe_10" [fips202.c:303]   --->   Operation 523 'xor' 'Ame_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node Ami_3)   --->   "%xor_ln304 = xor i64 %BCo_10, i64 18446744073709551615" [fips202.c:304]   --->   Operation 524 'xor' 'xor_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node Ami_3)   --->   "%and_ln304 = and i64 %BCu_10, i64 %xor_ln304" [fips202.c:304]   --->   Operation 525 'and' 'and_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ami_3 = xor i64 %BCi_10, i64 %and_ln304" [fips202.c:304]   --->   Operation 526 'xor' 'Ami_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node Amo_3)   --->   "%xor_ln305 = xor i64 %BCu_10, i64 18446744073709551615" [fips202.c:305]   --->   Operation 527 'xor' 'xor_ln305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node Amo_3)   --->   "%and_ln305 = and i64 %BCa_10, i64 %xor_ln305" [fips202.c:305]   --->   Operation 528 'and' 'and_ln305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 529 [1/1] (0.99ns) (out node of the LUT)   --->   "%Amo_3 = xor i64 %and_ln305, i64 %BCo_10" [fips202.c:305]   --->   Operation 529 'xor' 'Amo_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node Amu_3)   --->   "%xor_ln306 = xor i64 %BCa_10, i64 18446744073709551615" [fips202.c:306]   --->   Operation 530 'xor' 'xor_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node Amu_3)   --->   "%and_ln306 = and i64 %BCe_10, i64 %xor_ln306" [fips202.c:306]   --->   Operation 531 'and' 'and_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.99ns) (out node of the LUT)   --->   "%Amu_3 = xor i64 %and_ln306, i64 %BCu_10" [fips202.c:306]   --->   Operation 532 'xor' 'Amu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.00ns)   --->   "%BCa_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i2.i62, i2 %trunc_ln309, i62 %lshr_ln41" [fips202.c:309]   --->   Operation 533 'bitconcatenate' 'BCa_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%BCe_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i9.i55, i9 %trunc_ln311, i55 %lshr_ln42" [fips202.c:311]   --->   Operation 534 'bitconcatenate' 'BCe_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.00ns)   --->   "%BCi_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i25.i39, i25 %trunc_ln313, i39 %lshr_ln43" [fips202.c:313]   --->   Operation 535 'bitconcatenate' 'BCi_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 536 [1/1] (0.00ns)   --->   "%BCo_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i23.i41, i23 %trunc_ln315, i41 %lshr_ln44" [fips202.c:315]   --->   Operation 536 'bitconcatenate' 'BCo_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 537 [1/1] (0.00ns)   --->   "%BCu_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i62.i2, i62 %trunc_ln317, i2 %lshr_ln45" [fips202.c:317]   --->   Operation 537 'bitconcatenate' 'BCu_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node Asa_3)   --->   "%xor_ln318 = xor i64 %BCe_11, i64 18446744073709551615" [fips202.c:318]   --->   Operation 538 'xor' 'xor_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node Asa_3)   --->   "%and_ln318 = and i64 %BCi_11, i64 %xor_ln318" [fips202.c:318]   --->   Operation 539 'and' 'and_ln318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.99ns) (out node of the LUT)   --->   "%Asa_3 = xor i64 %and_ln318, i64 %BCa_11" [fips202.c:318]   --->   Operation 540 'xor' 'Asa_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node Ase_3)   --->   "%xor_ln319 = xor i64 %BCi_11, i64 18446744073709551615" [fips202.c:319]   --->   Operation 541 'xor' 'xor_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node Ase_3)   --->   "%and_ln319 = and i64 %BCo_11, i64 %xor_ln319" [fips202.c:319]   --->   Operation 542 'and' 'and_ln319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.99ns) (out node of the LUT)   --->   "%Ase_3 = xor i64 %and_ln319, i64 %BCe_11" [fips202.c:319]   --->   Operation 543 'xor' 'Ase_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node Asi_3)   --->   "%xor_ln320 = xor i64 %BCo_11, i64 18446744073709551615" [fips202.c:320]   --->   Operation 544 'xor' 'xor_ln320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node Asi_3)   --->   "%and_ln320 = and i64 %BCu_11, i64 %xor_ln320" [fips202.c:320]   --->   Operation 545 'and' 'and_ln320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 546 [1/1] (0.99ns) (out node of the LUT)   --->   "%Asi_3 = xor i64 %BCi_11, i64 %and_ln320" [fips202.c:320]   --->   Operation 546 'xor' 'Asi_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node Aso_3)   --->   "%xor_ln321 = xor i64 %BCu_11, i64 18446744073709551615" [fips202.c:321]   --->   Operation 547 'xor' 'xor_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node Aso_3)   --->   "%and_ln321 = and i64 %BCa_11, i64 %xor_ln321" [fips202.c:321]   --->   Operation 548 'and' 'and_ln321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.99ns) (out node of the LUT)   --->   "%Aso_3 = xor i64 %and_ln321, i64 %BCo_11" [fips202.c:321]   --->   Operation 549 'xor' 'Aso_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node Asu_3)   --->   "%xor_ln322 = xor i64 %BCa_11, i64 18446744073709551615" [fips202.c:322]   --->   Operation 550 'xor' 'xor_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node Asu_3)   --->   "%and_ln322 = and i64 %BCe_11, i64 %xor_ln322" [fips202.c:322]   --->   Operation 551 'and' 'and_ln322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.99ns) (out node of the LUT)   --->   "%Asu_3 = xor i64 %BCu_11, i64 %and_ln322" [fips202.c:322]   --->   Operation 552 'xor' 'Asu_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Asu_3, i64 %Asu_1" [fips202.c:95]   --->   Operation 553 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 554 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Aba_3, i64 %Aba_1" [fips202.c:91]   --->   Operation 554 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 555 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abe_3, i64 %Abe_1" [fips202.c:91]   --->   Operation 555 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 556 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abi_3, i64 %Abi_1" [fips202.c:91]   --->   Operation 556 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 557 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abo_3, i64 %Abo_1" [fips202.c:91]   --->   Operation 557 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 558 [1/1] (1.58ns)   --->   "%store_ln91 = store i64 %Abu_3, i64 %Abu_1" [fips202.c:91]   --->   Operation 558 'store' 'store_ln91' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 559 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Aga_3, i64 %Aga_1" [fips202.c:92]   --->   Operation 559 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 560 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Age_3, i64 %Age_1" [fips202.c:92]   --->   Operation 560 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 561 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Agi_3, i64 %Agi_1" [fips202.c:92]   --->   Operation 561 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 562 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Ago_3, i64 %Ago_1" [fips202.c:92]   --->   Operation 562 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 563 [1/1] (1.58ns)   --->   "%store_ln92 = store i64 %Agu_3, i64 %Agu_1" [fips202.c:92]   --->   Operation 563 'store' 'store_ln92' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 564 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Aka_3, i64 %Aka_1" [fips202.c:93]   --->   Operation 564 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 565 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Ake_3, i64 %Ake_1" [fips202.c:93]   --->   Operation 565 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 566 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Aki_3, i64 %Aki_1" [fips202.c:93]   --->   Operation 566 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 567 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Ako_3, i64 %Ako_1" [fips202.c:93]   --->   Operation 567 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 568 [1/1] (1.58ns)   --->   "%store_ln93 = store i64 %Aku_3, i64 %Aku_1" [fips202.c:93]   --->   Operation 568 'store' 'store_ln93' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 569 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Ama_3, i64 %Ama_1" [fips202.c:94]   --->   Operation 569 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 570 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Ame_3, i64 %Ame_1" [fips202.c:94]   --->   Operation 570 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 571 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Ami_3, i64 %Ami_1" [fips202.c:94]   --->   Operation 571 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 572 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Amo_3, i64 %Amo_1" [fips202.c:94]   --->   Operation 572 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 573 [1/1] (1.58ns)   --->   "%store_ln94 = store i64 %Amu_3, i64 %Amu_1" [fips202.c:94]   --->   Operation 573 'store' 'store_ln94' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 574 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Asa_3, i64 %Asa_1" [fips202.c:95]   --->   Operation 574 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 575 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Ase_3, i64 %Ase_1" [fips202.c:95]   --->   Operation 575 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 576 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Asi_3, i64 %Asi_1" [fips202.c:95]   --->   Operation 576 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 577 [1/1] (1.58ns)   --->   "%store_ln95 = store i64 %Aso_3, i64 %Aso_1" [fips202.c:95]   --->   Operation 577 'store' 'store_ln95' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln131 = br void %for.inc" [fips202.c:131]   --->   Operation 578 'br' 'br_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.956ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln89', fips202.c:89) of constant 0 on local variable 'round', fips202.c:89 [103]  (1.588 ns)
	'load' operation 5 bit ('round', fips202.c:131) on local variable 'round', fips202.c:89 [131]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln131', fips202.c:131) [132]  (1.780 ns)
	'store' operation 0 bit ('store_ln89', fips202.c:89) of variable 'add_ln131', fips202.c:131 on local variable 'round', fips202.c:89 [598]  (1.588 ns)

 <State 2>: 7.214ns
The critical path consists of the following:
	'load' operation 64 bit ('KeccakF_RoundConstants_load', fips202.c:159) on array 'KeccakF_RoundConstants' [222]  (3.254 ns)
	'xor' operation 64 bit ('xor_ln159_1', fips202.c:159) [225]  (0.000 ns)
	'xor' operation 64 bit ('Eba', fips202.c:159) [226]  (0.990 ns)
	'xor' operation 64 bit ('xor_ln230_1', fips202.c:230) [380]  (0.000 ns)
	'xor' operation 64 bit ('xor_ln230_2', fips202.c:230) [381]  (0.000 ns)
	'xor' operation 64 bit ('BCa', fips202.c:230) [382]  (0.990 ns)
	'xor' operation 64 bit ('De', fips202.c:238) [406]  (0.990 ns)
	'xor' operation 64 bit ('Ege', fips202.c:245) [420]  (0.990 ns)

 <State 3>: 2.578ns
The critical path consists of the following:
	'xor' operation 64 bit ('xor_ln322', fips202.c:322) [594]  (0.000 ns)
	'and' operation 64 bit ('and_ln322', fips202.c:322) [595]  (0.000 ns)
	'xor' operation 64 bit ('Asu', fips202.c:322) [596]  (0.990 ns)
	'store' operation 0 bit ('store_ln95', fips202.c:95) of variable 'Asu', fips202.c:322 on local variable 'Asu', fips202.c:95 [599]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
