// Seed: 1698565401
module module_0 (
    id_1
);
  output tri id_1;
  assign module_2.id_7 = 0;
  assign id_1 = 1'b0;
  assign id_1 = -1 == 1;
endmodule
macromodule module_1 (
    input wor id_0,
    input tri0 id_1,
    output wor id_2,
    output uwire id_3
    , id_8,
    output tri1 id_4,
    output wor id_5,
    output supply0 id_6
);
  assign id_5 = -1;
  module_0 modCall_1 (id_8);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd23
) (
    input wor id_0,
    input tri _id_1,
    input tri0 id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output tri id_6,
    input wand id_7,
    input tri0 id_8,
    input uwire id_9,
    output tri id_10,
    input wire id_11,
    input supply1 id_12
);
  logic [id_1 : 1] id_14;
  wire id_15;
  assign id_10 = 1;
  module_0 modCall_1 (id_14);
endmodule
