
---------- Begin Simulation Statistics ----------
final_tick                               359104406148500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  41534                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805516                       # Number of bytes of host memory used
host_op_rate                                    70094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   240.77                       # Real time elapsed on the host
host_tick_rate                               41111462                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009898                       # Number of seconds simulated
sim_ticks                                  9898308500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189019                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        380553                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1373136                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           38                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77111                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1409543                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1023200                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1373136                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       349936                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1510916                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49304                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19803                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6494433                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4466434                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77201                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1446899                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3111310                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19297922                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.874515                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.256975                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15869584     82.23%     82.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       883684      4.58%     86.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       142717      0.74%     87.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219598      1.14%     88.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       389826      2.02%     90.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       213047      1.10%     91.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        79284      0.41%     92.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        53283      0.28%     92.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1446899      7.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19297922                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.979660                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.979660                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      15489146                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20919027                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1183736                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2153528                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77480                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        831482                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3225519                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15621                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369671                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1261                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1510916                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1749623                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17838734                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16665                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           68                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13134373                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           85                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3263                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154960                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076322                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1815746                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1072504                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.663466                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19735376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.127910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.538767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15955776     80.85%     80.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           280038      1.42%     82.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           217104      1.10%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227064      1.15%     84.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327051      1.66%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           389319      1.97%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           496709      2.52%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           109291      0.55%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1733024      8.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19735376                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14836059                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8827089                       # number of floating regfile writes
system.switch_cpus.idleCycles                   61221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87526                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1168774                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.960000                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3706600                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369596                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         8119423                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3314767                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           28                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6805                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       433532                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19984672                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3337004                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141230                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19004733                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          85043                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        654029                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77480                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        790352                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32368                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55673                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          355                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          204                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       571578                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       113132                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30115                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57411                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24095760                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18663640                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596653                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14376812                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.942770                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18697178                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17308053                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8269395                       # number of integer regfile writes
system.switch_cpus.ipc                       0.505137                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.505137                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39179      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8799357     45.96%     46.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          204      0.00%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            88      0.00%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967756      5.05%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449828      7.57%     58.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.79% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35270      0.18%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317309      6.88%     65.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15455      0.08%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409217      7.36%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352309      7.06%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1405650      7.34%     87.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       331842      1.73%     89.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1976549     10.32%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45944      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19145965                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9281218                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18358699                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8915663                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9730595                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              357693                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018682                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          105537     29.50%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.50% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61787     17.27%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     46.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84273     23.56%     70.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22989      6.43%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.77% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3238      0.91%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          38568     10.78%     88.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          6108      1.71%     90.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35114      9.82%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           79      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10183261                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     40083525                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9747977                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13362619                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19984588                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19145965                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           84                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3108233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        57227                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4321156                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19735376                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.970134                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.861561                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13854412     70.20%     70.20% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1545863      7.83%     78.03% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1077530      5.46%     83.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       899182      4.56%     88.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       798104      4.04%     92.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       558600      2.83%     94.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       472598      2.39%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       306204      1.55%     98.87% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       222883      1.13%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19735376                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.967134                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1750024                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   438                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        58520                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20426                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3314767                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       433532                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6180056                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19796597                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12714577                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1477077                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1533889                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         639451                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        188574                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49604960                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20547921                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23809970                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2574077                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         462453                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77480                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2835349                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4395472                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15650086                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19481292                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4410495                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37838661                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40413722                       # The number of ROB writes
system.switch_cpus.timesIdled                     633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205701                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        68622                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       412890                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          68622                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             182576                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17327                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171692                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8957                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        182577                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       572086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       572086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 572086                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13367040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13367040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13367040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            191534                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  191534    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              191534                       # Request fanout histogram
system.membus.reqLayer2.occupancy           486845500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1026177250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9898308500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38308                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          482                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          367327                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10044                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10044                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           944                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196201                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       617707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620077                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        91264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14542336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               14633600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          200416                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1108928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           407605                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168354                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.374181                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 338983     83.16%     83.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  68622     16.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             407605                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          227905500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309360000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1413000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           61                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        15593                       # number of demand (read+write) hits
system.l2.demand_hits::total                    15654                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           61                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        15593                       # number of overall hits
system.l2.overall_hits::total                   15654                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          881                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       190649                       # number of demand (read+write) misses
system.l2.demand_misses::total                 191535                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          881                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       190649                       # number of overall misses
system.l2.overall_misses::total                191535                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     76900500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  16135883500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16212784000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     76900500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  16135883500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16212784000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206242                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207189                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206242                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207189                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.935244                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.924395                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.924446                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.935244                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.924395                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.924446                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87287.741203                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84636.601818                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84646.586786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87287.741203                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84636.601818                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84646.586786                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17327                       # number of writebacks
system.l2.writebacks::total                     17327                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       190649                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            191530                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       190649                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           191530                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     68090500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  14229413500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14297504000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     68090500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  14229413500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14297504000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.935244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.924395                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.924422                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.935244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.924395                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.924422                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77287.741203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74636.706723                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74648.900955                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77287.741203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74636.706723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74648.900955                       # average overall mshr miss latency
system.l2.replacements                         200416                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        20981                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            20981                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        20981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        20981                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          482                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              482                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          482                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          482                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        57225                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         57225                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1087                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1087                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8957                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8957                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    739800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     739800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.891776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.891776                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82594.618734                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82594.618734                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8957                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    650230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    650230000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.891776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.891776                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72594.618734                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72594.618734                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 61                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     76900500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     76900500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.935244                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.935381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87287.741203                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87090.033975                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     68090500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     68090500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.935244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.933263                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77287.741203                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77287.741203                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        14506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       181692                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          181695                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15396083500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15396083500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196198                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.926064                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.926066                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84737.266913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84735.867800                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       181692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       181692                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13579183500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13579183500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.926064                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.926050                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74737.376990                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74737.376990                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.134622                       # Cycle average of tags in use
system.l2.tags.total_refs                      352606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    200416                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.759371                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      91.142286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.011452                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.035963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.120574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1938.824347                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.044503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.003477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.946692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994695                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1495                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1854024                       # Number of tag accesses
system.l2.tags.data_accesses                  1854024                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        56384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12201408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12258112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1108928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1108928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       190647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              191533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        17327                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              17327                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             12932                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5696327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1232676068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1238404723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        12932                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5696327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5709258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112032071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112032071                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112032071                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12932                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5696327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1232676068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1350436794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     17327.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    190427.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000573658500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1057                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1057                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              383237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16278                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191529                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17327                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191529                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17327                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10899                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             14157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13534                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10561                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1351                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              775                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2801312500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  956540000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6388337500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14642.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33392.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   138040                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11726                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                191529                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17327                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19230                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        58845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.880517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.078648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.786289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27443     46.64%     46.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14491     24.63%     71.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5673      9.64%     80.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3371      5.73%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1857      3.16%     89.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1277      2.17%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          953      1.62%     93.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          598      1.02%     94.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3182      5.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        58845                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     180.986755                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.834705                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    403.152515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           888     84.01%     84.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           35      3.31%     87.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           60      5.68%     93.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           28      2.65%     95.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           16      1.51%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           16      1.51%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            2      0.19%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.28%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.28%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            3      0.28%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            2      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1057                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.355087                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.848288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              868     82.12%     82.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               21      1.99%     84.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              135     12.77%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               27      2.55%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.47%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1057                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12243712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1107776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12257856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1108928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1236.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1238.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.66                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9898221000                       # Total gap between requests
system.mem_ctrls.avgGap                      47392.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        56384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12187328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1107776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5696326.801695461385                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1231253602.572601318359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111915687.412652373314                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       190648                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        17327                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     31809250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6356528250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 235809550250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36105.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33341.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13609369.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            173651940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             92290605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           607542600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           41572080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     781207440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4388956680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        104953440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6190174785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.377031                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    235137500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    330460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9332701000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            246544200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            131026170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           758396520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           48780900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     781207440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4385297280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        108040800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6459293310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        652.565366                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    241344750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    330460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9326493750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9898298500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1748416                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1748426                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1748416                       # number of overall hits
system.cpu.icache.overall_hits::total         1748426                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1207                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1209                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1207                       # number of overall misses
system.cpu.icache.overall_misses::total          1209                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     96232999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     96232999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     96232999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     96232999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1749623                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1749635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1749623                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1749635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000690                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000691                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000690                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000691                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 79729.079536                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79597.186931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 79729.079536                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79597.186931                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          229                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          482                       # number of writebacks
system.cpu.icache.writebacks::total               482                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          265                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          265                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          265                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          265                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          942                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          942                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          942                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          942                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     78975999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     78975999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     78975999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     78975999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000538                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000538                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000538                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000538                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 83838.640127                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83838.640127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 83838.640127                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83838.640127                       # average overall mshr miss latency
system.cpu.icache.replacements                    482                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1748416                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1748426                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1207                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1209                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     96232999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     96232999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1749623                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1749635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000690                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000691                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 79729.079536                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79597.186931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          942                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     78975999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     78975999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 83838.640127                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83838.640127                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008815                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              833634                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               482                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1729.531120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008760                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3500214                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3500214                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2656902                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2656903                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2656902                       # number of overall hits
system.cpu.dcache.overall_hits::total         2656903                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       817364                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         817367                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       817364                       # number of overall misses
system.cpu.dcache.overall_misses::total        817367                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  57090536107                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  57090536107                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  57090536107                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  57090536107                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3474266                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3474270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3474266                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3474270                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.235262                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.235263                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.235262                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.235263                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69847.138003                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69846.881642                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69847.138003                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69846.881642                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1667247                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33722                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.440929                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        20981                       # number of writebacks
system.cpu.dcache.writebacks::total             20981                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       611122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       611122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       611122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       611122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206242                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206242                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206242                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16621505107                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16621505107                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16621505107                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16621505107                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059363                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059363                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059363                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059363                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80592.241672                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80592.241672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80592.241672                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80592.241672                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205219                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2346574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2346575                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       807240                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        807243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  56308830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56308830000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3153814                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3153818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255957                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69754.756950                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69754.497716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       611038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       611038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196202                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15854963500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15854963500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062211                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80809.387774                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80809.387774                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310328                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10124                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    781706107                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    781706107                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031593                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77213.167424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77213.167424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           84                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10040                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10040                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    766541607                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    766541607                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031331                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76348.765637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76348.765637                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104406148500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.028145                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2777332                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205219                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.533503                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.028144                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000027                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7154783                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7154783                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359134390907500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52252                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806308                       # Number of bytes of host memory used
host_op_rate                                    88264                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   765.52                       # Real time elapsed on the host
host_tick_rate                               39168933                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029985                       # Number of seconds simulated
sim_ticks                                 29984759000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       577869                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1155808                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4262202                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       238296                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4324351                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3112665                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4262202                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1149537                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4649097                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          152551                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        65798                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19963135                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13611650                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       238300                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4336693                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9350046                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     58526664                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.866136                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.246262                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     48199566     82.35%     82.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2658934      4.54%     86.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       454323      0.78%     87.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       685351      1.17%     88.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1157455      1.98%     90.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       629139      1.07%     91.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       237041      0.41%     92.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       168162      0.29%     92.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4336693      7.41%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     58526664                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.998984                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.998984                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      47039883                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62944780                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3561878                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6530768                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         239215                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2471333                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9672955                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51085                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1214474                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4592                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4649097                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5265825                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              54149574                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52216                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39582335                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           11                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          239                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          478430                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                 25                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.077524                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5453917                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3265216                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.660041                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59843077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.121672                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.533674                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         48430765     80.93%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           839607      1.40%     82.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           678391      1.13%     83.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           709720      1.19%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1017981      1.70%     86.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1129590      1.89%     88.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1438248      2.40%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340824      0.57%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5257951      8.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59843077                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42752376                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25406401                       # number of floating regfile writes
system.switch_cpus.idleCycles                  126441                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       268480                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3565567                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.950192                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11242191                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1214142                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24975094                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9974317                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           29                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21876                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1425191                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     60031215                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      10028049                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       437453                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56982575                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         258130                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2059187                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         239215                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2472224                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        98997                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       191918                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          966                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1138                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1171                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1702368                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       366605                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1138                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        90994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       177486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72190194                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55947873                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596847                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43086531                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.932939                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56052858                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53299759                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25682771                       # number of integer regfile writes
system.switch_cpus.ipc                       0.500254                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.500254                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115184      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27065991     47.14%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          870      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           254      0.00%     47.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2767334      4.82%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.16% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165824      7.26%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101448      0.18%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795974      6.61%     66.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44894      0.08%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058409      7.07%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896949      6.79%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4475113      7.79%     87.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1100760      1.92%     89.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5690678      9.91%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140320      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57420034                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26736907                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52872891                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25667124                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27859963                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1095703                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019082                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          339957     31.03%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179895     16.42%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248198     22.65%     70.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            4      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        67621      6.17%     76.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.27% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9897      0.90%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         125093     11.42%     88.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20663      1.89%     90.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       103985      9.49%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          390      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31663646                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    123088720                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30280749                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41511425                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60031126                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57420034                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           89                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9339149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       182769                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13434715                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59843077                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.959510                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.854336                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     42217283     70.55%     70.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4627888      7.73%     78.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3233265      5.40%     83.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2682371      4.48%     88.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2390539      3.99%     92.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1677104      2.80%     94.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1423686      2.38%     97.34% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       938817      1.57%     98.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       652124      1.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59843077                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.957487                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5265841                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    17                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       190947                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        84667                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9974317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1425191                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18793247                       # number of misc regfile reads
system.switch_cpus.numCycles                 59969518                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        38892681                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4388687                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4605593                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1782864                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        541019                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149797535                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61791987                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71688772                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7773657                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1402768                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         239215                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8331931                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13305624                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45035968                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60277043                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13132593                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            114232089                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121403288                       # The number of ROB writes
system.switch_cpus.timesIdled                    1447                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       628803                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       208516                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1257607                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         208516                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29984759000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             550350                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        56735                       # Transaction distribution
system.membus.trans_dist::CleanEvict           521134                       # Transaction distribution
system.membus.trans_dist::ReadExReq             27590                       # Transaction distribution
system.membus.trans_dist::ReadExResp            27590                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        550349                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1733748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1733748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1733748                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     40619200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     40619200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40619200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            577939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  577939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              577939                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1495223000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3096479250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29984759000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29984759000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29984759000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29984759000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            597750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       125479                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2182                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1114884                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31056                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2185                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595563                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6552                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1879861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1886413                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       279488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     44503360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44782848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          613742                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3631040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1242546                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.167814                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.373701                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1034030     83.22%     83.22% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 208516     16.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1242546                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          699729500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         939931500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3277999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29984759000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          344                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        50522                       # number of demand (read+write) hits
system.l2.demand_hits::total                    50866                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          344                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        50522                       # number of overall hits
system.l2.overall_hits::total                   50866                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1841                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       576097                       # number of demand (read+write) misses
system.l2.demand_misses::total                 577938                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1841                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       576097                       # number of overall misses
system.l2.overall_misses::total                577938                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    161360000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  48907067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      49068427000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    161360000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  48907067000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     49068427000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2185                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626619                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               628804                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2185                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626619                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              628804                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.842563                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.919374                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.919107                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.842563                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.919374                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.919107                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 87648.017382                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84893.806078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84902.579515                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 87648.017382                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84893.806078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84902.579515                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               56735                       # number of writebacks
system.l2.writebacks::total                     56735                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       576097                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            577938                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       576097                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           577938                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    142950000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  43146077000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43289027000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    142950000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  43146077000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43289027000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.842563                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.919374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.919107                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.842563                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.919374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.919107                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 77648.017382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74893.771361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74902.544910                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 77648.017382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74893.771361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74902.544910                       # average overall mshr miss latency
system.l2.replacements                         613742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        68744                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            68744                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        68744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        68744                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2182                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2182                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2182                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2182                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       172643                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        172643                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         3466                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3466                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        27590                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               27590                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2287918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2287918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31056                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.888395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.888395                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82925.643349                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82925.643349                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        27590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          27590                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2012018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2012018500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.888395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.888395                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72925.643349                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72925.643349                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    161360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    161360000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.842563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.842563                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 87648.017382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87648.017382                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1841                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    142950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142950000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.842563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.842563                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 77648.017382                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77648.017382                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        47056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             47056                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       548507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          548507                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  46619148500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  46619148500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.920989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84992.805014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84992.805014                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       548507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       548507                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  41134058500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  41134058500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.920989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.920989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74992.768552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74992.768552                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29984759000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     1088023                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    615790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.766873                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.522679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.555344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1945.921976                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.047618                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002224                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.950157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1338                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5644170                       # Number of tag accesses
system.l2.tags.data_accesses                  5644170                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29984759000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       117824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     36870336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           36988160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       117824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        117824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3631040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3631040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       576099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              577940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        56735                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              56735                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      3929463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1229635896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1233565359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      3929463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3929463                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      121096188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            121096188                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      121096188                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      3929463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1229635896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1354661547                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     56735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    575461.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000549676500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3464                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3464                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1158555                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              53324                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      577939                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      56735                       # Number of write requests accepted
system.mem_ctrls.readBursts                    577939                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    56735                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    637                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             44195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             44129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             42332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             42373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             42449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             41545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            28656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4237                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2616                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8592477500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2886510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19416890000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14883.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33633.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   413581                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   37899                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.64                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                577939                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                56735                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  310915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  187290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       182539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    222.293055                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.016395                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.080310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84577     46.33%     46.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46067     25.24%     71.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18344     10.05%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10593      5.80%     87.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5365      2.94%     90.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3839      2.10%     92.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2932      1.61%     94.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1679      0.92%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9143      5.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       182539                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3464                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     166.155889                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.085216                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    354.114498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2926     84.47%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          100      2.89%     87.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          243      7.02%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           65      1.88%     96.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           51      1.47%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           29      0.84%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           23      0.66%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           14      0.40%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            6      0.17%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.03%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            3      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3464                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3464                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.374711                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.353289                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.869083                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2862     82.62%     82.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               76      2.19%     84.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              386     11.14%     95.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              115      3.32%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               21      0.61%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3464                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               36947328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40768                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3630208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                36988096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3631040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1232.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       121.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1233.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    121.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.95                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29984694500                       # Total gap between requests
system.mem_ctrls.avgGap                      47244.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       117824                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     36829504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3630208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 3929462.964834901504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1228274137.537673711777                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 121068440.136537373066                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       576098                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        56735                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     67013750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  19349876250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 730968294750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     36400.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33587.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12883904.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            544582080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            289440855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1845033120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          138465720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2366978640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13275136410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        335085120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18794721945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        626.809171                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    754831000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1001260000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28228668000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            758782080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            403294650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2276903160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          157623120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2366978640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13287543600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        324636960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19575762210                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        652.857080                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    724599750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1001260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  28258899250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    39883057500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7011456                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7011466                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7011456                       # number of overall hits
system.cpu.icache.overall_hits::total         7011466                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         3992                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         3992                       # number of overall misses
system.cpu.icache.overall_misses::total          3994                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    300439999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    300439999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    300439999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    300439999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7015448                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7015460                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7015448                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7015460                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000569                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000569                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75260.520792                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75222.834001                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75260.520792                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75222.834001                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          648                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2664                       # number of writebacks
system.cpu.icache.writebacks::total              2664                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          865                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          865                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          865                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          865                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3127                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3127                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3127                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3127                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    247283999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    247283999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    247283999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    247283999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000446                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000446                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79080.268308                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79080.268308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79080.268308                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79080.268308                       # average overall mshr miss latency
system.cpu.icache.replacements                   2664                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7011456                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7011466                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         3992                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3994                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    300439999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    300439999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7015448                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7015460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75260.520792                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75222.834001                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          865                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          865                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3127                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    247283999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    247283999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79080.268308                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79080.268308                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7014595                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3129                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2241.800895                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000222                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047377                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000093                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          191                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14034049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14034049                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10721414                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10721415                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10721414                       # number of overall hits
system.cpu.dcache.overall_hits::total        10721415                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3244019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3244022                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3244019                       # number of overall misses
system.cpu.dcache.overall_misses::total       3244022                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 227189426721                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 227189426721                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 227189426721                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 227189426721                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13965433                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13965437                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13965433                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13965437                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232289                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232289                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232289                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232289                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 70033.321852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70033.257087                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 70033.321852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70033.257087                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6797825                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            137419                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.467868                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        89725                       # number of writebacks
system.cpu.dcache.writebacks::total             89725                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2411158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2411158                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2411158                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2411158                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       832861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       832861                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       832861                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       832861                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  67038059227                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  67038059227                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  67038059227                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  67038059227                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059637                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059637                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059637                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059637                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80491.293538                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80491.293538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80491.293538                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80491.293538                       # average overall mshr miss latency
system.cpu.dcache.replacements                 831840                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9383560                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9383561                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3202600                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3202603                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 223990946500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 223990946500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12586160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12586164                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254454                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69940.344252                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69940.278736                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2410832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2410832                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       791768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       791768                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  63898862000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  63898862000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062908                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80704.021885                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80704.021885                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337854                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3198480221                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3198480221                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030030                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 77222.536058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77222.536058                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          326                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3139197227                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3139197227                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029793                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 76392.505463                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76392.505463                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359134390907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.113639                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11554279                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            832864                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.872948                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.113637                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28763738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28763738                       # Number of data accesses

---------- End Simulation Statistics   ----------
