#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Dec  6 22:45:43 2018
# Process ID: 12444
# Current directory: C:/Users/jld/Downloads/Homade1plus2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7952 C:\Users\jld\Downloads\Homade1plus2\Homade1plus2.xpr
# Log file: C:/Users/jld/Downloads/Homade1plus2/vivado.log
# Journal file: C:/Users/jld/Downloads/Homade1plus2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/jld/test_TPM1/Basys3V6/.Xil/Vivado-15936-jld-HP/PrjAr/_X_' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:13 . Memory (MB): peak = 869.148 ; gain = 98.887
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'masterbench' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/ip/multiply/multiply.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/ip/my_ram/my_ram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/ip/timer/timer.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj masterbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj masterbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.ip_user_files/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.ip_user_files/ip/my_ram/my_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_ram_spram
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_12
INFO: [VRFC 10-307] analyzing entity my_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPcode.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Funit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/homade_opcodes.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Hcontrolunit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HCU
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HMaster
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Hsalve.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HSlave
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Hstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Hstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPBufO.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_BufO
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPTic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Tic
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPWait.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_delay
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_Actif.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Actif
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_Com.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Com
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_Led.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Led
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_MEcom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_MEcom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_Put.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Put
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/Basys3V6/Basys3V6.srcs/sources_1/imports/Basy3/IP_Rdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Rdm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_Snum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Snum
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_datastack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_datastack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_switch.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_switch
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPget.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_get
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPidentity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_identity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPmul16.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_mul16
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPsleep.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_sleep
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_stack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPwaitBT1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_waitbt
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Mux2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Mux2x32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2x32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Mux4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/QD.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QD
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/QDE_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QDE_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Ram8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ram8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/add_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_gen
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/constant32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity constant32
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/dstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/mem_bank_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mem_bank_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/netring.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity netring
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/netring_master.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity netring_master
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/next_count.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity next_count
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/predicat.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity predicat
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/pulse.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity pulse
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/qde.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity QDE
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/Basys3V6/Basys3V6.srcs/sources_1/imports/Basy3/rdm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity random
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/reg1c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg1c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/regc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg0c
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D4_16
INFO: [VRFC 10-307] analyzing entity regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/reset_mem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reset_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/returnstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rstack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/select_in0_save.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_in
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/select_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity select_out
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/slavedual_prom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Inst_mem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity masterbench
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 908.484 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e919f151986c43d5aec6e9f0a0ffa5b8 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot masterbench_behav xil_defaultlib.masterbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipcodes
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.opcodes
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture myfunit of entity xil_defaultlib.IP_Funit [\IP_Funit(mycode="000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_stack [\IP_stack(mycode="00000001")\]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [reg0c_default]
Compiling architecture behavioral of entity xil_defaultlib.dstack [dstack_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_datastack [\IP_datastack(mycode="0000000011...]
Compiling architecture behavioral of entity xil_defaultlib.IP_Put [\IP_Put(mycode="01000000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_Snum [\IP_Snum(mycode="0100000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_sleep [\IP_sleep(mycode="01000000100")\]
Compiling architecture behavioral of entity xil_defaultlib.random [random_default]
Compiling architecture rdm of entity xil_defaultlib.IP_Rdm [ip_rdm_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_type=1,bi_type=1,a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_mul16 [\IP_mul16(mycode="00000010100")\]
Compiling architecture qd of entity xil_defaultlib.QD [\QD(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.rstack [rstack_default]
Compiling architecture behavioral of entity xil_defaultlib.HCU [hcu_default]
Compiling architecture behavioral of entity xil_defaultlib.constant32 [constant32_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4 [mux4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.predicat [predicat_default]
Compiling architecture rtl of entity xil_defaultlib.Ram8 [ram8_default]
Compiling architecture qde of entity xil_defaultlib.QDE [qde_default]
Compiling architecture behavioral of entity xil_defaultlib.select_in [select_in_default]
Compiling architecture behavioral of entity xil_defaultlib.select_out [select_out_default]
Compiling architecture behavioral of entity xil_defaultlib.next_count [next_count_default]
Compiling architecture behavioral of entity xil_defaultlib.Hstack [hstack_default]
Compiling architecture behavioral of entity xil_defaultlib.HSlave [hslave_default]
Compiling architecture behavioral of entity xil_defaultlib.netring_master [netring_master_default]
Compiling architecture behavioral of entity xil_defaultlib.netring [netring_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_BufO [\IP_BufO(mycode="00000000010")\]
Compiling architecture behavioral of entity xil_defaultlib.pulse [pulse_default]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [\reg1c(n=5)\]
Compiling architecture fsm of entity xil_defaultlib.IP_waitbt [\IP_waitbt(mycode="10000000010")...]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [reg1c_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_Tic [\IP_Tic(mycode="00000000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_Com [\IP_Com(mycode="00111111")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_MEcom [\IP_MEcom(mycode="0000001001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_Actif [\IP_Actif(mycode="001111100")\]
Compiling architecture behavioral of entity xil_defaultlib.mem_bank_1bit [mem_bank_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.add_gen [add_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.reset_mem [reset_mem_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [reg0_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [\reg0(n=16)\]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [\reg0c(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.HMaster [hmaster_default]
Compiling architecture behavior of entity xil_defaultlib.masterbench
Built simulation snapshot masterbench_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim/xsim.dir/masterbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim/xsim.dir/masterbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Dec  6 22:48:19 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Dec  6 22:48:19 2018...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 908.484 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "masterbench_behav -key {Behavioral:sim_1:Functional:masterbench} -tclbatch {masterbench.tcl} -view {C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg
source masterbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'masterbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 908.484 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 908.484 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 916.309 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.1/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'masterbench' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/ip/multiply/multiply.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/ip/my_ram/my_ram.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/ip/timer/timer.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj masterbench_vlog.prj"
"xvhdl --incr --relax -prj masterbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.ip_user_files/ip/multiply/sim/multiply.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.ip_user_files/ip/my_ram/my_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity my_ram_spram
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_12_synth
INFO: [VRFC 10-307] analyzing entity my_ram_dist_mem_gen_v8_0_12
INFO: [VRFC 10-307] analyzing entity my_ram
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPcode.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Funit_lib.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_Funit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Hmaster.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HMaster
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/Hsalve.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HSlave
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_datastack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_datastack
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IP_regfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_regfile
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPidentity.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_identity
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sources_1/imports/nexys3V6_vhdl/IPstack.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity IP_stack
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 916.309 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto e919f151986c43d5aec6e9f0a0ffa5b8 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L xbip_pipe_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot masterbench_behav xil_defaultlib.masterbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
WARNING: [VRFC 10-2065] size mismatch between entity and component port [C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vhdl/Master_tb.vhd:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.ipcodes
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package xil_defaultlib.opcodes
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling module xil_defaultlib.glbl
Compiling architecture myfunit of entity xil_defaultlib.IP_Funit [\IP_Funit(mycode="000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_stack [\IP_stack(mycode="00000001")\]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [reg0c_default]
Compiling architecture behavioral of entity xil_defaultlib.dstack [dstack_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_datastack [\IP_datastack(mycode="0000000011...]
Compiling architecture behavioral of entity xil_defaultlib.IP_get [\IP_get(mycode="01000000000")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_Put [\IP_Put(mycode="01000000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_Snum [\IP_Snum(mycode="0100000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_sleep [\IP_sleep(mycode="01000000100")\]
Compiling architecture behavioral of entity xil_defaultlib.random [random_default]
Compiling architecture rdm of entity xil_defaultlib.IP_Rdm [ip_rdm_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_type=1,bi_type=1,a...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture multiply_arch of entity xil_defaultlib.multiply [multiply_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_mul16 [\IP_mul16(mycode="00000010100")\]
Compiling architecture qd of entity xil_defaultlib.QD [\QD(n=1)\]
Compiling architecture behavioral of entity xil_defaultlib.rstack [rstack_default]
Compiling architecture behavioral of entity xil_defaultlib.HCU [hcu_default]
Compiling architecture behavioral of entity xil_defaultlib.constant32 [constant32_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux4 [mux4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux2 [mux2_default]
Compiling architecture behavioral of entity xil_defaultlib.predicat [predicat_default]
Compiling architecture rtl of entity xil_defaultlib.Ram8 [ram8_default]
Compiling architecture qde of entity xil_defaultlib.QDE [qde_default]
Compiling architecture behavioral of entity xil_defaultlib.select_in [select_in_default]
Compiling architecture behavioral of entity xil_defaultlib.select_out [select_out_default]
Compiling architecture behavioral of entity xil_defaultlib.next_count [next_count_default]
Compiling architecture behavioral of entity xil_defaultlib.Hstack [hstack_default]
Compiling architecture behavioral of entity xil_defaultlib.HSlave [hslave_default]
Compiling architecture behavioral of entity xil_defaultlib.netring_master [netring_master_default]
Compiling architecture behavioral of entity xil_defaultlib.netring [netring_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_BufO [\IP_BufO(mycode="00000000010")\]
Compiling architecture behavioral of entity xil_defaultlib.pulse [pulse_default]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [\reg1c(n=5)\]
Compiling architecture fsm of entity xil_defaultlib.IP_waitbt [\IP_waitbt(mycode="10000000010")...]
Compiling architecture reg1c of entity xil_defaultlib.reg1c [reg1c_default]
Compiling architecture behavioral of entity xil_defaultlib.IP_Tic [\IP_Tic(mycode="00000000001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_Com [\IP_Com(mycode="00111111")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_MEcom [\IP_MEcom(mycode="0000001001")\]
Compiling architecture behavioral of entity xil_defaultlib.IP_Actif [\IP_Actif(mycode="001111100")\]
Compiling architecture behavioral of entity xil_defaultlib.mem_bank_1bit [mem_bank_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Inst_mem [inst_mem_default]
Compiling architecture behavioral of entity xil_defaultlib.add_gen [add_gen_default]
Compiling architecture behavioral of entity xil_defaultlib.reset_mem [reset_mem_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [reg0_default]
Compiling architecture reg0 of entity xil_defaultlib.reg0 [\reg0(n=16)\]
Compiling architecture reg0c of entity xil_defaultlib.reg0c [\reg0c(n=16)\]
Compiling architecture behavioral of entity xil_defaultlib.HMaster [hmaster_default]
Compiling architecture behavior of entity xil_defaultlib.masterbench
Built simulation snapshot masterbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 916.309 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "masterbench_behav -key {Behavioral:sim_1:Functional:masterbench} -tclbatch {masterbench.tcl} -view {C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg
source masterbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'masterbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 916.309 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 916.309 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
save_wave_config {C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.srcs/sim_1/imports/nexys3V6_vivado/masterbench_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs impl_3 -to_step write_bitstream -jobs 24
[Thu Dec  6 23:03:13 2018] Launched timer_synth_1, multiply_synth_1, my_ram_synth_1, synth_2...
Run output will be captured here:
timer_synth_1: C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.runs/timer_synth_1/runme.log
multiply_synth_1: C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.runs/multiply_synth_1/runme.log
my_ram_synth_1: C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.runs/my_ram_synth_1/runme.log
synth_2: C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.runs/synth_2/runme.log
[Thu Dec  6 23:03:14 2018] Launched impl_3...
Run output will be captured here: C:/Users/jld/Downloads/Homade1plus2/Homade1plus2.runs/impl_3/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 994.277 ; gain = 22.410
archive_project C:/Users/jld/Downloads/Homade1plus2.xpr.zip -temp_dir C:/Users/jld/Downloads/Homade1plus2/.Xil/Vivado-12444-jld-HP -force -exclude_run_results -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/jld/Downloads/Homade1plus2/.Xil/Vivado-12444-jld-HP' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-135] resetting runs for excluding generated files from archive...
WARNING: [Coretcl 2-105] Run 'timer_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'timer_synth_1'...
WARNING: [Coretcl 2-105] Run 'multiply_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'multiply_synth_1'...
WARNING: [Coretcl 2-105] Run 'my_ram_synth_1' is currently active
INFO: [Coretcl 2-133] re-setting run 'my_ram_synth_1'...
WARNING: [Coretcl 2-105] Run 'synth_2' is currently active
INFO: [Coretcl 2-133] re-setting run 'synth_2'...
INFO: [Coretcl 2-133] re-setting run 'timer_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'multiply_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'my_ram_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'impl_3'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'multiply'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'multiply'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'my_ram'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'my_ram'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'timer'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'timer'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
