
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.40

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_right_count[1]$_SDFFE_PN0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_right_count[1]$_SDFFE_PN0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X1)
     4    7.25    0.01    0.09    0.09 v shift_right_count[1]$_SDFFE_PN0N_/Q (DFF_X1)
                                         shift_right_count[1] (net)
                  0.01    0.00    0.09 v _136_/A2 (AOI22_X1)
     4    5.89    0.03    0.04    0.13 ^ _136_/ZN (AOI22_X1)
                                         _076_ (net)
                  0.03    0.00    0.13 ^ _206_/A2 (NOR2_X1)
     1    1.06    0.01    0.01    0.14 v _206_/ZN (NOR2_X1)
                                         _027_ (net)
                  0.01    0.00    0.14 v shift_right_count[1]$_SDFFE_PN0N_/D (DFF_X1)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_right_count[1]$_SDFFE_PN0N_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: direction[1] (input port clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    4.89    0.00    0.00    0.20 v direction[1] (in)
                                         direction[1] (net)
                  0.00    0.00    0.20 v _161_/A (INV_X1)
     1    3.45    0.01    0.01    0.21 ^ _161_/ZN (INV_X1)
                                         _109_ (net)
                  0.01    0.00    0.21 ^ _212_/B (HA_X1)
     3    8.51    0.02    0.05    0.26 ^ _212_/CO (HA_X1)
                                         _110_ (net)
                  0.02    0.00    0.26 ^ _131_/A1 (NAND2_X4)
     5    9.24    0.01    0.02    0.28 v _131_/ZN (NAND2_X4)
                                         _071_ (net)
                  0.01    0.00    0.28 v _132_/S (MUX2_X1)
     2    2.95    0.01    0.05    0.33 v _132_/Z (MUX2_X1)
                                         _072_ (net)
                  0.01    0.00    0.33 v _136_/B1 (AOI22_X1)
     4    5.89    0.04    0.06    0.39 ^ _136_/ZN (AOI22_X1)
                                         _076_ (net)
                  0.04    0.00    0.39 ^ _160_/A2 (OR2_X1)
     2    6.37    0.02    0.05    0.44 ^ _160_/ZN (OR2_X1)
                                         _116_ (net)
                  0.02    0.00    0.44 ^ _215_/A (HA_X1)
     2    3.30    0.03    0.06    0.50 ^ _215_/S (HA_X1)
                                         _119_ (net)
                  0.03    0.00    0.50 ^ _151_/A (INV_X1)
     2    1.81    0.01    0.01    0.51 v _151_/ZN (INV_X1)
                                         _087_ (net)
                  0.01    0.00    0.51 v _152_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.56 v _152_/Z (MUX2_X1)
                                         _001_ (net)
                  0.01    0.00    0.56 v _219_/D (DFF_X1)
                                  0.56   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ _219_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: direction[1] (input port clocked by core_clock)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    4.89    0.00    0.00    0.20 v direction[1] (in)
                                         direction[1] (net)
                  0.00    0.00    0.20 v _161_/A (INV_X1)
     1    3.45    0.01    0.01    0.21 ^ _161_/ZN (INV_X1)
                                         _109_ (net)
                  0.01    0.00    0.21 ^ _212_/B (HA_X1)
     3    8.51    0.02    0.05    0.26 ^ _212_/CO (HA_X1)
                                         _110_ (net)
                  0.02    0.00    0.26 ^ _131_/A1 (NAND2_X4)
     5    9.24    0.01    0.02    0.28 v _131_/ZN (NAND2_X4)
                                         _071_ (net)
                  0.01    0.00    0.28 v _132_/S (MUX2_X1)
     2    2.95    0.01    0.05    0.33 v _132_/Z (MUX2_X1)
                                         _072_ (net)
                  0.01    0.00    0.33 v _136_/B1 (AOI22_X1)
     4    5.89    0.04    0.06    0.39 ^ _136_/ZN (AOI22_X1)
                                         _076_ (net)
                  0.04    0.00    0.39 ^ _160_/A2 (OR2_X1)
     2    6.37    0.02    0.05    0.44 ^ _160_/ZN (OR2_X1)
                                         _116_ (net)
                  0.02    0.00    0.44 ^ _215_/A (HA_X1)
     2    3.30    0.03    0.06    0.50 ^ _215_/S (HA_X1)
                                         _119_ (net)
                  0.03    0.00    0.50 ^ _151_/A (INV_X1)
     2    1.81    0.01    0.01    0.51 v _151_/ZN (INV_X1)
                                         _087_ (net)
                  0.01    0.00    0.51 v _152_/B (MUX2_X1)
     1    1.06    0.01    0.06    0.56 v _152_/Z (MUX2_X1)
                                         _001_ (net)
                  0.01    0.00    0.56 v _219_/D (DFF_X1)
                                  0.56   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ _219_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.56   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.31e-04   1.82e-06   1.47e-06   1.35e-04  76.0%
Combinational          2.45e-05   1.50e-05   2.99e-06   4.26e-05  24.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-04   1.69e-05   4.46e-06   1.77e-04 100.0%
                          88.0%       9.5%       2.5%
