{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.762366",
   "Default View_TopLeft":"-174,1",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1890 -y 90 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1890 -y 110 -defaultsOSRD
preplace port port-id_ad_sel1_ready -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port port-id_ad_sel2_ready -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_clk_200M_out -pg 1 -lvl 5 -x 1890 -y 610 -defaultsOSRD
preplace port port-id_clk_8M_out -pg 1 -lvl 5 -x 1890 -y 860 -defaultsOSRD
preplace port port-id_clk_da_120M -pg 1 -lvl 5 -x 1890 -y 880 -defaultsOSRD
preplace port port-id_clk_pl_50M -pg 1 -lvl 0 -x 0 -y 150 -defaultsOSRD
preplace portBus ad_sel1 -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus ad_sel2 -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus da -pg 1 -lvl 5 -x 1890 -y 840 -defaultsOSRD
preplace inst data_area -pg 1 -lvl 1 -x 310 -y 490 -defaultsOSRD
preplace inst debug_ports -pg 1 -lvl 3 -x 1340 -y 480 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 4 -x 1780 -y 730 -defaultsOSRD
preplace inst multi_clock -pg 1 -lvl 2 -x 750 -y 150 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -x 1340 -y 140 -defaultsOSRD
preplace inst smartconnect_outer -pg 1 -lvl 2 -x 750 -y 460 -defaultsOSRD
preplace inst xlconcat_irq_all -pg 1 -lvl 2 -x 750 -y 810 -defaultsOSRD
preplace netloc ARESETN_1 1 0 3 120 750 550 340 940
preplace netloc ad_sel1_1 1 0 1 NJ 380
preplace netloc ad_sel1_ready_1 1 0 1 NJ 440
preplace netloc ad_sel2_1 1 0 1 NJ 400
preplace netloc ad_sel2_ready_1 1 0 1 NJ 460
preplace netloc clk_pl_50M_1 1 0 2 NJ 150 NJ
preplace netloc clk_wiz_0_clk_out_200M 1 0 5 100 730 NJ 730 960 630 1660J 610 NJ
preplace netloc clock_dynamic_psclk_1 1 1 3 530 320 1040J 310 1600
preplace netloc clock_dynamic_psen_1 1 1 3 550 330 1060J 320 1590
preplace netloc clock_dynamic_psincdec_1 1 1 3 560 640 NJ 640 1580
preplace netloc data_area_da 1 1 4 500J 670 NJ 670 1650 850 1870J
preplace netloc data_area_data_serial_out 1 1 3 540 740 NJ 740 1690J
preplace netloc debug_ports_Dout 1 0 4 60 700 NJ 700 990J 680 1630
preplace netloc debug_ports_Dout1 1 0 4 70 710 NJ 710 1100J 690 1620
preplace netloc debug_ports_Dout2 1 0 4 40 880 NJ 880 NJ 880 1610
preplace netloc debug_ports_Dout3 1 0 4 30 910 NJ 910 NJ 910 1640
preplace netloc debug_ports_dout4 1 3 1 1670 480n
preplace netloc debug_ports_gpio_io_o 1 3 1 1680 400n
preplace netloc div_n_0_clk_div2 1 0 5 110 740 520 660 1070 860 NJ 860 NJ
preplace netloc multi_clock_clk_out_120M 1 0 5 90 720 NJ 720 980 870 NJ 870 1870J
preplace netloc multi_clock_clk_out_40M 1 2 2 1050 700 1660J
preplace netloc multi_clock_dout 1 2 2 970 790 NJ
preplace netloc processing_system7_0_FCLK_CLK0 1 1 3 570 290 1010 300 1600
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 4 30 140 500 310 1020J 290 1580
preplace netloc s_axi_aresetn_1 1 2 1 1030 220n
preplace netloc data_area_irq 1 1 1 510 540n
preplace netloc debug_ports_ip2intc_irpt 1 1 3 570 920 NJ 920 1600
preplace netloc xlconcat_irq_all_dout 1 2 2 1080 750 NJ
preplace netloc data_area_io_out_trigger 1 1 2 530J 680 950
preplace netloc io_in_clear_1 1 0 4 80 890 NJ 890 NJ 890 1590
preplace netloc S_AXI_1 1 2 1 1090 80n
preplace netloc data_area_M_AXI_MM2S 1 1 1 N 420
preplace netloc data_area_M_AXI_MM2S1 1 1 1 N 460
preplace netloc data_area_M_AXI_S2MM 1 1 1 N 440
preplace netloc data_area_M_AXI_S2MM1 1 1 1 N 480
preplace netloc multi_clock_M01_AXI 1 2 1 1100 60n
preplace netloc processing_system7_0_DDR 1 3 2 NJ 90 NJ
preplace netloc processing_system7_0_FIXED_IO 1 3 2 NJ 110 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 3 570 650 NJ 650 1650
preplace netloc processing_system7_0_M_AXI_GP1 1 1 3 510 300 1000J 280 1590
preplace netloc smartconnect_0_M00_AXI 1 0 3 20 900 NJ 900 940
preplace netloc smartconnect_0_M01_AXI 1 0 3 50 690 NJ 690 930
preplace netloc smartconnect_0_M02_AXI 1 2 1 990 100n
preplace netloc multi_clock_M03_AXI 1 2 1 950 100n
levelinfo -pg 1 0 310 750 1340 1780 1890
pagesize -pg 1 -db -bbox -sgen -150 0 2030 930
"
}
0
