<<<<<<< HEAD
Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\YH\Desktop\RS422\RS4221107\designer'
Info: The design buf_synthesis_1.adb was last modified by software version 11.9.0.4.
Opened an existing Libero design buf_synthesis_1.adb.

The Execute Script command succeeded ( 00:00:32 )
Checking for software updates...
Info: The software cannot reach the Microsemi SoC server to confirm the version you are running.
      Visit
      http://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc#do\
      wnloads to download the latest major release or service pack.
      You can check the version of your current installation by starting the tool and selecting
      Help -> About.
Warning: Before proceeding, the following tool(s) must be shut down:
         MultiView Navigator:
             I/O Attribute Editor
             
          [OK]
***** Layout Variables *********************************************

Mode: TIMING_DRIVEN
Power-driven Layout: OFF
Incremental Placement: OFF
Incremental Route: OFF



Running I/O Bank Assigner.

I/O Bank Assigner completed successfully.
 

Planning global net placement...



Global net placement completed successfully.

                        o - o - o - o - o - o

Timing-driven Placer Started: Mon Nov 11 09:05:20 2024

Placer Finished: Mon Nov 11 09:05:48 2024
Total Placer CPU Time:     00:00:28

                        o - o - o - o - o - o


Timing-driven Router 
Design: buf_synthesis_1                 Started: Mon Nov 11 09:05:51 2024

 
Iterative improvement...

Timing-driven Router completed successfully.

Design: buf_synthesis_1                 
Finished: Mon Nov 11 09:06:36 2024
Total CPU Time:     00:00:27            Total Elapsed Time: 00:00:45
Total Memory Usage: 411.4 Mbytes
                        o - o - o - o - o - o

Loading the Timing data for the design.
Finished loading the Timing data.
TIMER: Max delay timing requirements have been met.
TIMER: Min delay timing requirements have been met.

The Layout command succeeded ( 00:01:23 )
Design closed.

=======
Microsemi Libero Software
Version: 11.9.0.4
Release: v11.9

'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\Awork\AD\AD574-11.26zuihou\designer'
Info: The design Top_AD.adb was last modified by software version 11.9.0.4.
Opened an existing Libero design Top_AD.adb.

The Execute Script command succeeded ( 00:00:26 )
Checking for software updates...
Info: The software cannot reach the Microsemi SoC server to confirm the version you are running.
      Visit
      http://www.microsemi.com/products/fpga-soc/design-resources/design-software/libero-soc#do\
      wnloads to download the latest major release or service pack.
      You can check the version of your current installation by starting the tool and selecting
      Help -> About.
Design closed.

>>>>>>> 375bdb8bba5d3b34f07e1b77324114d3b21280b5
