{
    "id": "1579968042",
    "title": "Modeling and Verification of Pipelined Embedded Processors in the Presence of Hazards and Exceptions",
    "venue": "DIPES '02 Proceedings of the IFIP 17th World Computer Congress - TC10 Stream on Distributed and Parallel Embedded Systems: Design and Analysis of Distributed Embedded Systems",
    "year": 2002,
    "authors": [
        {
            "name": "Prabhat Mishra",
            "id": "2146855006",
            "org": "University of California"
        },
        {
            "name": "Nikil D. Dutt",
            "id": "2186960687",
            "org": "University of California"
        }
    ],
    "fields_of_study": [
        "Parallel computing",
        "Computer architecture",
        "Computer science",
        "Architecture description language",
        "Top-down and bottom-up design",
        "System Architect",
        "Finite-state machine"
    ],
    "references": [
        "1489215519",
        "1555915743",
        "1741528175",
        "1751589996",
        "1764850050",
        "1998109587",
        "2010074783",
        "2095572512",
        "2110011370",
        "2110440920",
        "2118206764",
        "2142874476",
        "2146147106",
        "2157328413"
    ]
}