and r2, r1, r1, ror 10
mvn r0, r2
