**********************************************************************************************************************************
Info
**********************************************************************************************************************************

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for making very structured 
VHDL-based testbenches.
Overview, Readability, Maintainability, Extensibility and Reuse are all vital for FPGA development efficiency and quality. 


**INTELLECTUAL PROPERTY**
Disclaimer: This IP and any part thereof are provided "as is", without warranty of any kind, express or implied, including
but not limited to the warranties of merchantability, fitness for a particular purpose and noninfringement.

In no event shall the authors or copyright holders be liable for any claim, damages or other liability, whether in an action
of contract, tort or otherwise, arising from, out of or in connection with this IP.


Enhanced Randomization, Functional Coverage and Optimized Randomization were inspired by similar functionality in
SystemVerilog and OSVVM.