

================================================================
== Vitis HLS Report for 'fft_8pt_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Sat May 31 09:38:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_8pt
* Solution:       pynq (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |       19|       19|        17|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     696|   1462|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|     749|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1445|   1620|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    4|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U40   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U41   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U36  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U37  |fsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |mux_42_32_1_1_U42                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U43                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  696| 1462|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_202_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln36_fu_196_p2  |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln38_fu_208_p2   |       xor|   0|  0|   4|           3|           4|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  26|          10|          11|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|    3|          6|
    |i_fu_44                  |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_3_reg_268                        |   3|   0|    3|          0|
    |i_fu_44                            |   3|   0|    3|          0|
    |mul_ac_i_i_i_reg_318               |  32|   0|   32|          0|
    |mul_ad_i_i_i_reg_328               |  32|   0|   32|          0|
    |mul_bc_i_i_i_reg_333               |  32|   0|   32|          0|
    |mul_bd_i_i_i_reg_323               |  32|   0|   32|          0|
    |p_r_M_value_1_reg_300              |  32|   0|   32|          0|
    |p_r_M_value_2_reg_354              |  32|   0|   32|          0|
    |p_r_M_value_3_reg_360              |  32|   0|   32|          0|
    |p_r_M_value_4_reg_366              |  32|   0|   32|          0|
    |p_r_M_value_5_reg_372              |  32|   0|   32|          0|
    |p_r_M_value_6_reg_378              |  32|   0|   32|          0|
    |p_r_M_value_7_reg_383              |  32|   0|   32|          0|
    |p_r_M_value_8_reg_388              |  32|   0|   32|          0|
    |p_r_M_value_9_reg_393              |  32|   0|   32|          0|
    |p_r_M_value_reg_294                |  32|   0|   32|          0|
    |p_t_1_reg_312                      |  32|   0|   32|          0|
    |p_t_reg_306                        |  32|   0|   32|          0|
    |zext_ln36_reg_338                  |   3|   0|   64|         61|
    |zext_ln38_reg_278                  |   3|   0|   64|         61|
    |i_3_reg_268                        |  64|  32|    3|          0|
    |zext_ln36_reg_338                  |  64|  32|   64|         61|
    |zext_ln38_reg_278                  |  64|  32|   64|         61|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 749|  96|  810|        244|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_opcode    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_162_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_opcode    |  out|    2|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_166_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_opcode    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_170_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_opcode    |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_174_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_178_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_din0      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_din1      |  out|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_dout0     |   in|   32|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|grp_fu_182_p_ce        |  out|    1|  ap_ctrl_hs|  fft_8pt_Pipeline_VITIS_LOOP_36_1|  return value|
|temp2_0_address0       |  out|    3|   ap_memory|                           temp2_0|         array|
|temp2_0_ce0            |  out|    1|   ap_memory|                           temp2_0|         array|
|temp2_0_q0             |   in|   32|   ap_memory|                           temp2_0|         array|
|temp2_0_address1       |  out|    3|   ap_memory|                           temp2_0|         array|
|temp2_0_ce1            |  out|    1|   ap_memory|                           temp2_0|         array|
|temp2_0_q1             |   in|   32|   ap_memory|                           temp2_0|         array|
|temp2_1_address0       |  out|    3|   ap_memory|                           temp2_1|         array|
|temp2_1_ce0            |  out|    1|   ap_memory|                           temp2_1|         array|
|temp2_1_q0             |   in|   32|   ap_memory|                           temp2_1|         array|
|temp2_1_address1       |  out|    3|   ap_memory|                           temp2_1|         array|
|temp2_1_ce1            |  out|    1|   ap_memory|                           temp2_1|         array|
|temp2_1_q1             |   in|   32|   ap_memory|                           temp2_1|         array|
|FFT_output_0_address0  |  out|    3|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_ce0       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_we0       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_d0        |  out|   32|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_address1  |  out|    3|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_ce1       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_we1       |  out|    1|   ap_memory|                      FFT_output_0|         array|
|FFT_output_0_d1        |  out|   32|   ap_memory|                      FFT_output_0|         array|
|FFT_output_1_address0  |  out|    3|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_ce0       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_we0       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_d0        |  out|   32|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_address1  |  out|    3|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_ce1       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_we1       |  out|    1|   ap_memory|                      FFT_output_1|         array|
|FFT_output_1_d1        |  out|   32|   ap_memory|                      FFT_output_1|         array|
+-----------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.28>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i1"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 23 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.13ns)   --->   "%icmp_ln36 = icmp_eq  i3 %i_3, i3 4" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 24 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%add_ln36 = add i3 %i_3, i3 1" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 26 'add' 'add_ln36' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc.split.i, void %for.inc48.preheader.exitStub" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 27 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.96ns)   --->   "%xor_ln38 = xor i3 %i_3, i3 4" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 28 'xor' 'xor_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.96> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %xor_ln38" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 29 'zext' 'zext_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_y_M_value = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 30 'getelementptr' 'p_y_M_value' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_y_M_value_2 = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 31 'getelementptr' 'p_y_M_value_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 32 'load' 'p_t' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%p_t_1 = load i3 %p_y_M_value_2"   --->   Operation 33 'load' 'p_t_1' <Predicate = (!icmp_ln36)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln36 = store i3 %add_ln36, i3 %i" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 34 'store' 'store_ln36' <Predicate = (!icmp_ln36)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i3 %i_3" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 35 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%p_r_M_value = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 1, i32 0.707107, i32 0, i32 -0.707107, i2 %trunc_ln38"   --->   Operation 36 'mux' 'p_r_M_value' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%p_r_M_value_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 0, i32 -0.707107, i32 -1, i32 -0.707107, i2 %trunc_ln38"   --->   Operation 37 'mux' 'p_r_M_value_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/2] (2.32ns)   --->   "%p_t = load i3 %p_y_M_value"   --->   Operation 38 'load' 'p_t' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%p_t_1 = load i3 %p_y_M_value_2"   --->   Operation 39 'load' 'p_t_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 40 [4/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 40 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [4/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 41 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [4/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 42 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [4/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 43 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 44 [3/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 44 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [3/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 45 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [3/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 46 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [3/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 47 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 48 [2/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 48 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [2/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 49 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 50 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 51 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 52 [1/4] (5.70ns)   --->   "%mul_ac_i_i_i = fmul i32 %p_r_M_value, i32 %p_t"   --->   Operation 52 'fmul' 'mul_ac_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/4] (5.70ns)   --->   "%mul_bd_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t_1"   --->   Operation 53 'fmul' 'mul_bd_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/4] (5.70ns)   --->   "%mul_ad_i_i_i = fmul i32 %p_r_M_value, i32 %p_t_1"   --->   Operation 54 'fmul' 'mul_ad_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/4] (5.70ns)   --->   "%mul_bc_i_i_i = fmul i32 %p_r_M_value_1, i32 %p_t"   --->   Operation 55 'fmul' 'mul_bc_i_i_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 56 [5/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 56 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [5/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 57 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 58 [4/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 58 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [4/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 59 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 60 [3/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 60 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 61 [3/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 61 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i3 %i_3" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 62 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%p_x_M_value = getelementptr i32 %temp2_0, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 63 'getelementptr' 'p_x_M_value' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%p_x_M_value_1 = getelementptr i32 %temp2_1, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 64 'getelementptr' 'p_x_M_value_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [2/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 65 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [2/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 66 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [2/2] (2.32ns)   --->   "%p_r_M_value_4 = load i3 %p_x_M_value"   --->   Operation 67 'load' 'p_r_M_value_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_10 : Operation 68 [2/2] (2.32ns)   --->   "%p_r_M_value_5 = load i3 %p_x_M_value_1"   --->   Operation 68 'load' 'p_r_M_value_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 69 [1/5] (7.25ns)   --->   "%p_r_M_value_2 = fsub i32 %mul_ac_i_i_i, i32 %mul_bd_i_i_i"   --->   Operation 69 'fsub' 'p_r_M_value_2' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 70 [1/5] (7.25ns)   --->   "%p_r_M_value_3 = fadd i32 %mul_ad_i_i_i, i32 %mul_bc_i_i_i"   --->   Operation 70 'fadd' 'p_r_M_value_3' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 71 [1/2] (2.32ns)   --->   "%p_r_M_value_4 = load i3 %p_x_M_value"   --->   Operation 71 'load' 'p_r_M_value_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 72 [1/2] (2.32ns)   --->   "%p_r_M_value_5 = load i3 %p_x_M_value_1"   --->   Operation 72 'load' 'p_r_M_value_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 73 [5/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 73 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 74 [5/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 74 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 75 [5/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 75 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 76 [5/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 76 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 77 [4/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 77 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 78 [4/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 78 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 79 [4/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 79 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 80 [4/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 80 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 81 [3/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 81 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 82 [3/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 82 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 83 [3/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 83 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 84 [3/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 84 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 85 [2/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 85 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 86 [2/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 86 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [2/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 87 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 88 [2/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 88 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 89 [1/5] (7.25ns)   --->   "%p_r_M_value_6 = fadd i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 89 'fadd' 'p_r_M_value_6' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 90 [1/5] (7.25ns)   --->   "%p_r_M_value_7 = fadd i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 90 'fadd' 'p_r_M_value_7' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [1/5] (7.25ns)   --->   "%p_r_M_value_8 = fsub i32 %p_r_M_value_4, i32 %p_r_M_value_2"   --->   Operation 91 'fsub' 'p_r_M_value_8' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 92 [1/5] (7.25ns)   --->   "%p_r_M_value_9 = fsub i32 %p_r_M_value_5, i32 %p_r_M_value_3"   --->   Operation 92 'fsub' 'p_r_M_value_9' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 104 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.32>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%specpipeline_ln37 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [../../src/fft_8pt.cpp:37->../../src/fft_8pt.cpp:69]   --->   Operation 93 'specpipeline' 'specpipeline_ln37' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 94 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%FFT_output_0_addr = getelementptr i32 %FFT_output_0, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 95 'getelementptr' 'FFT_output_0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%FFT_output_1_addr = getelementptr i32 %FFT_output_1, i64 0, i64 %zext_ln36" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 96 'getelementptr' 'FFT_output_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (2.32ns)   --->   "%store_ln38 = store i32 %p_r_M_value_6, i3 %FFT_output_0_addr" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 97 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 98 [1/1] (2.32ns)   --->   "%store_ln38 = store i32 %p_r_M_value_7, i3 %FFT_output_1_addr" [../../src/fft_8pt.cpp:38->../../src/fft_8pt.cpp:69]   --->   Operation 98 'store' 'store_ln38' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%FFT_output_0_addr_1 = getelementptr i32 %FFT_output_0, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 99 'getelementptr' 'FFT_output_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%FFT_output_1_addr_1 = getelementptr i32 %FFT_output_1, i64 0, i64 %zext_ln38" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 100 'getelementptr' 'FFT_output_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln39 = store i32 %p_r_M_value_8, i3 %FFT_output_0_addr_1" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 101 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln39 = store i32 %p_r_M_value_9, i3 %FFT_output_1_addr_1" [../../src/fft_8pt.cpp:39->../../src/fft_8pt.cpp:69]   --->   Operation 102 'store' 'store_ln39' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc.i1" [../../src/fft_8pt.cpp:36->../../src/fft_8pt.cpp:69]   --->   Operation 103 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ temp2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ FFT_output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ FFT_output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 010000000000000000]
store_ln0           (store            ) [ 000000000000000000]
br_ln0              (br               ) [ 000000000000000000]
i_3                 (load             ) [ 011111111110000000]
icmp_ln36           (icmp             ) [ 011111111111111110]
empty               (speclooptripcount) [ 000000000000000000]
add_ln36            (add              ) [ 000000000000000000]
br_ln36             (br               ) [ 000000000000000000]
xor_ln38            (xor              ) [ 000000000000000000]
zext_ln38           (zext             ) [ 011111111111111111]
p_y_M_value         (getelementptr    ) [ 011000000000000000]
p_y_M_value_2       (getelementptr    ) [ 011000000000000000]
store_ln36          (store            ) [ 000000000000000000]
trunc_ln38          (trunc            ) [ 000000000000000000]
p_r_M_value         (mux              ) [ 010111100000000000]
p_r_M_value_1       (mux              ) [ 010111100000000000]
p_t                 (load             ) [ 010111100000000000]
p_t_1               (load             ) [ 010111100000000000]
mul_ac_i_i_i        (fmul             ) [ 010000011111000000]
mul_bd_i_i_i        (fmul             ) [ 010000011111000000]
mul_ad_i_i_i        (fmul             ) [ 010000011111000000]
mul_bc_i_i_i        (fmul             ) [ 010000011111000000]
zext_ln36           (zext             ) [ 010000000001111111]
p_x_M_value         (getelementptr    ) [ 010000000001000000]
p_x_M_value_1       (getelementptr    ) [ 010000000001000000]
p_r_M_value_2       (fsub             ) [ 010000000000111110]
p_r_M_value_3       (fadd             ) [ 010000000000111110]
p_r_M_value_4       (load             ) [ 010000000000111110]
p_r_M_value_5       (load             ) [ 010000000000111110]
p_r_M_value_6       (fadd             ) [ 010000000000000001]
p_r_M_value_7       (fadd             ) [ 010000000000000001]
p_r_M_value_8       (fsub             ) [ 010000000000000001]
p_r_M_value_9       (fsub             ) [ 010000000000000001]
specpipeline_ln37   (specpipeline     ) [ 000000000000000000]
specloopname_ln36   (specloopname     ) [ 000000000000000000]
FFT_output_0_addr   (getelementptr    ) [ 000000000000000000]
FFT_output_1_addr   (getelementptr    ) [ 000000000000000000]
store_ln38          (store            ) [ 000000000000000000]
store_ln38          (store            ) [ 000000000000000000]
FFT_output_0_addr_1 (getelementptr    ) [ 000000000000000000]
FFT_output_1_addr_1 (getelementptr    ) [ 000000000000000000]
store_ln39          (store            ) [ 000000000000000000]
store_ln39          (store            ) [ 000000000000000000]
br_ln36             (br               ) [ 000000000000000000]
ret_ln0             (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp2_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="FFT_output_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="FFT_output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT_output_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4float.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="i_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="p_y_M_value_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="3" slack="0"/>
<pin id="52" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_value/1 "/>
</bind>
</comp>

<comp id="55" class="1004" name="p_y_M_value_2_gep_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="32" slack="0"/>
<pin id="57" dir="0" index="1" bw="1" slack="0"/>
<pin id="58" dir="0" index="2" bw="3" slack="0"/>
<pin id="59" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_y_M_value_2/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="0"/>
<pin id="67" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="68" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="69" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="1"/>
<pin id="70" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t/1 p_r_M_value_4/10 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="1"/>
<pin id="80" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_t_1/1 p_r_M_value_5/10 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_x_M_value_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_value/10 "/>
</bind>
</comp>

<comp id="89" class="1004" name="p_x_M_value_1_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_x_M_value_1/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="FFT_output_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="3" slack="7"/>
<pin id="102" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_0_addr/17 "/>
</bind>
</comp>

<comp id="105" class="1004" name="FFT_output_1_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="3" slack="7"/>
<pin id="109" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_1_addr/17 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="1"/>
<pin id="115" dir="0" index="2" bw="0" slack="0"/>
<pin id="117" dir="0" index="4" bw="3" slack="1"/>
<pin id="118" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="120" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/17 store_ln39/17 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="1"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="3" slack="1"/>
<pin id="128" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/17 store_ln39/17 "/>
</bind>
</comp>

<comp id="132" class="1004" name="FFT_output_0_addr_1_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="3" slack="16"/>
<pin id="136" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_0_addr_1/17 "/>
</bind>
</comp>

<comp id="139" class="1004" name="FFT_output_1_addr_1_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="16"/>
<pin id="143" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FFT_output_1_addr_1/17 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_value_2/7 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_value_3/7 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="1"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_value_6/12 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="p_r_M_value_7/12 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_value_8/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="p_r_M_value_9/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_ac_i_i_i/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_bd_i_i_i/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="1"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_ad_i_i_i/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="grp_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="1"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_bc_i_i_i/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln0_store_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="3" slack="0"/>
<pin id="191" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="i_3_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="3" slack="0"/>
<pin id="195" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="icmp_ln36_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="3" slack="0"/>
<pin id="199" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln36_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="xor_ln38_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="3" slack="0"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln38_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln36_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="3" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="trunc_ln38_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="3" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_r_M_value_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="32" slack="0"/>
<pin id="232" dir="0" index="3" bw="32" slack="0"/>
<pin id="233" dir="0" index="4" bw="32" slack="0"/>
<pin id="234" dir="0" index="5" bw="2" slack="0"/>
<pin id="235" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_r_M_value/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_r_M_value_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="0" index="2" bw="32" slack="0"/>
<pin id="246" dir="0" index="3" bw="32" slack="0"/>
<pin id="247" dir="0" index="4" bw="32" slack="0"/>
<pin id="248" dir="0" index="5" bw="2" slack="0"/>
<pin id="249" dir="1" index="6" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_r_M_value_1/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln36_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="9"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/10 "/>
</bind>
</comp>

<comp id="261" class="1005" name="i_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="3" slack="0"/>
<pin id="263" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="268" class="1005" name="i_3_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="3" slack="1"/>
<pin id="270" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="icmp_ln36_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="15"/>
<pin id="276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln36 "/>
</bind>
</comp>

<comp id="278" class="1005" name="zext_ln38_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="64" slack="16"/>
<pin id="280" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln38 "/>
</bind>
</comp>

<comp id="284" class="1005" name="p_y_M_value_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_value "/>
</bind>
</comp>

<comp id="289" class="1005" name="p_y_M_value_2_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_y_M_value_2 "/>
</bind>
</comp>

<comp id="294" class="1005" name="p_r_M_value_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value "/>
</bind>
</comp>

<comp id="300" class="1005" name="p_r_M_value_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="p_t_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t "/>
</bind>
</comp>

<comp id="312" class="1005" name="p_t_1_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_t_1 "/>
</bind>
</comp>

<comp id="318" class="1005" name="mul_ac_i_i_i_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ac_i_i_i "/>
</bind>
</comp>

<comp id="323" class="1005" name="mul_bd_i_i_i_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="1"/>
<pin id="325" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_bd_i_i_i "/>
</bind>
</comp>

<comp id="328" class="1005" name="mul_ad_i_i_i_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ad_i_i_i "/>
</bind>
</comp>

<comp id="333" class="1005" name="mul_bc_i_i_i_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_bc_i_i_i "/>
</bind>
</comp>

<comp id="338" class="1005" name="zext_ln36_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="64" slack="7"/>
<pin id="340" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln36 "/>
</bind>
</comp>

<comp id="344" class="1005" name="p_x_M_value_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="3" slack="1"/>
<pin id="346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_value "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_x_M_value_1_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="1"/>
<pin id="351" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_x_M_value_1 "/>
</bind>
</comp>

<comp id="354" class="1005" name="p_r_M_value_2_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_2 "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_r_M_value_3_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="1"/>
<pin id="362" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_3 "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_r_M_value_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_4 "/>
</bind>
</comp>

<comp id="372" class="1005" name="p_r_M_value_5_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_5 "/>
</bind>
</comp>

<comp id="378" class="1005" name="p_r_M_value_6_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="1"/>
<pin id="380" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_6 "/>
</bind>
</comp>

<comp id="383" class="1005" name="p_r_M_value_7_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_7 "/>
</bind>
</comp>

<comp id="388" class="1005" name="p_r_M_value_8_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_8 "/>
</bind>
</comp>

<comp id="393" class="1005" name="p_r_M_value_9_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_r_M_value_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="20" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="2" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="71"><net_src comp="48" pin="3"/><net_sink comp="62" pin=2"/></net>

<net id="81"><net_src comp="55" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="20" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="96"><net_src comp="82" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="97"><net_src comp="89" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="121"><net_src comp="98" pin="3"/><net_sink comp="112" pin=2"/></net>

<net id="131"><net_src comp="105" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="132" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="147"><net_src comp="139" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="193" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="212"><net_src comp="193" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="224"><net_src comp="202" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="236"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="237"><net_src comp="24" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="26" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="239"><net_src comp="28" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="240"><net_src comp="30" pin="0"/><net_sink comp="228" pin=4"/></net>

<net id="241"><net_src comp="225" pin="1"/><net_sink comp="228" pin=5"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="28" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="30" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="242" pin=4"/></net>

<net id="255"><net_src comp="225" pin="1"/><net_sink comp="242" pin=5"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="264"><net_src comp="44" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="271"><net_src comp="193" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="277"><net_src comp="196" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="214" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="283"><net_src comp="278" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="287"><net_src comp="48" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="292"><net_src comp="55" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="297"><net_src comp="228" pin="6"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="299"><net_src comp="294" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="303"><net_src comp="242" pin="6"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="309"><net_src comp="62" pin="7"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="315"><net_src comp="72" pin="7"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="321"><net_src comp="172" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="326"><net_src comp="176" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="331"><net_src comp="180" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="336"><net_src comp="184" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="341"><net_src comp="256" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="347"><net_src comp="82" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="352"><net_src comp="89" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="357"><net_src comp="148" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="363"><net_src comp="152" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="369"><net_src comp="62" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="375"><net_src comp="72" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="381"><net_src comp="156" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="112" pin=4"/></net>

<net id="386"><net_src comp="160" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="391"><net_src comp="164" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="396"><net_src comp="168" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: temp2_0 | {}
	Port: temp2_1 | {}
	Port: FFT_output_0 | {17 }
	Port: FFT_output_1 | {17 }
 - Input state : 
	Port: fft_8pt_Pipeline_VITIS_LOOP_36_1 : temp2_0 | {1 2 10 11 }
	Port: fft_8pt_Pipeline_VITIS_LOOP_36_1 : temp2_1 | {1 2 10 11 }
	Port: fft_8pt_Pipeline_VITIS_LOOP_36_1 : FFT_output_0 | {}
	Port: fft_8pt_Pipeline_VITIS_LOOP_36_1 : FFT_output_1 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_3 : 1
		icmp_ln36 : 2
		add_ln36 : 2
		br_ln36 : 3
		xor_ln38 : 2
		zext_ln38 : 2
		p_y_M_value : 3
		p_y_M_value_2 : 3
		p_t : 4
		p_t_1 : 4
		store_ln36 : 3
	State 2
		p_r_M_value : 1
		p_r_M_value_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		p_x_M_value : 1
		p_x_M_value_1 : 1
		p_r_M_value_4 : 2
		p_r_M_value_5 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln38 : 1
		store_ln38 : 1
		store_ln39 : 1
		store_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_148      |    2    |   205   |   390   |
|          |      grp_fu_152      |    2    |   205   |   390   |
|   fadd   |      grp_fu_156      |    2    |   205   |   390   |
|          |      grp_fu_160      |    2    |   205   |   390   |
|          |      grp_fu_164      |    2    |   205   |   390   |
|          |      grp_fu_168      |    2    |   205   |   390   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_172      |    3    |   143   |   321   |
|   fmul   |      grp_fu_176      |    3    |   143   |   321   |
|          |      grp_fu_180      |    3    |   143   |   321   |
|          |      grp_fu_184      |    3    |   143   |   321   |
|----------|----------------------|---------|---------|---------|
|    mux   |  p_r_M_value_fu_228  |    0    |    0    |    20   |
|          | p_r_M_value_1_fu_242 |    0    |    0    |    20   |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln36_fu_202   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln36_fu_196   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln38_fu_208   |    0    |    0    |    3    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln38_fu_214   |    0    |    0    |    0    |
|          |   zext_ln36_fu_256   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln38_fu_225  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    24   |   1802  |   3686  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     i_3_reg_268     |    3   |
|      i_reg_261      |    3   |
|  icmp_ln36_reg_274  |    1   |
| mul_ac_i_i_i_reg_318|   32   |
| mul_ad_i_i_i_reg_328|   32   |
| mul_bc_i_i_i_reg_333|   32   |
| mul_bd_i_i_i_reg_323|   32   |
|p_r_M_value_1_reg_300|   32   |
|p_r_M_value_2_reg_354|   32   |
|p_r_M_value_3_reg_360|   32   |
|p_r_M_value_4_reg_366|   32   |
|p_r_M_value_5_reg_372|   32   |
|p_r_M_value_6_reg_378|   32   |
|p_r_M_value_7_reg_383|   32   |
|p_r_M_value_8_reg_388|   32   |
|p_r_M_value_9_reg_393|   32   |
| p_r_M_value_reg_294 |   32   |
|    p_t_1_reg_312    |   32   |
|     p_t_reg_306     |   32   |
|p_x_M_value_1_reg_349|    3   |
| p_x_M_value_reg_344 |    3   |
|p_y_M_value_2_reg_289|    3   |
| p_y_M_value_reg_284 |    3   |
|  zext_ln36_reg_338  |   64   |
|  zext_ln38_reg_278  |   64   |
+---------------------+--------+
|        Total        |   659  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_62 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_72 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1802  |  3686  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   659  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    6   |  2461  |  3722  |
+-----------+--------+--------+--------+--------+
