// -------------------------------------------------------------
//
// Module: testbench1
// Generated by MATLAB(R) 9.8 and Filter Design HDL Coder 3.1.7.
// Generated on: 2021-05-12 10:35:31
// -------------------------------------------------------------

// -------------------------------------------------------------
// HDL Code Generation Options:
//
// Name: filter1
// SerialPartition: 60
// InputDataType: numerictype(1,13,12)
// TargetLanguage: Verilog
// TestBenchName: testbench1
//
// Filter Settings:
//
// Discrete-Time FIR Filter (real)
// -------------------------------
// Filter Structure  : Direct-Form Symmetric FIR
// Filter Length     : 119
// Stable            : Yes
// Linear Phase      : Yes (Type 1)
// Arithmetic        : fixed
// Numerator         : s13,16 -> [-6.250000e-02 6.250000e-02)
// -------------------------------------------------------------
`timescale 1 ns / 1 ns 

module testbench;
 
 // Signals
  reg  clk; // boolean
  reg  clk_enable; // boolean
  reg  reset; // boolean
  reg  signed [12:0] filter_in; // sfix13_En12
  wire signed [32:0] filter_out; // sfix33_En28

 // Module Instances
  total_filter my_total_filter
    (
    .clock(clock),
    .clk_enable(clk_enable),
    .reset(reset),
    .filter_in(filter_in),
    .filter_out(filter_out)
    );

endmodule // testbench
