[
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized defect cluster at 3 o'clock position on wafer edge, consistent across all 25 wafers in lot. Defect position is FIXED regardless of wafer notch orientation. Yield loss 4.2%.\n\nProcess Context: Tool ID LITH-TEL-05, Recipe ADV_LITHO_7NM. Recent track maintenance 3 days ago. Notch alignment appears normal.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Single-point contamination on chuck edge at 3 o'clock position\n\n**Evidence**:\n- Fixed position regardless of notch orientation indicates POST-alignment contamination source\n- If contamination were pre-existing on wafers, defect position would rotate with notch\n- Consistent 3 o'clock position across all wafers confirms chuck-related origin\n- Recent track maintenance may have introduced particle at specific chuck location\n\n## Corrective Actions\n\n1. Inspect chuck edge at 3 o'clock position under high-magnification microscope\n2. Clean chuck edge with approved IPA wipe procedure focusing on contamination site\n3. Run bare silicon qualification wafer to verify contamination removal\n4. Check maintenance procedure compliance - verify no residue from O-ring or gasket replacement\n5. Validate with particle wafer (PWP) before returning to production\n\n## Prevention Measures\n\n- Add chuck edge visual inspection to post-PM checklist\n- Implement 4-point edge inspection (12, 3, 6, 9 o'clock) after any maintenance\n- Deploy edge-specific defect monitoring with clock position tracking in FDC\n\n**Severity**: Medium\n**Yield Impact**: 4.2% yield loss, localized to edge die only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects consistently appearing at notch position (6 o'clock) on 18 wafers. Defect position ROTATES with wafer orientation - always at notch. Small scratches visible under SEM review.\n\nProcess Context: Tool ID HANDLER-BROOKS-03, upstream from LITH-ASML-02. Handler processed 15,000 wafers since last PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Notch finder mechanism contact damage - worn or contaminated notch alignment sensor causing physical contact\n\n**Evidence**:\n- Defects rotate with wafer orientation = PRE-alignment issue at notch finder\n- Scratches at notch indicate mechanical contact during orientation detection\n- 15,000 wafers since PM suggests wear on notch finder mechanism\n- Brooks handler notch finder uses optical + mechanical pre-alignment that can cause contact if misaligned\n\n## Corrective Actions\n\n1. Stop handler immediately - notch finder causing physical wafer damage\n2. Inspect notch finder sensor assembly for debris, misalignment, or worn components\n3. Verify notch finder gap specification (typically 0.5-1.0mm clearance)\n4. Check notch finder calibration: alignment accuracy spec ±0.1°\n5. Replace notch finder if mechanical wear detected on contact surfaces\n6. Run 10 qualification wafers with post-process edge inspection\n\n## Prevention Measures\n\n- Reduce notch finder PM interval from 15,000 to 10,000 wafer passes\n- Add notch-position defect monitoring to handler SPC\n- Implement wafer count-based predictive maintenance trigger\n\n**Severity**: High - physical wafer damage\n**Yield Impact**: 3.8% yield loss, plus risk of downstream contamination from particles"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist defect at 9 o'clock edge position, appears as incomplete resist coverage. Affects 12 wafers from single lot. Position is fixed on chuck, not rotating with notch.\n\nProcess Context: Tool ID COAT-TEL-08, Recipe EBR_STD_35MM. EBR (Edge Bead Removal) step suspected. No recent maintenance.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized EBR nozzle failure - partial clog or misalignment at 9 o'clock position\n\n**Evidence**:\n- Incomplete resist coverage at fixed edge position indicates EBR dispensing issue\n- Fixed position on chuck (not rotating) confirms tool-side origin\n- Single EBR nozzle typically services specific angular range during wafer rotation\n- No recent maintenance means gradual nozzle degradation likely\n\n## Corrective Actions\n\n1. Inspect EBR nozzle assembly - check for partial clog or solvent crystallization\n2. Verify EBR nozzle position specification: ±0.3mm from wafer edge\n3. Check EBR solvent flow rate at 9 o'clock position nozzle\n4. Clean or replace affected EBR nozzle\n5. Verify EBR arm positioning motor calibration\n6. Run coat uniformity test wafer with edge bead measurement\n\n## Prevention Measures\n\n- Add EBR nozzle flow verification to daily qual routine\n- Implement nozzle purge sequence between lots\n- Track EBR performance by angular position in FDC\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - edge die only affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mechanical scratches at 12 o'clock edge position on wafers 5, 10, 15, 20, 25 from lot of 25. Pattern suggests every 5th wafer affected. Scratches are 2-3mm long, radial orientation.\n\nProcess Context: Tool ID HANDLER-YASKAWA-02. Robot arm services 5-wafer cassette positions. Scratches appeared after robot teach point update.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm contact at specific cassette slot - teach point error at position 5 causing edge contact\n\n**Evidence**:\n- Every 5th wafer pattern (5, 10, 15, 20, 25) correlates to specific cassette slot position\n- Scratches at fixed 12 o'clock indicate robot arm contact during pick/place\n- Issue appeared after teach point update confirms programming error\n- Radial scratch orientation consistent with robot arm approach angle\n\n## Corrective Actions\n\n1. Immediately halt robot operations on cassette slot 5\n2. Review teach point update - compare current vs previous values for slot 5\n3. Verify robot arm clearance at slot 5 position using laser measurement\n4. Correct teach point: ensure minimum 1mm edge clearance at all approach angles\n5. Re-teach slot 5 with proper clearance verification\n6. Run dummy wafer validation through slot 5 with edge inspection\n\n## Prevention Measures\n\n- Require edge clearance verification after any teach point modification\n- Implement dual-sign-off for robot teach point changes\n- Add per-slot wafer edge inspection to qual routine\n\n**Severity**: High - mechanical damage pattern\n**Yield Impact**: 4.5% yield loss (20% of wafers severely impacted at edge)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pin marks at three positions (2, 6, 10 o'clock) on wafer edge, consistent triangular pattern. Affects all 25 wafers in lot. Marks appear as small circular impressions 0.5mm diameter.\n\nProcess Context: Tool ID LITH-TEL-05, lift pin assembly. Pins show 8,500 RF-hours. Pattern appeared gradually over last week.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler lift pin wear causing excessive wafer contact - pins extending beyond specification height\n\n**Evidence**:\n- Triangular pattern at 2, 6, 10 o'clock matches standard 3-pin lift configuration\n- Circular impressions indicate pin tip contact/pressure on wafer backside\n- 8,500 RF-hours approaches typical lift pin replacement interval (10,000 hours)\n- Gradual onset suggests progressive pin wear or contamination buildup\n\n## Corrective Actions\n\n1. Measure lift pin heights - spec per vendor (typically ±0.05mm)\n2. Inspect pin tips for wear, contamination, or ceramic chipping\n3. Verify pin retraction depth - pins must fully retract below chuck surface\n4. Replace lift pin assembly if any pin out of spec\n5. Check lift pin actuation pressure - excessive pressure causes over-extension\n6. Run qualification with backside inspection at pin contact points\n\n## Prevention Measures\n\n- Set lift pin replacement PM at 8,000 RF-hours (preventive)\n- Add lift pin height verification to weekly PM checklist\n- Implement lift pin position sensor monitoring in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss - edge die at three positions affected"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects at 7 o'clock position ONLY on recipe METAL_HARD_MASK, not on other recipes run on same tool. 15 wafers affected, 3.5% yield loss. Other recipes on same chuck show no edge issues.\n\nProcess Context: Tool ID ETCH-LAM-12. METAL_HARD_MASK recipe uses higher bias power (800W vs 400W standard). Chuck edge ring replaced 2 weeks ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Recipe-specific edge effect - high bias power causing localized plasma non-uniformity at 7 o'clock position due to edge ring gap or seating issue\n\n**Evidence**:\n- Recipe-specific occurrence rules out general chuck contamination\n- High bias power (800W) amplifies any edge ring gap asymmetry\n- Recent edge ring replacement may have introduced seating issue at 7 o'clock\n- Lower power recipes (400W) don't generate sufficient field to expose the gap\n\n## Corrective Actions\n\n1. Inspect edge ring seating at 7 o'clock position - check for gap or debris\n2. Verify edge ring torque at all clamp positions (spec: 2.5 Nm ±0.2)\n3. Check edge ring flatness - spec <0.1mm deviation\n4. Run plasma uniformity test at 800W to map asymmetry\n5. Reseat or replace edge ring if gap detected\n6. Validate with METAL_HARD_MASK recipe qual wafers\n\n## Prevention Measures\n\n- Add plasma uniformity test at max bias power to edge ring replacement PM\n- Implement recipe-specific edge defect tracking in SPC\n- Document edge ring torque values at each clamp position during PM\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on high-power recipes only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized particles at 4-5 o'clock sector on wafer edge, approximately 30° arc affected. Particles are metallic per EDX analysis (Al signature). 22 wafers in lot, first 10 clean, last 12 affected.\n\nProcess Context: Tool ID LITH-ASML-02. Chamber opened for reticle change between wafer 10 and 11. Reticle handler arm operates at 4 o'clock position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Reticle handler arm contamination - Al particles shed from handler mechanism during reticle exchange\n\n**Evidence**:\n- Clear correlation: first 10 wafers clean, contamination started after reticle change\n- Al signature indicates mechanical wear from handler components (Al alloy common in handlers)\n- 4-5 o'clock sector matches reticle handler arm operating position\n- Chamber opening allowed particles to deposit on chuck edge in handler path\n\n## Corrective Actions\n\n1. Inspect reticle handler arm for wear at bearing and guide surfaces\n2. Check handler arm coating integrity - Al substrate exposure indicates coating failure\n3. Clean chamber and chuck surface at 4-5 o'clock sector\n4. Replace worn handler components showing Al exposure\n5. Perform particle qual (PWP) before returning to production\n6. Implement post-reticle-change purge and mini-clean sequence\n\n## Prevention Measures\n\n- Add handler arm visual inspection to reticle change procedure\n- Implement particle monitoring after every reticle exchange\n- Set handler arm coating replacement PM interval based on reticle exchanges (not time)\n\n**Severity**: High - metallic contamination risk\n**Yield Impact**: 4.8% yield loss, plus cross-contamination risk to subsequent lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Crescent-shaped defect at wafer edge, 11 o'clock position. Defect appears as resist thinning over ~15mm arc. Consistent on all 25 wafers. Pattern does NOT rotate with notch position.\n\nProcess Context: Tool ID COAT-TEL-03, spin coat with EBR. EBR uses 4-nozzle design. Recent solvent change from supplier A to supplier B.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR nozzle flow imbalance due to solvent viscosity difference - new supplier solvent affecting one of four EBR nozzles\n\n**Evidence**:\n- Fixed position (not rotating with notch) confirms tool-side EBR issue\n- Crescent/arc shape consistent with one EBR nozzle coverage zone (90° per nozzle ÷ 4 nozzles)\n- 11 o'clock position corresponds to Nozzle 1 coverage sector\n- Solvent change correlates with defect onset - viscosity difference affects flow rate\n\n## Corrective Actions\n\n1. Measure flow rate from each of 4 EBR nozzles independently\n2. Compare solvent B viscosity to solvent A specification\n3. Adjust EBR pump pressure for Nozzle 1 if flow rate below spec\n4. If solvent viscosity out of spec, revert to qualified supplier or adjust recipe parameters\n5. Verify EBR coverage uniformity with edge bead measurement at 4 quadrants\n6. Run coat qual wafers with full edge inspection\n\n## Prevention Measures\n\n- Require incoming solvent viscosity verification before use\n- Add 4-quadrant EBR uniformity check to solvent qualification\n- Implement flow rate monitoring per nozzle in FDC\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss - resist edge uniformity issue"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Sharp scratch at 8 o'clock edge, single linear defect ~5mm long oriented tangentially. Affects wafers 1, 2, 3 from FOUP-A only. FOUP-B and FOUP-C from same lot are clean.\n\nProcess Context: Tool ID HANDLER-BROOKS-01. Both FOUPs processed through same handler. FOUP-A is 6 months old, FOUP-B and C are new.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP-A internal damage - worn or damaged wafer support at 8 o'clock causing edge contact\n\n**Evidence**:\n- FOUP-specific issue: only FOUP-A affected, same handler processed all\n- Top slots (1, 2, 3) suggests FOUP lid or upper support damage\n- 6-month old FOUP may have accumulated wear at support features\n- Tangential scratch orientation consistent with wafer rotation during load/unload\n- New FOUPs (B, C) show no issue = not handler-related\n\n## Corrective Actions\n\n1. Immediately quarantine FOUP-A - do not use for production\n2. Inspect FOUP-A internal surfaces at 8 o'clock position, especially slots 1-3\n3. Check wafer support fingers and retaining features for wear or debris\n4. Inspect FOUP door seal and latching mechanism for misalignment\n5. Either repair or retire FOUP-A based on damage assessment\n6. Implement FOUP incoming inspection before re-qualifying\n\n## Prevention Measures\n\n- Set FOUP retirement policy at 6-month or 10,000 wafer cycles (whichever first)\n- Add monthly visual inspection of high-use FOUPs\n- Track FOUP-specific defect signatures in lot genealogy system\n\n**Severity**: High - physical wafer damage\n**Yield Impact**: 5.2% yield loss on FOUP-A wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist splash defects at 1 o'clock edge position. Splash pattern indicates droplet impact. Appears on 8 of 25 wafers, randomly distributed in lot, not sequential.\n\nProcess Context: Tool ID COAT-TEL-08. EBR dispense arm at 1 o'clock. Random occurrence suggests intermittent issue. No recipe changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent EBR nozzle drip - solvent residue dripping from nozzle during idle, splashing on wafers during subsequent coat\n\n**Evidence**:\n- 1 o'clock position matches EBR nozzle home position\n- Random (non-sequential) occurrence indicates drip accumulates, then releases\n- Splash pattern confirms liquid droplet impact\n- Intermittent nature suggests nozzle check valve or suckback issue\n\n## Corrective Actions\n\n1. Inspect EBR nozzle for residual solvent accumulation at tip\n2. Verify nozzle suckback function - should retract solvent after dispense\n3. Check check valve at nozzle for proper seating\n4. Clean nozzle tip and verify drip-free operation over 10 idle cycles\n5. Adjust suckback distance if insufficient (spec: 2-3mm retraction)\n6. Run coat qual batch with extended idle intervals to verify fix\n\n## Prevention Measures\n\n- Add nozzle drip check to daily startup qualification\n- Implement pre-coat nozzle purge if idle time >5 minutes\n- Monitor suckback valve actuation in maintenance log\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.1% yield loss (8 of 25 wafers with minor edge defects)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized haze at 6 o'clock edge, covering ~10mm arc. Haze appears as surface roughening under microscope. Affects Recipe A lots only, not Recipe B on same tool. Both recipes use same chuck position.\n\nProcess Context: Tool ID ETCH-LAM-07. Recipe A: higher temp (80°C chuck), Recipe B: standard temp (60°C). Defect position fixed on chuck.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Thermal stress-induced surface damage at chuck edge hot spot - localized chuck heater non-uniformity at 80°C\n\n**Evidence**:\n- Recipe-specific to high-temp process (80°C) rules out mechanical cause\n- Fixed position on chuck indicates heater zone issue at 6 o'clock\n- Lower temp Recipe B (60°C) does not generate sufficient thermal stress to cause damage\n- Surface roughening consistent with localized overheating\n\n## Corrective Actions\n\n1. Map chuck temperature uniformity using thermal imaging or TC wafer at 80°C\n2. Check heater zone resistance at 6 o'clock sector - compare to other zones\n3. Inspect chuck surface at 6 o'clock for degradation or coating damage\n4. Repair or replace affected heater zone if >5°C deviation from setpoint\n5. Adjust heater zone calibration if software controllable\n6. Run Recipe A qual wafer with post-process edge inspection\n\n## Prevention Measures\n\n- Add thermal uniformity check to quarterly PM for high-temp recipes\n- Implement per-zone heater monitoring in FDC\n- Set temperature deviation alarm threshold at ±3°C per zone\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on Recipe A only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Isolated defect cluster at 10 o'clock position, ~5mm from edge. Defects appear as embedded particles. Position is CONSISTENT on tool LITH-TEL-05 but NOT on LITH-TEL-06 for same lot split.\n\nProcess Context: Both tools run identical recipe. LITH-TEL-05 has 12,000 wafers since PM, LITH-TEL-06 has 3,000 wafers since PM. Lot was split 50/50 between tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Tool-specific contamination on LITH-TEL-05 - accumulated particle source at 10 o'clock position from extended run without PM\n\n**Evidence**:\n- Same lot split between tools eliminates wafer-level root cause\n- LITH-TEL-05 (12,000 wafers) shows defects, LITH-TEL-06 (3,000 wafers) clean\n- 4x longer operation since PM on affected tool\n- Fixed position indicates stationary contamination source (not rotating component)\n\n## Corrective Actions\n\n1. Perform particle source investigation on LITH-TEL-05 at 10 o'clock position\n2. Inspect chuck edge, lift pins, and proximity pins in that sector\n3. Check exhaust port location - may be accumulating particles at 10 o'clock\n4. Run PWP (particle wafer program) to quantify contamination\n5. Schedule accelerated PM for LITH-TEL-05\n6. Implement chamber clean and qualification\n\n## Prevention Measures\n\n- Reduce PM interval based on wafer count (set limit at 10,000 wafers)\n- Implement position-based particle trending in SPC\n- Compare multi-tool defect signatures to identify tool-specific issues early\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on LITH-TEL-05, 0% on LITH-TEL-06"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge chipping at 2 o'clock position, small half-moon chips visible under optical microscope. Chips are 0.2-0.5mm in size. Affects 5 wafers from lot, all processed through same loadport.\n\nProcess Context: Tool ID LITH-ASML-02, Loadport 1. Loadport 2 processed wafers from same lot show no chipping. Recent FOUP opener maintenance on Loadport 1.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: FOUP opener/loadport door mechanism causing edge contact at 2 o'clock during FOUP opening sequence\n\n**Evidence**:\n- Loadport-specific: LP1 affected, LP2 clean with same lot\n- Recent maintenance on LP1 FOUP opener correlates with defect onset\n- 2 o'clock position matches FOUP door opening path\n- Chipping indicates hard mechanical contact during door operation\n\n## Corrective Actions\n\n1. Stop Loadport 1 immediately - physical wafer damage occurring\n2. Review FOUP opener maintenance - check door alignment and clearances\n3. Verify FOUP dock position sensors and alignment pins\n4. Measure door-to-wafer clearance during opening sequence\n5. Adjust door mechanism or realign to achieve minimum 2mm clearance\n6. Run test wafer through LP1 opening sequence with video observation\n\n## Prevention Measures\n\n- Add wafer clearance verification to loadport maintenance procedure\n- Require edge inspection qualification after any loadport maintenance\n- Implement FOUP opener position monitoring sensors\n\n**Severity**: Critical - physical edge damage causing chips\n**Yield Impact**: 6.5% yield loss plus potential for particle generation from chips"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Watermark-like stains at 5 o'clock edge position. Stains appear as circular rings 1-2mm diameter. Only on wafers that went through rinse step. Pattern does not rotate with notch.\n\nProcess Context: Tool ID WET-DNS-03, rinse/dry module. DI water flow recently optimized for water conservation. 5 o'clock position near water drain outlet.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Incomplete rinse drying at drain proximity - reduced DI water flow causing localized drying during active drain\n\n**Evidence**:\n- Rinse-step specific confirms wet process origin\n- 5 o'clock position near drain outlet indicates flow dynamics issue\n- Recent flow optimization (reduction) correlates with defect onset\n- Watermarks indicate water evaporated before proper IPA dry or spin dry\n- Fixed position (not rotating) confirms tool geometry cause\n\n## Corrective Actions\n\n1. Restore original DI water flow rate for rinse step\n2. Verify drain timing - ensure drain doesn't start until spin dry begins\n3. Adjust rinse nozzle coverage to ensure 5 o'clock sector fully wetted\n4. Increase spin speed or duration to ensure complete water removal before evaporation\n5. Verify IPA vapor dry coverage if equipped\n6. Run rinse qual with watermark inspection at drain-side edge\n\n## Prevention Measures\n\n- Require edge defect qual before any flow rate process change\n- Add drain-side edge inspection to recipe qualification\n- Monitor DI water flow rate in FDC with minimum threshold\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.5% yield loss - cosmetic to minor yield impact depending on layer"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized scratches at 9 o'clock edge, oriented radially (from edge toward center). 3-4mm long scratches. Appears only on wafers processed after lot changeover. First lot of day affected.\n\nProcess Context: Tool ID HANDLER-BROOKS-03. Handler idle overnight. First lot in morning shows scratches, subsequent lots clean. Cold start condition suspected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Robot arm thermal contraction overnight causing slight position shift - cold start misalignment at 9 o'clock approach angle\n\n**Evidence**:\n- First lot of day affected, subsequent lots clean = thermal issue\n- Overnight idle allows robot arm to reach ambient temperature\n- Subsequent lots clean as robot warms and returns to calibrated position\n- Radial scratch orientation matches robot approach vector at 9 o'clock\n\n## Corrective Actions\n\n1. Implement robot warm-up routine before first production lot\n2. Run 3-5 dummy wafers through handler after overnight idle\n3. Verify robot teach points are qualified at both cold and warm states\n4. Consider installing robot arm heater for thermal stability\n5. Adjust teach point at 9 o'clock to account for cold-state position shift\n6. Validate with first-lot-of-day wafer inspection protocol\n\n## Prevention Measures\n\n- Add mandatory warm-up sequence to morning startup procedure\n- Track first-lot defect rate as cold-start quality metric\n- Implement temperature monitoring on robot arm with position compensation\n\n**Severity**: Medium\n**Yield Impact**: 4.0% yield loss on first lot only, 0% on subsequent lots"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Polymer residue at 3 o'clock edge position after etch. Residue appears as brown discoloration on 20mm arc. All wafers in lot affected. Residue confirmed by FTIR as etch polymer.\n\nProcess Context: Tool ID ETCH-LAM-09, polymer-generating etch recipe. Edge purge gas supposedly protects edge. Recent edge purge flow sensor replaced.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge purge gas failure at 3 o'clock - replaced flow sensor calibrated incorrectly causing insufficient purge flow at one position\n\n**Evidence**:\n- Polymer residue at edge despite edge purge indicates purge failure\n- 3 o'clock localized issue suggests one of multiple purge zones failed\n- Recent sensor replacement correlates with defect onset\n- All wafers affected confirms persistent (not intermittent) purge issue\n\n## Corrective Actions\n\n1. Verify edge purge flow sensor calibration - compare readings to mass flow reference\n2. Check actual purge flow at 3 o'clock position using flow meter\n3. Recalibrate or replace flow sensor if reading incorrectly\n4. Verify purge gas distribution to all edge zones\n5. Clean affected wafers with appropriate ash/strip recipe\n6. Run etch qual with post-etch edge inspection at all clock positions\n\n## Prevention Measures\n\n- Add per-zone purge flow verification to sensor replacement PM\n- Implement edge purge flow monitoring with per-zone alarms in FDC\n- Require polymer residue inspection as part of edge purge qualification\n\n**Severity**: Medium-High\n**Yield Impact**: 3.8% yield loss, plus potential for residue-related defects in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Small pits at 12 o'clock edge, appearing as surface voids 50-100μm diameter. SEM shows pit morphology consistent with bubble collapse. Affects high-temp dep recipes only.\n\nProcess Context: Tool ID DEP-AMAT-04, CVD chamber. High-temp recipe at 450°C. 12 o'clock position near He backside cooling inlet. Low-temp recipes unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized He backside cooling gas bubble at 12 o'clock - gas leak at cooling inlet creating trapped gas that expands at high temperature\n\n**Evidence**:\n- High-temp specific (450°C) suggests thermal expansion mechanism\n- 12 o'clock position at He cooling inlet identifies gas supply as source\n- Pit morphology from bubble collapse indicates trapped gas expansion and release\n- Low-temp recipes don't generate sufficient thermal energy to expand trapped gas\n\n## Corrective Actions\n\n1. Inspect He backside cooling inlet at 12 o'clock for seal integrity\n2. Check He supply line for leaks near chuck connection\n3. Verify He flow rate and distribution uniformity\n4. Replace inlet seal if degraded (O-ring or VCR fitting)\n5. Perform He leak check using sniffer at 12 o'clock position\n6. Run high-temp qual with post-dep surface inspection\n\n## Prevention Measures\n\n- Add He inlet seal inspection to PM checklist\n- Implement He flow uniformity monitoring\n- Set He leak rate limit at <1E-9 atm-cc/sec at all inlet positions\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on high-temp recipes, 0% on low-temp"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge defects at 7 o'clock on odd-numbered slots only (1, 3, 5, etc.). Even slots (2, 4, 6, etc.) clean. Defects are small particles embedded in resist.\n\nProcess Context: Tool ID COAT-TEL-06. Cassette uses alternating slot orientation. Odd slots face one direction, even slots face opposite. Spin coater cup at 7 o'clock.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Spin coater cup splash-back onto odd-slot wafers - cup contamination splashes onto wafers facing specific direction during load\n\n**Evidence**:\n- Odd-slot only pattern correlates with wafer orientation in cassette\n- Odd slots face toward spin cup at 7 o'clock during load\n- Particles embedded in resist indicates contamination during or just before coat\n- Even slots face away from cup, protected from splash\n\n## Corrective Actions\n\n1. Inspect spin coater cup for accumulated resist residue\n2. Clean cup thoroughly focusing on 7 o'clock inner surface\n3. Check cup exhaust - blocked exhaust causes splash accumulation\n4. Verify cup drain is clear and functioning\n5. Adjust wafer load position to minimize cup exposure during placement\n6. Run coat qual with alternating slot inspection\n\n## Prevention Measures\n\n- Increase cup cleaning frequency based on wafer count\n- Add cup visual inspection to daily qual\n- Implement cup residue sensor or inspection camera\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.8% yield loss (50% of wafers affected, edge die only)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Discoloration at 4 o'clock edge extending 15mm inward from edge. Appears as slight color shift in thin film. Affects only wafers that sat in queue >30 minutes before processing.\n\nProcess Context: Tool ID DEP-AMAT-02. Queue time varies due to tool utilization. Short queue (<10 min) wafers are clean. Load lock at 4 o'clock side.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Load lock outgassing contamination at 4 o'clock - wafers facing load lock absorb contaminants during extended queue time\n\n**Evidence**:\n- Queue-time dependent confirms time-based contamination accumulation\n- >30 minute threshold suggests adsorption mechanism requires time\n- 4 o'clock position facing load lock identifies source\n- Short queue wafers clean confirms contamination source is in queue location\n- Color shift indicates thin film surface contamination\n\n## Corrective Actions\n\n1. Inspect load lock for contamination sources (O-ring outgassing, residual deposits)\n2. Implement load lock purge during wafer queue time\n3. Reduce maximum queue time to <20 minutes via scheduling optimization\n4. Add intermediate vacuum pump-down cycle for extended queue wafers\n5. Clean load lock chamber and replace any degraded seals\n6. Qualify with intentional 30-minute queue to verify fix\n\n## Prevention Measures\n\n- Set queue time limit of 20 minutes in tool scheduling system\n- Implement load lock environment monitoring (RGA for contaminants)\n- Track queue time correlation with defect rate in SPC\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on extended queue wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Mechanical damage at 6 o'clock edge, appearing as small chips and cracks. Damage visible on wafers from Lot A but not Lot B, though both processed through same tools sequentially.\n\nProcess Context: Lot A wafers are 0.775mm thick (standard), Lot B wafers are 0.725mm thick (thin). Both lots passed through same handler and process tools.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Handler gripper or end effector calibrated for thin wafers - standard thickness wafers (Lot A) experience edge contact at 6 o'clock grip position\n\n**Evidence**:\n- Thickness-dependent: standard (0.775mm) damaged, thin (0.725mm) clean\n- Handler likely calibrated for thin wafer spec with insufficient clearance for standard\n- 6 o'clock position indicates gripper or end effector contact point\n- 0.050mm thickness difference at edge can cause contact if clearance marginal\n\n## Corrective Actions\n\n1. Verify handler is configured for correct wafer thickness (should accommodate both)\n2. Check end effector edge clearance specification - must handle ±0.05mm thickness variation\n3. Adjust gripper or end effector position for standard thickness wafers\n4. Implement wafer thickness sensing with automatic clearance adjustment\n5. If gripper worn, replace with new unit calibrated for thickness range\n6. Run qualification with both thick and thin wafers through handler\n\n## Prevention Measures\n\n- Implement wafer thickness-based recipe selection for handler\n- Add thickness variation to handler qualification matrix\n- Track handler performance by wafer thickness in SPC\n\n**Severity**: High - mechanical damage\n**Yield Impact**: 5.5% yield loss on standard thickness wafers, 0% on thin"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist edge bead at 8 o'clock position thicker than specification (2.5mm vs 1.5mm spec). Causes subsequent etch non-uniformity. Consistent across all 25 wafers.\n\nProcess Context: Tool ID COAT-TEL-07. 4-nozzle EBR system. Nozzle 3 services 8 o'clock sector. No recent maintenance or recipe changes.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR Nozzle 3 partial blockage - reduced solvent flow leaving thicker edge bead at 8 o'clock\n\n**Evidence**:\n- 8 o'clock position corresponds to Nozzle 3 coverage sector in 4-nozzle design\n- Consistent thick bead indicates systematic under-removal at that position\n- No recipe changes rules out process parameter cause\n- Gradual nozzle clog likely from solvent crystallization over time\n\n## Corrective Actions\n\n1. Measure EBR solvent flow rate from Nozzle 3 independently\n2. Compare flow to Nozzles 1, 2, 4 - should be within 5% of each other\n3. Clean or replace Nozzle 3 if flow below specification\n4. Perform ultrasonic cleaning of nozzle assembly\n5. Verify EBR nozzle position: ±0.3mm from edge specification\n6. Run edge bead measurement on qual wafer at all 4 quadrants\n\n## Prevention Measures\n\n- Implement per-nozzle flow monitoring in FDC\n- Add nozzle purge sequence between lots to prevent crystallization\n- Set edge bead uniformity specification in SPC (max deviation 0.3mm)\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss from edge non-uniformity"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized etch non-uniformity at 1 o'clock edge, showing 15% etch rate deviation in 20mm arc. Only during first 5 wafers of batch, subsequent wafers normal.\n\nProcess Context: Tool ID ETCH-LAM-04. Chamber idle 4 hours before batch. First-wafer effect suspected. 1 o'clock position near gas inlet manifold.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: First-wafer gas distribution instability at 1 o'clock - gas inlet manifold requires stabilization after extended idle\n\n**Evidence**:\n- First 5 wafers affected, subsequent normal = classic first-wafer effect\n- 4-hour idle allows gas delivery system to reach non-optimal state\n- 1 o'clock near gas inlet means this sector sees freshest (unstabilized) gas flow\n- 15% rate deviation indicates significant gas composition or flow instability\n\n## Corrective Actions\n\n1. Implement chamber conditioning sequence after >2 hour idle\n2. Run 2-3 dummy wafers to stabilize gas distribution before production\n3. Verify gas line purge sequence activates after idle\n4. Check gas manifold for dead volumes that cause composition drift\n5. Consider continuous low-flow purge during idle periods\n6. Validate with first-wafer etch rate measurement at 1 o'clock\n\n## Prevention Measures\n\n- Automate chamber conditioning for idle >2 hours\n- Track first-wafer etch rate deviation as chamber stability metric\n- Implement gas manifold dead volume reduction modifications\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on first 5 wafers, 0% on remainder"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge peeling at 11 o'clock position, film delamination from substrate over 25mm arc. Adhesion test confirms poor adhesion at that position. Center of wafer has good adhesion.\n\nProcess Context: Tool ID DEP-AMAT-06, adhesion layer deposition. 11 o'clock position near wafer clamp. Recent clamp replacement performed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp shadow effect at 11 o'clock - new clamp geometry blocks deposition precursor, resulting in thin adhesion layer\n\n**Evidence**:\n- 11 o'clock at clamp position indicates geometric shadowing\n- Recent clamp replacement correlates with defect onset\n- Poor adhesion at edge with good adhesion at center = edge-specific deposition issue\n- New clamp may have different geometry than original, creating larger shadow\n\n## Corrective Actions\n\n1. Compare new clamp geometry to original clamp specifications\n2. Measure film thickness at 11 o'clock vs other edge positions and center\n3. If new clamp larger/taller, consider reverting to original design\n4. Adjust wafer position or clamp engagement to minimize shadow\n5. Modify recipe to increase deposition time compensating for edge shadowing\n6. Run adhesion test qual with film thickness mapping at all edge positions\n\n## Prevention Measures\n\n- Require geometry verification for any clamp replacement parts\n- Add edge adhesion test to clamp replacement qualification\n- Maintain critical spare parts with identical specifications\n\n**Severity**: High - film integrity issue\n**Yield Impact**: 5.2% yield loss - edge die with delamination risk"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Particles at 5 o'clock edge, metallic (Fe) signature per EDX. 10-20 particles per wafer concentrated in 30° arc. Particles appeared after tool maintenance involving stainless steel components.\n\nProcess Context: Tool ID ETCH-LAM-11. Stainless steel gas line replaced during PM. 5 o'clock position near new gas line connection. Chamber cleaned post-PM.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stainless steel installation debris at gas line connection - Fe particles from cutting, welding, or fitting installation contaminating chamber\n\n**Evidence**:\n- Fe metallic particles directly correlate to stainless steel work during PM\n- 5 o'clock near new gas line connection identifies source location\n- Chamber clean post-PM insufficient to remove all installation debris\n- Particles continue releasing from connection during process gas flow\n\n## Corrective Actions\n\n1. Inspect gas line connection at 5 o'clock for visible debris or burrs\n2. Perform additional high-flow purge of new gas line section\n3. If debris continues, disconnect and clean/replace fitting\n4. Electropolish any rough surfaces at connection point\n5. Run extended chamber clean sequence\n6. Validate with PWP (particle wafer program) at 5 o'clock focus\n\n## Prevention Measures\n\n- Require particle count qualification after any stainless steel installation\n- Use electropolished components only for gas delivery systems\n- Add high-flow purge step to gas line installation procedure\n- Clean all fittings ultrasonically before installation\n\n**Severity**: High - metallic contamination\n**Yield Impact**: 6.0% yield loss plus cross-contamination risk"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist thickness variation at 2 o'clock edge, showing 8% thickness deviation from target. Thickness map shows gradual roll-off starting 10mm from edge. All wafers affected uniformly.\n\nProcess Context: Tool ID COAT-TEL-05, spin coating. Chuck vacuum at edge compromised per FDC alarm. 2 o'clock position has edge vacuum groove.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge vacuum leak at 2 o'clock groove - vacuum loss causes slight wafer bow/lift during spin, affecting resist distribution\n\n**Evidence**:\n- FDC alarm confirms edge vacuum compromised\n- 2 o'clock position at edge vacuum groove identifies leak location\n- Wafer bow during spin causes resist flow toward lifted edge = thinning pattern\n- Gradual roll-off from 10mm inward consistent with bow-induced flow\n\n## Corrective Actions\n\n1. Check edge vacuum groove for cracks or debris at 2 o'clock position\n2. Verify vacuum seal integrity using leak detector\n3. Clean vacuum groove if contamination blocking seal\n4. Replace chuck if groove damaged or cracked\n5. Verify vacuum level meets specification (typically >-60 kPa)\n6. Run coat uniformity qual with edge thickness focus\n\n## Prevention Measures\n\n- Add edge vacuum monitoring to real-time FDC with lot stop\n- Implement chuck vacuum leak check in daily qualification\n- Track edge vacuum trend to predict seal degradation\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss from resist thickness non-uniformity"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: CMP scratches at 10 o'clock edge, oriented circumferentially. Scratches 5-10mm long following edge curvature. Only on product wafers, not on carrier/conditioner wafers.\n\nProcess Context: Tool ID CMP-AMAT-03. 10 o'clock near retaining ring sector. Product wafers are full surface polish, carriers are bare silicon.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Retaining ring wear at 10 o'clock - worn ring sector allows wafer edge contact with pad, causing scratches\n\n**Evidence**:\n- Product wafers scratched, carriers clean = pattern/film sensitive issue\n- Circumferential scratch orientation matches rotational motion at edge\n- 10 o'clock near retaining ring sector identifies worn location\n- Pattern film has different mechanical properties than bare silicon\n- Worn ring section provides insufficient edge protection during polish\n\n## Corrective Actions\n\n1. Inspect retaining ring for wear at 10 o'clock sector\n2. Measure ring height uniformity - should be within 0.1mm around circumference\n3. Replace retaining ring if wear exceeds specification\n4. Check wafer-to-ring clearance with product wafer (may differ from carrier)\n5. Verify down force uniformity - excessive pressure at 10 o'clock?\n6. Run product wafer qual with post-CMP edge inspection\n\n## Prevention Measures\n\n- Track retaining ring wear by wafer position (clock position trending)\n- Set ring replacement interval based on product wafer count\n- Qualify ring with product wafers, not just carriers\n\n**Severity**: Medium-High\n**Yield Impact**: 4.5% yield loss - scratches may cause yield loss in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern distortion at 9 o'clock edge, showing 15nm overlay shift. Shift is consistent at 9 o'clock across all wafers. Other edge positions show normal overlay.\n\nProcess Context: Tool ID LITH-ASML-02. Wafer stage uses 4-point leveling. Level sensor at 9 o'clock reading erratically per FDC log.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Level sensor malfunction at 9 o'clock - erratic readings causing local stage height error, resulting in overlay shift\n\n**Evidence**:\n- FDC confirms erratic level sensor readings at 9 o'clock position\n- 15nm overlay shift at that position corresponds to stage height error\n- Other edge positions normal confirms isolated sensor issue\n- 4-point leveling means each sensor controls quadrant height\n\n## Corrective Actions\n\n1. Calibrate level sensor at 9 o'clock position\n2. Check sensor for contamination on optical path\n3. Clean sensor window using approved procedure\n4. If readings remain erratic, replace sensor unit\n5. Run leveling diagnostic to verify all 4 sensors reading consistently\n6. Validate with overlay qual at all edge positions\n\n## Prevention Measures\n\n- Add level sensor stability monitoring to FDC with immediate alarm\n- Implement daily sensor calibration verification\n- Track per-sensor reading variance as predictive maintenance indicator\n\n**Severity**: High - overlay specification impact\n**Yield Impact**: 4.8% yield loss at 9 o'clock edge die"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized oxidation at 7 o'clock edge, showing different color than rest of wafer. Ellipsometry confirms 2nm thicker oxide at that position. Only wafers with queue time >1 hour affected.\n\nProcess Context: Tool ID FURN-TEL-01, furnace processing. Wafers queue in clean room at 7 o'clock facing HEPA filter outlet. High humidity week due to weather.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized moisture absorption at 7 o'clock - wafers facing HEPA outlet in humid conditions absorb moisture during extended queue\n\n**Evidence**:\n- Queue time dependent (>1 hour) confirms time-based absorption\n- 7 o'clock facing HEPA outlet = direct airflow exposure at that position\n- High humidity week provides moisture source\n- 2nm additional oxide consistent with moisture-enhanced oxidation during furnace process\n\n## Corrective Actions\n\n1. Reduce maximum queue time to <45 minutes during high humidity periods\n2. Reorient wafer storage to avoid direct HEPA airflow\n3. Implement nitrogen purge cabinet for queue wafers\n4. Add humidity monitoring with queue time adjustment based on RH%\n5. Consider pre-bake step to drive off absorbed moisture before furnace\n6. Validate with controlled queue time test at various humidity levels\n\n## Prevention Measures\n\n- Install humidity-controlled wafer storage for pre-furnace queue\n- Link clean room humidity to queue time limits in scheduling system\n- Track humidity-correlated defects in SPC\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.2% yield loss - oxide thickness variation affects device parameters"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge pitting at 12 o'clock position after wet etch. Pits are 20-50μm diameter, ~10 pits in 20mm arc. Pattern consistent across all wafers. Pits only in specific film stack areas.\n\nProcess Context: Tool ID WET-DNS-05, HF-based etch. 12 o'clock position near megasonic transducer. Megasonic power recently increased for better uniformity.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Megasonic cavitation damage at 12 o'clock - increased power creates localized cavitation causing pitting in sensitive film stack\n\n**Evidence**:\n- 12 o'clock at megasonic transducer identifies energy source\n- Recent power increase correlates with defect onset\n- Film-stack specific confirms material sensitivity to cavitation\n- Pit morphology (round, 20-50μm) consistent with cavitation bubble collapse damage\n\n## Corrective Actions\n\n1. Reduce megasonic power to previous setting\n2. If uniformity suffers, optimize transducer angle instead of power\n3. Adjust wafer position to move sensitive edge away from peak energy zone\n4. Consider frequency change if available (higher frequency = smaller, less damaging bubbles)\n5. Qualify power level change on test wafers with sensitive film stack\n6. Run etch qual with edge pit inspection\n\n## Prevention Measures\n\n- Require film-stack specific qualification for any megasonic parameter change\n- Document power limits for each film type in recipe database\n- Add edge pit monitoring to wet etch SPC\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss - pitting causes defectivity in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Resist striations at 4 o'clock edge, appearing as radial streaks in resist film. Streaks extend 15mm from edge toward center. Visible on 30% of wafers, random distribution.\n\nProcess Context: Tool ID COAT-TEL-04. 4 o'clock near solvent dispense nozzle. Intermittent occurrence suggests transient condition.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Intermittent solvent pre-wet drip at 4 o'clock - nozzle drips before proper dispense, creating resist flow streaks during spin\n\n**Evidence**:\n- 4 o'clock at solvent nozzle identifies source\n- 30% random distribution indicates intermittent drip accumulation/release\n- Radial streaks from edge toward center = solvent drying pattern during spin\n- Streaks create resist thickness variation as resist flows over dried solvent path\n\n## Corrective Actions\n\n1. Inspect solvent nozzle for residual drip between dispenses\n2. Check nozzle suckback function - should retract solvent after pre-wet\n3. Verify check valve operation at nozzle\n4. Clean or replace nozzle assembly\n5. Adjust suckback distance to prevent drip (spec: 2-3mm retraction)\n6. Run coat qual with multiple idle cycles to test for drip\n\n## Prevention Measures\n\n- Add drip detection to nozzle qualification\n- Implement nozzle purge before each wafer if intermittent drip detected\n- Track striation defects correlated with idle time before coat\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.5% yield loss on affected wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Edge exclusion ring visible at 6 o'clock, but ring width 4.0mm instead of 3.0mm specification. Film deposition extended too far toward edge. Consistent across all wafers.\n\nProcess Context: Tool ID DEP-AMAT-05, PVD deposition. Edge exclusion mask at 6 o'clock shows wear. Mask last replaced 8 months ago.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion mask wear at 6 o'clock - mask erosion allows deposition to extend further toward edge than specification\n\n**Evidence**:\n- Mask at 6 o'clock shows visible wear\n- 4.0mm vs 3.0mm exclusion indicates 1mm mask erosion\n- 8 months since mask replacement - exceeds typical mask life\n- Consistent across wafers confirms mask geometry issue (not process drift)\n\n## Corrective Actions\n\n1. Measure mask edge position at 6 o'clock - verify erosion amount\n2. Compare to new mask specification\n3. Replace edge exclusion mask with new unit\n4. Verify new mask provides 3.0mm exclusion uniformly\n5. Check other mask positions for wear (may have similar erosion elsewhere)\n6. Run deposition qual with edge exclusion measurement at all positions\n\n## Prevention Measures\n\n- Set mask replacement interval at 6 months or 50,000 wafers\n- Add edge exclusion measurement to monthly qualification\n- Track mask wear rate to optimize replacement interval\n\n**Severity**: Low\n**Yield Impact**: 1.5% - primarily affects edge die placement and metrology alignment"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized resist lifting at 3 o'clock edge during develop. Resist delaminates from substrate in 10mm arc. Only on wafers with extended post-exposure delay (>4 hours).\n\nProcess Context: Tool ID LITH-TEL-02, develop module. 3 o'clock near developer puddle edge. Long delay wafers stored in FOUP at 45% RH.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-exposure delay + moisture absorption at 3 o'clock - extended storage allows moisture ingress at exposed resist edge, weakening adhesion\n\n**Evidence**:\n- >4 hour delay dependency confirms time-based degradation\n- 3 o'clock at developer puddle edge = most aggressive chemistry contact point\n- 45% RH storage provides moisture source\n- Exposed resist is more susceptible to moisture absorption than unexposed\n- Developer attacks moisture-weakened resist/substrate interface\n\n## Corrective Actions\n\n1. Reduce post-exposure delay (PED) limit to <3 hours for this resist\n2. Implement nitrogen storage for wafers with unavoidable PED\n3. Add HMDS re-vapor treatment before develop if PED >2 hours\n4. Optimize developer concentration at edge - may need adjustment for long PED wafers\n5. Qualify resist adhesion at various PED times\n6. Run develop qual with intentional 4-hour PED to verify fix\n\n## Prevention Measures\n\n- Set PED limit in scheduling system with escalation for exceedance\n- Implement low-humidity storage for any wafers with expected PED >2 hours\n- Track PED time and correlate with edge defect rate\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on long PED wafers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Scratches at 8 o'clock edge during implant. Linear scratches parallel to wafer edge, 3-5mm long. Appears on wafers from specific implant angles only (7° tilt).\n\nProcess Context: Tool ID IMP-AMAT-02. 8 o'clock position contacts wafer clamp during 7° tilt. Other tilt angles (0°, 15°) show no scratches.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer clamp contact at 7° tilt angle - clamp clearance insufficient at 8 o'clock for this specific tilt position\n\n**Evidence**:\n- Angle-specific occurrence (7° only) indicates geometric interference\n- 8 o'clock clamp contact point at that tilt angle\n- Other tilt angles (0°, 15°) have different wafer-to-clamp geometry - no contact\n- Parallel scratches indicate sliding contact during tilt motion\n\n## Corrective Actions\n\n1. Verify clamp clearance at 7° tilt position - should be minimum 1mm\n2. Check wafer seating position - may be shifted causing edge contact\n3. Adjust clamp position or wafer centering for 7° tilt recipes\n4. If clamp worn, replace with new unit\n5. Modify 7° tilt approach to minimize edge proximity to clamp\n6. Run implant qual at 7° with post-process edge inspection\n\n## Prevention Measures\n\n- Add clamp clearance verification for each new tilt angle recipe\n- Implement per-angle qualification matrix for edge clearance\n- Track angle-specific scratch rate in SPC\n\n**Severity**: Medium-High\n**Yield Impact**: 4.0% yield loss at 7° tilt, 0% at other angles"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Etch residue at 1 o'clock edge forming crescent pattern. Residue confirmed as incompletely etched material. Affects only the 1 o'clock sector in 25° arc. All wafers in lot affected.\n\nProcess Context: Tool ID ETCH-LAM-06. Gas distribution showerhead has 8 zones. Zone 1 at 1 o'clock showing 5% lower flow than specification.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Showerhead Zone 1 flow restriction at 1 o'clock - reduced gas flow causes under-etch in that sector\n\n**Evidence**:\n- Zone 1 at 1 o'clock with 5% lower flow directly correlates to residue location\n- 25° arc matches Zone 1 coverage area (360°/8 zones ≈ 45° per zone)\n- Reduced flow means lower etchant species concentration at that position\n- All wafers affected confirms systematic (not intermittent) restriction\n\n## Corrective Actions\n\n1. Inspect Zone 1 gas distribution holes for partial blockage\n2. Clean showerhead with approved procedure focusing on Zone 1\n3. Verify flow controller for Zone 1 is functioning correctly\n4. Recalibrate Zone 1 flow to match other zones (within 2%)\n5. If holes blocked, consider showerhead replacement\n6. Run etch qual with 8-zone uniformity measurement\n\n## Prevention Measures\n\n- Implement per-zone flow monitoring with deviation alarm\n- Add zone uniformity check to chamber qualification\n- Track zone-by-zone flow trends to predict blockage\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss at 1 o'clock sector"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Color variation at 11 o'clock edge indicating thickness non-uniformity. Film 3% thicker than center at that position. Only on wafers processed at 3:00 AM - 6:00 AM time window.\n\nProcess Context: Tool ID DEP-AMAT-03, CVD. 11 o'clock near facility cooling water supply. Facility cooling water temperature fluctuates during early morning hours.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Cooling water temperature fluctuation affecting chuck temperature at 11 o'clock - early morning temperature variations cause deposition rate change\n\n**Evidence**:\n- Time-window specific (3:00-6:00 AM) indicates facility-related variation\n- 11 o'clock near cooling water supply = most sensitive to temperature change\n- Cooling water likely coldest during low-demand early morning hours\n- Lower chuck temp at that position = different deposition rate = thickness variation\n\n## Corrective Actions\n\n1. Install local cooling water temperature monitoring at tool\n2. Verify cooling water inlet temperature during 3:00-6:00 AM\n3. Install temperature stabilizer/recirculator at tool if facility supply varies\n4. Adjust chuck temperature setpoint compensation for cooling water variation\n5. Work with facilities to stabilize cooling water temperature\n6. Run deposition qual during early morning to verify fix\n\n## Prevention Measures\n\n- Implement cooling water temperature monitoring with alarm\n- Link wafer processing to cooling water stability check\n- Track time-of-day correlation with film uniformity in SPC\n\n**Severity**: Low-Medium\n**Yield Impact**: 2.0% yield loss during early morning shift only"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Pattern collapse at 5 o'clock edge after etch. High aspect ratio features (~10:1) collapsing in 15mm arc. Center features intact. Only on Recipe HR (high aspect ratio), not on standard recipes.\n\nProcess Context: Tool ID ETCH-LAM-08. 5 o'clock position near chamber exhaust port. Recipe HR uses minimal over-etch to protect features.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Localized over-etch at 5 o'clock near exhaust port - higher etch rate at exhaust creates longer effective etch time, collapsing high AR features\n\n**Evidence**:\n- Recipe-specific (HR only) - standard recipes with more margin unaffected\n- 5 o'clock at exhaust port = higher reactive species concentration (exhaust pulls gas)\n- High AR features (10:1) sensitive to small over-etch variation\n- Pattern collapse from lateral etch attacking feature base\n\n## Corrective Actions\n\n1. Map etch rate uniformity with focus on exhaust port proximity\n2. Adjust exhaust flow to reduce local over-etch at 5 o'clock\n3. Reduce overall etch time for Recipe HR to compensate for 5 o'clock over-etch\n4. Consider edge-specific endpoint detection\n5. Modify gas flow distribution to reduce exhaust-side rate enhancement\n6. Run Recipe HR qual with pattern collapse inspection at all edge positions\n\n## Prevention Measures\n\n- Add edge-specific etch rate monitoring for high AR recipes\n- Document exhaust-induced non-uniformity for recipe development\n- Implement pattern collapse inspection as qual criterion for high AR recipes\n\n**Severity**: High - structural failure of features\n**Yield Impact**: 5.5% yield loss on Recipe HR at 5 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Micro-cracks at 2 o'clock edge visible under bright field microscopy. Cracks 50-200μm long, oriented radially. Only on wafers with thicker metal layers (>1μm Cu). Standard metal (<0.5μm) unaffected.\n\nProcess Context: Tool ID DEP-AMAT-07, Cu electroplating. 2 o'clock edge near current thief. Thicker deposits create higher stress.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Film stress-induced cracking at 2 o'clock - thicker Cu generates high tensile stress at edge, exceeding substrate fracture strength\n\n**Evidence**:\n- Thickness-dependent (>1μm affected, <0.5μm clean) confirms stress accumulation\n- 2 o'clock at current thief = local plating rate variation creating stress concentration\n- Cu film stress increases with thickness; at >1μm reaches critical cracking threshold\n- Radial crack orientation follows stress relief path at edge\n\n## Corrective Actions\n\n1. Optimize current distribution at 2 o'clock using current thief adjustment\n2. Consider multi-step deposition with stress-relief anneals for thick films\n3. Adjust edge exclusion to avoid plating at crack-prone position\n4. Modify plating chemistry (additives) to reduce film stress\n5. Verify Cu seed layer quality at edge - poor seed increases stress\n6. Run thick Cu qual with edge stress/crack inspection\n\n## Prevention Measures\n\n- Set film stress specification limit for each thickness range\n- Implement stress monitoring (wafer bow) for thick metal recipes\n- Track crack occurrence by thickness in SPC\n\n**Severity**: High - crack propagation risk\n**Yield Impact**: 6.0% yield loss on thick metal layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Misaligned edge exposure at 6 o'clock, resist edge pattern off by 0.2mm from target. Misalignment consistent across all wafers. Notch alignment verified correct.\n\nProcess Context: Tool ID LITH-ASML-02, edge exposure. Edge exposure uses separate alignment from main exposure. 6 o'clock at edge exposure start position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exposure start position drift at 6 o'clock - edge exposure motor or encoder not matching main aligner coordinates\n\n**Evidence**:\n- Notch alignment correct but edge exposure wrong = separate alignment system drift\n- 6 o'clock at edge exposure start indicates initialization position error\n- 0.2mm offset consistent across wafers = systematic calibration drift\n- Edge exposure uses different actuator than main stage\n\n## Corrective Actions\n\n1. Calibrate edge exposure start position to main stage coordinates\n2. Verify edge exposure encoder reading against reference\n3. Check edge exposure motor for mechanical play or wear\n4. Recalibrate 6 o'clock start position to match edge target\n5. Verify edge exposure path follows wafer edge geometry correctly\n6. Run edge exposure qual with edge position measurement at all angles\n\n## Prevention Measures\n\n- Add edge exposure position verification to daily qualification\n- Implement edge exposure calibration in weekly PM\n- Track edge exposure position drift as predictive maintenance metric\n\n**Severity**: Medium\n**Yield Impact**: 3.0% yield loss - edge die affected by misaligned exposure"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Chemical staining at 9 o'clock edge after wet clean. Stain appears as brown discoloration. Only on last 5 wafers of each batch (wafers 21-25). First 20 wafers clean.\n\nProcess Context: Tool ID WET-DNS-04. Batch process with 25-wafer boat. 9 o'clock position at end of boat. Chemical bath depletes during batch.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chemical depletion affecting boat end position at 9 o'clock - last wafers processed with partially depleted chemistry causing incomplete clean\n\n**Evidence**:\n- Last 5 wafers (21-25) affected = batch-end depletion pattern\n- 9 o'clock at end of boat = chemistry reaches this position last\n- Brown staining indicates incomplete removal of organic or metal contamination\n- First 20 wafers with fresh chemistry clean properly\n\n## Corrective Actions\n\n1. Increase chemical replenishment rate during batch processing\n2. Reduce batch size from 25 to 20 wafers if chemistry cannot support full batch\n3. Consider mid-batch chemical refresh for large batches\n4. Verify chemical concentration monitoring and refresh triggers\n5. Add circulation to improve chemical uniformity across boat\n6. Run batch qual with stain inspection at boat-end positions\n\n## Prevention Measures\n\n- Implement real-time chemical concentration monitoring\n- Set batch size limit based on chemical capacity verification\n- Track batch-position defect rate to optimize batch size\n\n**Severity**: Medium\n**Yield Impact**: 3.2% yield loss on last 5 wafers per batch (20% of batch)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Localized dewetting at 10 o'clock edge during spin coat. Resist pulls back from edge leaving 2mm uncoated arc. Intermittent - affects 1 in 5 wafers randomly.\n\nProcess Context: Tool ID COAT-TEL-03. 10 o'clock at EBR backrinse nozzle. Pre-wet dispense operates before resist coat.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Pre-wet solvent residue at 10 o'clock - backrinse nozzle drip creates surface contamination causing intermittent resist dewetting\n\n**Evidence**:\n- 10 o'clock at backrinse nozzle identifies solvent source\n- Intermittent (1 in 5) suggests sporadic drip accumulation and release\n- Dewetting indicates surface energy incompatibility from solvent residue\n- Resist won't adhere to solvent-contaminated surface\n\n## Corrective Actions\n\n1. Inspect backrinse nozzle for residual solvent accumulation\n2. Verify nozzle suckback function - should prevent drip between wafers\n3. Check check valve at nozzle for proper seating\n4. Clean or replace nozzle assembly\n5. Add nozzle purge/wipe sequence if drip persists\n6. Run coat qual with extended idle between wafers to test drip prevention\n\n## Prevention Measures\n\n- Add nozzle drip check to daily qualification routine\n- Implement periodic nozzle purge during idle time\n- Track dewetting defects correlated with idle time\n\n**Severity**: Medium\n**Yield Impact**: 2.5% yield loss on affected wafers (1 in 5 = 20% occurrence × 12.5% edge impact)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Ring pattern at 12 o'clock edge exactly 3mm from edge. Pattern appears as etch rate discontinuity creating step. Affects all wafers. Step height 5nm.\n\nProcess Context: Tool ID ETCH-LAM-05. Edge exclusion ring sits at 3mm from edge at 12 o'clock. Ring recently replaced with different material supplier.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Edge exclusion ring material change affecting etch chemistry at 12 o'clock - new ring material has different surface properties altering local plasma chemistry\n\n**Evidence**:\n- Defect at exactly 3mm matches exclusion ring position\n- Recent ring replacement with different supplier correlates with defect\n- Step height (5nm) indicates etch rate transition at ring boundary\n- Different ring material = different secondary emission or outgassing affecting plasma\n\n## Corrective Actions\n\n1. Compare new ring material specification to original (surface finish, composition)\n2. If material differs, return to original qualified supplier\n3. Verify ring dimensions match specification (3mm position)\n4. Run plasma characterization with new vs old ring material\n5. If new supplier required, re-qualify process with recipe adjustment\n6. Run etch qual with edge step height measurement\n\n## Prevention Measures\n\n- Lock exclusion ring supplier as qualified component\n- Require process re-qualification for any ring material change\n- Document ring material specification in PM procedure\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - edge die affected by etch step"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Embedded particles at 4 o'clock edge in dielectric layer. Particles are ceramic (Al2O3) per EDX. Appear only on wafers run after overnight idle. 5-10 particles per wafer.\n\nProcess Context: Tool ID DEP-AMAT-04, PECVD. 4 o'clock at ceramic plasma confinement ring. Chamber idles overnight in standby mode.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Ceramic confinement ring particle shedding after overnight thermal cycling - ring at 4 o'clock sheds Al2O3 particles during first plasma ignition after idle\n\n**Evidence**:\n- Al2O3 particles match ceramic ring composition\n- 4 o'clock at confinement ring location\n- Overnight idle pattern - particles only after extended chamber cooling\n- Thermal stress from cold-start plasma ignition causes particle release\n\n## Corrective Actions\n\n1. Inspect ceramic confinement ring at 4 o'clock for degradation or spalling\n2. Implement chamber warm-up sequence before first production wafer\n3. Run 2-3 dummy wafers to collect shed particles before product\n4. Replace ring if showing surface degradation\n5. Consider gradual plasma power ramp to reduce thermal shock\n6. Run post-idle qual with particle inspection at 4 o'clock\n\n## Prevention Measures\n\n- Automate chamber warm-up after idle >4 hours\n- Track first-wafer-of-day particle count at ring position\n- Set ceramic ring replacement interval based on RF-hours and thermal cycles\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss on first wafers after overnight idle"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Focus error at 7 o'clock edge causing CD variation. CD 8% wider than target in 20mm arc. Only occurs during high-throughput mode (60 WPH), normal at standard mode (45 WPH).\n\nProcess Context: Tool ID LITH-ASML-02. High-throughput mode uses accelerated stage motion. 7 o'clock at stage turnaround point for scanning.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Stage settling time insufficient at 7 o'clock turnaround in high-throughput mode - accelerated motion causes residual vibration affecting focus at scan edge\n\n**Evidence**:\n- Throughput-dependent: 60 WPH affected, 45 WPH clean\n- 7 o'clock at stage turnaround = maximum acceleration/deceleration point\n- CD widening indicates focus offset (defocus causes aerial image blur)\n- High-speed mode reduces settling time at turnaround\n\n## Corrective Actions\n\n1. Increase stage settling time at scan turnaround for high-throughput mode\n2. Verify stage servo tuning for high-acceleration profiles\n3. Check stage air bearing for stability at high speed\n4. Optimize acceleration profile to reduce turnaround vibration\n5. If settling time cannot be increased, reduce WPH target\n6. Run focus-exposure matrix at high throughput to verify focus stability\n\n## Prevention Measures\n\n- Qualify high-throughput mode with edge CD verification\n- Implement stage vibration monitoring during high-speed operation\n- Set throughput limit based on edge focus performance\n\n**Severity**: Medium\n**Yield Impact**: 3.8% yield loss on 7 o'clock edge at high throughput, 0% at standard"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Photoresist residue at 8 o'clock edge after strip. Residue remains in 15mm arc despite full strip recipe. Other edge positions clean. Strip time was standard 60 seconds.\n\nProcess Context: Tool ID ASH-LAM-02, plasma ash. 8 o'clock position near chamber wall shadow zone. Chamber wall has coating buildup from previous lots.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Chamber wall shadowing at 8 o'clock - coating buildup on wall reduces local plasma density, causing under-strip\n\n**Evidence**:\n- 8 o'clock near chamber wall = geometric shadowing zone\n- Coating buildup on wall creates additional shadowing and potentially consumes reactive species\n- Other edge positions clean confirms localized issue at 8 o'clock\n- Standard strip time insufficient to compensate for shadowing effect\n\n## Corrective Actions\n\n1. Perform chamber clean to remove wall coating buildup\n2. Inspect chamber wall at 8 o'clock for excessive buildup\n3. Run plasma uniformity test to map shadow zones\n4. Consider wafer rotation during ash to improve uniformity\n5. If wall geometry causes inherent shadow, adjust wafer position\n6. Extend strip time or increase power for edge-critical processes\n\n## Prevention Measures\n\n- Increase chamber clean frequency based on wafer count\n- Add edge strip completion to qualification criteria\n- Monitor wall coating thickness with periodic inspection\n\n**Severity**: Medium\n**Yield Impact**: 2.8% yield loss - residue may cause issues in subsequent layers"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Corrosion spots at 3 o'clock edge appearing 24-48 hours after processing. Spots are Cu oxidation confirmed by green discoloration. Only on wafers stored in cleanroom A, not cleanroom B.\n\nProcess Context: Post-Cu CMP wafers. Cleanroom A has higher humidity (48% vs 42%) and AMC (airborne molecular contamination) levels. 3 o'clock edge faces air supply in storage rack.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Post-CMP Cu corrosion from AMC + humidity at 3 o'clock - wafers facing air supply in cleanroom A absorb corrosive contaminants\n\n**Evidence**:\n- Cleanroom-specific (A affected, B clean) confirms environment cause\n- 24-48 hour delay indicates time-dependent corrosion mechanism\n- Higher humidity + AMC in cleanroom A accelerates Cu oxidation\n- 3 o'clock facing air supply = maximum exposure to airborne contaminants\n- Post-CMP Cu surface is freshly exposed and highly reactive\n\n## Corrective Actions\n\n1. Move post-Cu CMP storage to cleanroom B immediately\n2. Implement nitrogen-purged storage for post-Cu CMP wafers\n3. Reduce cleanroom A humidity to match B (<45% RH)\n4. Investigate and reduce AMC sources in cleanroom A\n5. Apply corrosion inhibitor to Cu surface post-CMP if storage required\n6. Reduce queue time between CMP and subsequent protective deposition\n\n## Prevention Measures\n\n- Set maximum queue time for post-Cu CMP wafers (target <24 hours)\n- Monitor AMC levels with real-time sensors in both cleanrooms\n- Implement Cu-specific storage protocol with environmental controls\n\n**Severity**: High - Cu corrosion affects device performance\n**Yield Impact**: 5.0% yield loss for cleanroom A storage"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Via voiding at 1 o'clock edge after metal fill. Voids visible in 20% of vias within 10mm arc. Voids are at bottom of via. Center and other edge positions show good fill.\n\nProcess Context: Tool ID DEP-AMAT-08, PVD + CVD metal fill. 1 o'clock at precursor gas injection point. Deposition temperature 300°C.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Non-uniform precursor distribution at 1 o'clock - gas injection point creates localized oversaturation affecting via fill nucleation\n\n**Evidence**:\n- 1 o'clock at gas injection = highest precursor concentration\n- Bottom-of-via voids indicate nucleation failure at via bottom\n- Oversaturation can cause precursor self-reaction before reaching via bottom\n- Other positions with normal precursor levels show good fill\n\n## Corrective Actions\n\n1. Adjust gas injection uniformity - reduce flow or spread injection points\n2. Verify showerhead distribution at 1 o'clock sector\n3. Optimize precursor pulse timing for better via bottom coverage\n4. Consider lower deposition rate at 1 o'clock (reduced gas flow)\n5. Add RF bias to improve via bottom coverage uniformity\n6. Run metal fill qual with via voiding inspection at all positions\n\n## Prevention Measures\n\n- Implement precursor distribution uniformity monitoring\n- Add via fill inspection at gas injection vicinity to qualification\n- Optimize injection geometry for uniform coverage\n\n**Severity**: High - via voids cause interconnect failure\n**Yield Impact**: 5.5% yield loss at 1 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Laser mark damage at 6 o'clock edge - existing laser marks showing degradation and flaking. Damage visible as material loss around mark letters. Only on wafers through WET-DNS-03.\n\nProcess Context: Multiple wet tools in process flow. WET-DNS-03 uses HF-based clean. 6 o'clock at wafer position during HF exposure. Laser marks at standard 6 o'clock position.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: HF attack on laser mark at 6 o'clock - laser-marked region has different material properties susceptible to HF undercut\n\n**Evidence**:\n- Tool-specific (WET-DNS-03 only) confirms HF chemistry issue\n- 6 o'clock laser mark position faces HF solution directly during process\n- Laser marking creates local damage/amorphization that HF attacks preferentially\n- Other wet tools using non-HF chemistry don't show this damage\n\n## Corrective Actions\n\n1. Reposition wafer in WET-DNS-03 to orient laser marks away from direct HF exposure\n2. Reduce HF concentration or exposure time if process allows\n3. Apply protective coating over laser marks before HF steps\n4. Consider alternative wet tool with less aggressive chemistry\n5. Evaluate laser mark recipe to create more HF-resistant marks\n6. Qualify HF-resistant laser mark parameters\n\n## Prevention Measures\n\n- Document wafer orientation relative to chemistry for each wet tool\n- Include laser mark integrity in wet process qualification\n- Track laser mark degradation as wet process health indicator\n\n**Severity**: Low-Medium - primarily affects traceability\n**Yield Impact**: 0.5% yield loss (mark degradation rarely affects die), but traceability impact"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Unintended ion implant at 5 o'clock edge showing doping concentration 20% higher than target. Affects 8mm arc at edge. Only on high-dose implants (>5E15 ions/cm²).\n\nProcess Context: Tool ID IMP-AMAT-03. 5 o'clock at beam scan edge where ion beam reverses direction. High-dose implants require slower scan speed.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Beam dwell time excess at 5 o'clock scan reversal - slower scan speed for high-dose causes excessive dwell at beam turnaround\n\n**Evidence**:\n- Dose-dependent (>5E15 only) correlates with slow scan speed recipes\n- 5 o'clock at scan edge = beam reversal point\n- 20% higher dose = extra dwell time during turnaround\n- Normal dose implants have faster scan that minimizes turnaround dwell\n\n## Corrective Actions\n\n1. Optimize beam scan profile at turnaround for high-dose recipes\n2. Reduce dwell time at scan edges through acceleration optimization\n3. Consider multi-pass implant to reduce per-pass dose and enable faster scan\n4. Apply dose compensation at scan edges\n5. Verify scan uniformity calibration for slow-scan recipes\n6. Run high-dose implant qual with edge dose uniformity measurement\n\n## Prevention Measures\n\n- Add edge dose uniformity specification for high-dose recipes\n- Implement scan turnaround optimization for each dose range\n- Track edge/center dose ratio as implant health metric\n\n**Severity**: Medium - device parameter variation\n**Yield Impact**: 3.2% yield loss on high-dose implants at 5 o'clock edge"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Double exposure at 11 o'clock edge showing resist pattern overlay/ghosting. Second exposure offset 0.3mm from first. Affects random wafers (approximately 10%).\n\nProcess Context: Tool ID LITH-TEL-03, coater/developer track linked to LITH-ASML-02 scanner. 11 o'clock near wafer handoff position. Intermittent wafer slip reported during handoff.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: Wafer slip during handoff at 11 o'clock causing position shift between passes - intermittent grip failure during track-to-scanner transfer\n\n**Evidence**:\n- 10% random occurrence matches intermittent mechanical issue pattern\n- 11 o'clock at handoff position identifies slip location\n- 0.3mm offset indicates wafer moved slightly before second exposure/process step\n- \"Intermittent wafer slip reported\" confirms known mechanical issue\n\n## Corrective Actions\n\n1. Inspect handoff robot gripper at 11 o'clock contact point\n2. Check gripper vacuum level - may be marginal causing intermittent slip\n3. Clean gripper pads and verify surface condition\n4. Adjust handoff speed to reduce slip risk\n5. Verify wafer centering at handoff receiver position\n6. Replace gripper pads if worn\n\n## Prevention Measures\n\n- Implement gripper vacuum monitoring with threshold alarm\n- Add wafer position verification after handoff\n- Track handoff-related defects as robot health indicator\n- Set gripper pad replacement interval based on usage\n\n**Severity**: High - overlay failure causes device failure\n**Yield Impact**: 7.0% yield loss on affected 10% of wafers (0.7% overall, but critical when it occurs)"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Missing EBR (edge bead removal) at 9 o'clock creating thick resist ring in 10mm arc. Thick bead causes defocus during subsequent exposure. Issue appeared after recipe update.\n\nProcess Context: Tool ID COAT-TEL-05. Recipe update changed EBR dispense timing. 9 o'clock at EBR nozzle start position. EBR now starts 0.5 seconds later in recipe.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: EBR timing error at 9 o'clock start position - delayed dispense start causes nozzle to miss initial edge arc during wafer rotation\n\n**Evidence**:\n- Recipe update with EBR timing change correlates directly with defect\n- 9 o'clock at EBR start = first position serviced by nozzle\n- 0.5 second delay = at 1000 RPM spin speed, nozzle misses ~8.3% of rotation (30°)\n- 10mm arc thick bead matches missed EBR coverage at start\n\n## Corrective Actions\n\n1. Revert EBR dispense timing to previous setting\n2. If timing change required, adjust spin speed to compensate\n3. Verify EBR dispense starts before wafer reaches full spin speed\n4. Re-qualify EBR coverage uniformity at all positions\n5. Document EBR timing dependency on spin speed\n6. Run coat qual with edge bead measurement at 9 o'clock\n\n## Prevention Measures\n\n- Require edge bead qualification for any EBR timing recipe change\n- Add 4-quadrant edge bead measurement to recipe update checklist\n- Implement EBR coverage specification with position-specific requirements\n\n**Severity**: Medium\n**Yield Impact**: 3.5% yield loss - edge defocus from thick bead"
  },
  {
    "instruction": "Analyze this semiconductor wafer defect and provide root cause analysis with corrective actions.",
    "input": "Defect Observation: Backside scratch visible through thin wafer at 2 o'clock edge. Scratch on backside propagates stress to front side causing pattern distortion. Scratch length 8mm.\n\nProcess Context: Tool ID HANDLER-BROOKS-02. 2 o'clock at robot end effector contact. Wafer thickness 200μm (ultra-thin for 3D packaging). Standard thickness wafers unaffected.",
    "output": "## Root Cause Analysis\n\n**Primary Cause**: End effector edge contact on ultra-thin wafers at 2 o'clock - handler not optimized for 200μm thin wafer handling, causing backside edge damage\n\n**Evidence**:\n- Thickness-dependent (200μm affected, standard unaffected)\n- 2 o'clock at end effector contact point\n- Thin wafers flex more during handling, edge contacts end effector\n- Backside scratch causes front-side pattern distortion through stress field\n\n## Corrective Actions\n\n1. Install thin-wafer-specific end effector with larger contact area\n2. Reduce end effector edge speed for thin wafers\n3. Verify vacuum level appropriate for thin wafer mass (lower vacuum may be needed)\n4. Increase end effector pad compliance to accommodate wafer flex\n5. Implement thin wafer recipe with modified handling parameters\n6. Run thin wafer qual with backside edge inspection\n\n## Prevention Measures\n\n- Create separate handling recipe for thin wafers (<300μm)\n- Add backside inspection to thin wafer qualification\n- Track thin wafer scratch rate as handler qualification metric\n- Consider dedicated thin-wafer handler for 3D packaging line\n\n**Severity**: High - stress causes pattern distortion\n**Yield Impact**: 6.5% yield loss on thin wafers at 2 o'clock edge"
  }
]
