# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2018 - 2024, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2024-01-02 16:09+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:4
msgid "UART"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:7
msgid "Specification"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:9
msgid "This UART controller tutorial is based on `this <https://github.com/SpinalHDL/SpinalHDL/tree/master/lib/src/main/scala/spinal/lib/com/uart>`_ implementation."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:11
msgid "This implementation is characterized by:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:14
msgid "ClockDivider/Parity/StopBit/DataLength configs are set by the component inputs."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:15
msgid "RXD input is filtered by using a sampling window of N samples and a majority vote."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:18
msgid "Interfaces of this UartCtrl are:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:24
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:53
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:133
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:218
msgid "Name"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:25
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:54
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:134
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:219
msgid "Type"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:26
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:55
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:135
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:220
msgid "Description"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:27
msgid "config"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:28
msgid "UartCtrlConfig"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:29
msgid "Give all configurations to the controller"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:30
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:142
msgid "write"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:31
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:143
msgid "Stream[Bits]"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:32
msgid "Port used by the system to give transmission order to the controller"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:33
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:227
msgid "read"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:34
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:228
msgid "Flow[Bits]"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:35
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:229
msgid "Port used by the controller to notify the system about a successfully received frame"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:36
msgid "uart"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:37
msgid "Uart"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:38
msgid "Uart interface with rxd / txd"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:42
msgid "Data structures"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:44
msgid "Before implementing the controller itself we need to define some data structures."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:47
msgid "Controller construction parameters"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:56
msgid "dataWidthMax"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:57
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:60
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:63
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:66
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:69
msgid "Int"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:58
msgid "Maximum number of data bits that could be sent using a single UART frame"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:59
msgid "clockDividerWidth"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:61
msgid "Number of bits that the clock divider has"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:62
msgid "preSamplingSize"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:64
msgid "Number of samples to drop at the beginning of the sampling window"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:65
msgid "samplingSize"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:67
msgid "Number of samples use at the middle of the window to get the filtered RXD value"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:68
msgid "postSamplingSize"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:70
msgid "Number of samples to drop at the end of the sampling window"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:73
msgid "To make the implementation easier let's assume that ``preSamplingSize + samplingSize + postSamplingSize`` is always a power of two. If so we can skip resetting counters in a few places."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:76
msgid "Instead of adding each construction parameters (generics) to ``UartCtrl`` one by one, we can group them inside a class that will be used as single parameter of ``UartCtrl``."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:84
msgid "UART interface"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:86
msgid "Let's define a UART interface bundle without flow control."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:95
msgid "UART configuration enums"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:97
msgid "Let's define parity and stop bit enumerations."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:105
msgid "UartCtrl configuration Bundles"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:107
msgid "Let's define bundles that will be used as IO elements to setup ``UartCtrl``."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:115
msgid "Implementation"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:117
msgid "In ``UartCtrl``\\ , 3 things will be instantiated:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:120
msgid "One clock divider that generates a tick pulse at the UART RX sampling rate."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:121
msgid "One ``UartCtrlTx`` component"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:122
msgid "One ``UartCtrlRx`` component"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:125
msgid "UartCtrlTx"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:127
msgid "The interfaces of this ``Component`` are the following :"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:136
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:221
msgid "configFrame"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:137
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:222
msgid "UartCtrlFrameConfig"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:138
msgid "Contains data bit width count and party/stop bits configurations"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:139
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:224
msgid "samplingTick"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:140
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:146
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:225
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:231
msgid "Bool"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:141
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:226
msgid "Time reference that pulses ``rxSamplePerBit`` times per UART baud"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:144
msgid "Port used by the system to give transmission orders to the controller"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:145
msgid "txd"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:147
msgid "UART txd pin"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:150
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:235
msgid "Let's define the enumeration that will be used to store the state of ``UartCtrlTx``\\ :"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:158
msgid "Let's define the skeleton of ``UartCtrlTx``\\ :"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:202
#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:296
msgid "And here is the complete implementation:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:210
msgid "UartCtrlRx"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:212
msgid "The interfaces of this ``Component`` are the following:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:223
msgid "Contains data bit width and party/stop bits configurations"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:230
msgid "rxd"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:232
msgid "UART rxd pin, not synchronized with the current clock domain"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:244
msgid "Let's define the skeleton of the UartCtrlRx :"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:304
msgid "UartCtrl"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:306
msgid "Let's write ``UartCtrl`` that instantiates the ``UartCtrlRx`` and ``UartCtrlTx`` parts, generate the clock divider logic, and connect them to each other."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:313
msgid "To make it easier to use the UART with fixed settings, we introduce an companion object for ``UartCtrl``. It allows us to provide additional ways of instantiating a UartCtrl component with different sets of parameters. Here we define a ``UartCtrlInitConfig`` holding the settings for a component that is not runtime configurable. Note that it is still possible to instantiate the UartCtrl manually like all other components, which one would do if a runtime-configurable UART is needed (via ``val uart = new UartCtrl()``)."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:325
msgid "Simple usage"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:327
msgid "To synthesize a ``UartCtrl`` as ``115200-N-8-1``:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:334
msgid "If you are using ``txd`` pin only, add:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:341
msgid "On the contrary, if you are using ``rxd`` pin only:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:349
msgid "Example with test bench"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:351
msgid "Here is a top level example that does the followings things:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:354
msgid "Instantiate ``UartCtrl`` and set its configuration to 921600 baud/s, no parity, 1 stop bit."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:355
msgid "Each time a byte is received from the UART, it writes it on the leds output."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:356
msgid "Every 2000 cycles, it sends the switches input value to the UART."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:363
msgid "`Here <https://github.com/SpinalHDL/SpinalHDL/blob/master/tester/src/test/resources/UartCtrlUsageExample_tb.vhd>`_ you can get a simple VHDL testbench for this small ``UartCtrlUsageExample``."
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:366
msgid "Bonus: Having fun with Stream"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:368
msgid "If you want to queue data received from the UART:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:375
msgid "If you want to add a queue on the write interface and do some flow control:"
msgstr ""

#: ../../SpinalHDL/Examples/Intermediates ones/uart.rst:382
msgid "If you want to send a 0x55 header before sending the value of switches, you can replace the write generator of the preceding example by:"
msgstr ""
