/*
 * Copyright (C) 2013, Broadcom Corporation. All Rights Reserved.
 * 
 * Permission to use, copy, modify, and/or distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 * 
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY
 * SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN ACTION
 * OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF OR IN
 * CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */
#ifndef _SOC_REGS_H
#define _SOC_REGS_H

#define ASIU_INTR_STATUS 0x180aa000
#define ASIU_TOP_SW_RESET_CTRL 0x180aa020
#define ASIU_TOP_SW_RESET_CTRL__SMARTCARD_SW_RESET_N 8
#define ASIU_TOP_CLK_GATING_CTRL 0x180aa024
#define ASIU_TOP_CLK_GATING_CTRL__SMARTCARD_CLK_GATE_EN 8
#define CRMU_CHIP_IO_PAD_CONTROL 0x0301d0bc
#define CRMU_IOMUX_CTRL0 0x0301d0c8
#define CRMU_IOMUX_CTRL3 0x0301d0d4
#define CRMU_IOMUX_CTRL3__CORE_TO_IOMUX_SMART_CARD0_SEL_R 20
#define CRMU_IOMUX_CTRL3__CORE_TO_IOMUX_SMART_CARD1_SEL_R 24
#define SCA_SC_BGT 0x180a3044
#define SCA_SC_EVENT1_CMD_1 0x180a3090
#define SCA_SC_EVENT1_CMD_2 0x180a3094
#define SCA_SC_EVENT1_CMD_3 0x180a3098
#define SCA_SC_EVENT1_CMD_4 0x180a309c
#define SCA_SC_EVENT1_CMP 0x180a3088
#define SCA_SC_EVENT1_CNT 0x180a3080
#define SCA_SC_EVENT2_CMD_1 0x180a30b0
#define SCA_SC_EVENT2_CMD_2 0x180a30b4
#define SCA_SC_EVENT2_CMD_3 0x180a30b8
#define SCA_SC_EVENT2_CMD_4 0x180a30bc
#define SCA_SC_EVENT2_CMP 0x180a30a0
#define SCA_SC_EVENT2_CNT 0x180a30a8
#define SCA_SC_FLOW_CMD 0x180a3028
#define SCA_SC_IF_CMD_1 0x180a3004
#define SCA_SC_CLK_CMD_1 0x180a3008
#define SCA_SC_IF_CMD_2 0x180a304c
#define SCA_SC_INTR_EN_1 0x180a3050
#define SCA_SC_INTR_EN_2 0x180a3054
#define SCA_SC_INTR_STAT_1 0x180a3058
#define SCA_SC_INTR_STAT_2 0x180a305c
#define SCA_SC_PRESCALE 0x180a3010
#define SCA_SC_PROTO_CMD 0x180a300c
#define SCA_SC_RECEIVE 0x180a301c
#define SCA_SC_RLEN_1 0x180a3030
#define SCA_SC_RLEN_2 0x180a302c
#define SCA_SC_STATUS_1 0x180a3034
#define SCA_SC_STATUS_2 0x180a3038
#define SCA_SC_CLK_CMD_2 0x180a303c
#define SCA_SC_TGUARD 0x180a3014
#define SCA_SC_TIMER_CMD 0x180a3048
#define SCA_SC_TIMER_CMP_1 0x180a3060
#define SCA_SC_TIMER_CMP_2 0x180a3064
#define SCA_SC_TIMER_CNT_1 0x180a3068
#define SCA_SC_TIMER_CNT_2 0x180a306c
#define SCA_SC_TLEN_1 0x180a3024
#define SCA_SC_TLEN_2 0x180a3020
#define SCA_SC_TRANSMIT 0x180a3018
#define SCA_SC_UART_CMD_1 0x180a3000
#define SCA_SC_UART_CMD_2 0x180a3040
#define SCA_SC_WAIT_1 0x180a3070
#define SCA_SC_WAIT_2 0x180a3074
#define SCA_SC_WAIT_3 0x180a3078
#define SCA_SC_IF_CMD_3 0x180a307c
#define SCB_SC_UART_CMD_1 0x180a3100
#define SCIRQ1_SCIRQEN 0x180a3200
#define SCIRQ1_SCIRQEN__scb_irqen 1
#define SCIRQ1_SCIRQEN__sca_irqen 0
#define SCIRQ1_SCIRQSTAT 0x180a3204
#define SCIRQ1_SCIRQSTAT__scbirq 1
#define SCIRQ1_SCIRQSTAT__scairq 0
#define SCIRQ0_SCIRQEN 0x180a3210
#define SCIRQ0_SCIRQEN__scb_irqen 1
#define SCIRQ0_SCIRQEN__sca_irqen 0
#define SCIRQ0_SCIRQSTAT 0x180a3214
#define SCIRQ0_SCIRQSTAT__scbirq 1
#define SCIRQ0_SCIRQSTAT__scairq 0
#define SCIRQ_SCPU_SCIRQEN 0x180a3220
#define SCIRQ_SCPU_SCIRQEN__scb_irqen 1
#define SCIRQ_SCPU_SCIRQEN__sca_irqen 0
#define SCIRQ_SCPU_SCIRQSTAT 0x180a3224
#define SCIRQ_SCPU_SCIRQSTAT__scbirq 1
#define SCIRQ_SCPU_SCIRQSTAT__scairq 0
#define SMART_CARD_FCB_SEL 0x0301d0e8
#define SMART_CARD_FCB_SEL__CORE_TO_IOMUX_SMART_CARD1_FCB_SEL_R 4
#define SMART_CARD_FCB_SEL__CORE_TO_IOMUX_SMART_CARD0_FCB_SEL_R 0
#define GP_DATA_OUT 0x03024804
#define GP_OUT_EN 0x03024808
#define GP_INT_CLR 0x03024824

#endif//_SOC_REGS_H
