{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582243451936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582243451939 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 20 19:04:11 2020 " "Processing started: Thu Feb 20 19:04:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582243451939 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243451939 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off cinnabon_fpga -c cinnabon_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243451939 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582243452244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582243452244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "megaip/pll.v" "" { Text "D:/cinnabon_fpga/megaip/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243460667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243460667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/lpm_nco.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/lpm_nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_nco " "Found entity 1: lpm_nco" {  } { { "megaip/lpm_nco/synthesis/lpm_nco.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/lpm_nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243460667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243460667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_madx_cen " "Found entity 1: asj_nco_madx_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_madx_cen.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243460742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243460742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mady_cen " "Found entity 1: asj_nco_mady_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mady_cen.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243460800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243460800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243460862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243460862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243460922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243460922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_w " "Found entity 1: asj_nco_mob_w" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_mob_w.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243460983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243460983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_dxx.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_dp_cen " "Found entity 1: asj_nco_as_m_dp_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_dp_cen.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gam_dp " "Found entity 1: asj_gam_dp" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_gam_dp.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_derot " "Found entity 1: asj_nco_derot" {  } { { "megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/asj_nco_derot.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_nco_nco_ii_0 " "Found entity 1: lpm_nco_nco_ii_0" {  } { { "megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_nco/synthesis/submodules/lpm_nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "megaip/lpm_add/lpm_add.v 1 1 " "Found 1 design units, including 1 entities, in source file megaip/lpm_add/lpm_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add " "Found entity 1: lpm_add" {  } { { "megaip/lpm_add/lpm_add.v" "" { Text "D:/cinnabon_fpga/megaip/lpm_add/lpm_add.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461428 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cinnabon_fpga.v 2 2 " "Using design file cinnabon_fpga.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cinnabon_fpga " "Found entity 1: cinnabon_fpga" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461486 ""} { "Info" "ISGN_ENTITY_NAME" "2 divclk10 " "Found entity 2: divclk10" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582243461486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1582243461486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_DA cinnabon_fpga.v(129) " "Verilog HDL Implicit Net warning at cinnabon_fpga.v(129): created implicit net for \"DAC_DA\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 129 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582243461486 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DAC_DB cinnabon_fpga.v(130) " "Verilog HDL Implicit Net warning at cinnabon_fpga.v(130): created implicit net for \"DAC_DB\"" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582243461486 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "oclk cinnabon_fpga.v(208) " "Verilog HDL Procedural Assignment error at cinnabon_fpga.v(208): object \"oclk\" on left-hand side of assignment must have a variable data type" {  } { { "cinnabon_fpga.v" "" { Text "D:/cinnabon_fpga/cinnabon_fpga.v" 208 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1582243461486 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4790 " "Peak virtual memory: 4790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582243461595 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb 20 19:04:21 2020 " "Processing ended: Thu Feb 20 19:04:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582243461595 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582243461595 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582243461595 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243461595 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582243462268 ""}
