{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1762482037247 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1762482037252 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 21:20:36 2025 " "Processing started: Thu Nov 06 21:20:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1762482037252 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1762482037252 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1762482037252 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1762482042550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fsmcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FSMController " "Found entity 1: FSMController" {  } { { "FSMController.bdf" "" { Schematic "H:/lab3Ceg3155/FSMController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482043154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482043154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "H:/lab3Ceg3155/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044242 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "H:/lab3Ceg3155/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_controller-rtl " "Found design unit 1: fsm_controller-rtl" {  } { { "fsm_controller.vhd" "" { Text "H:/lab3Ceg3155/fsm_controller.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044260 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_controller " "Found entity 1: fsm_controller" {  } { { "fsm_controller.vhd" "" { Text "H:/lab3Ceg3155/fsm_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-rtl " "Found design unit 1: fourBitComparator-rtl" {  } { { "fourBitComparator.vhd" "" { Text "H:/lab3Ceg3155/fourBitComparator.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044275 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "fourBitComparator.vhd" "" { Text "H:/lab3Ceg3155/fourBitComparator.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file threebitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThreeBitRegister-rtl " "Found design unit 1: ThreeBitRegister-rtl" {  } { { "ThreeBitRegister.vhd" "" { Text "H:/lab3Ceg3155/ThreeBitRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044293 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThreeBitRegister " "Found entity 1: ThreeBitRegister" {  } { { "ThreeBitRegister.vhd" "" { Text "H:/lab3Ceg3155/ThreeBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister_loadholddec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitregister_loadholddec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegister_LoadHoldDec-rtl " "Found design unit 1: fourBitRegister_LoadHoldDec-rtl" {  } { { "fourBitRegister_LoadHoldDec.vhd" "" { Text "H:/lab3Ceg3155/fourBitRegister_LoadHoldDec.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044309 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegister_LoadHoldDec " "Found entity 1: fourBitRegister_LoadHoldDec" {  } { { "fourBitRegister_LoadHoldDec.vhd" "" { Text "H:/lab3Ceg3155/fourBitRegister_LoadHoldDec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-rtl " "Found design unit 1: Mux2_1-rtl" {  } { { "Mux2_1.vhd" "" { Text "H:/lab3Ceg3155/Mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044323 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "H:/lab3Ceg3155/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-fsm " "Found design unit 1: debouncer-fsm" {  } { { "debouncer.vhd" "" { Text "H:/lab3Ceg3155/debouncer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044337 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.vhd" "" { Text "H:/lab3Ceg3155/debouncer.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitregister_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegister_Counter-rtl " "Found design unit 1: fourBitRegister_Counter-rtl" {  } { { "fourBitRegister_Counter.vhd" "" { Text "H:/lab3Ceg3155/fourBitRegister_Counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044349 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegister_Counter " "Found entity 1: fourBitRegister_Counter" {  } { { "fourBitRegister_Counter.vhd" "" { Text "H:/lab3Ceg3155/fourBitRegister_Counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1-rtl " "Found design unit 1: Mux4_1-rtl" {  } { { "Mux4_1.vhd" "" { Text "H:/lab3Ceg3155/Mux4_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044370 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Mux4_1.vhd" "" { Text "H:/lab3Ceg3155/Mux4_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "H:/lab3Ceg3155/debouncer_2.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044385 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "H:/lab3Ceg3155/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "H:/lab3Ceg3155/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044400 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "H:/lab3Ceg3155/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "H:/lab3Ceg3155/clk_div.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044412 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "H:/lab3Ceg3155/clk_div.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitRegister-rtl " "Found design unit 1: fourBitRegister-rtl" {  } { { "fourBitRegister.vhd" "" { Text "H:/lab3Ceg3155/fourBitRegister.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044427 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitRegister " "Found entity 1: fourBitRegister" {  } { { "fourBitRegister.vhd" "" { Text "H:/lab3Ceg3155/fourBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file risingedge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RisingEdge_Detector-rtl " "Found design unit 1: RisingEdge_Detector-rtl" {  } { { "RisingEdge_Detector.vhd" "" { Text "H:/lab3Ceg3155/RisingEdge_Detector.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044444 ""} { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge_Detector " "Found entity 1: RisingEdge_Detector" {  } { { "RisingEdge_Detector.vhd" "" { Text "H:/lab3Ceg3155/RisingEdge_Detector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trafficlightcontroller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file trafficlightcontroller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 trafficLightController " "Found entity 1: trafficLightController" {  } { { "trafficLightController.bdf" "" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044472 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044484 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_4bit-rtl " "Found design unit 1: Mux2_1_4bit-rtl" {  } { { "Mux2_1_4bit.vhd" "" { Text "H:/lab3Ceg3155/Mux2_1_4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044499 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_4bit " "Found entity 1: Mux2_1_4bit" {  } { { "Mux2_1_4bit.vhd" "" { Text "H:/lab3Ceg3155/Mux2_1_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topentity.bdf 1 1 " "Found 1 design units, including 1 entities, in source file topentity.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TopEntity " "Found entity 1: TopEntity" {  } { { "TopEntity.bdf" "" { Schematic "H:/lab3Ceg3155/TopEntity.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugging.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debugging.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 debugging " "Found entity 1: debugging" {  } { { "debugging.bdf" "" { Schematic "H:/lab3Ceg3155/debugging.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "H:/lab3Ceg3155/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044560 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "H:/lab3Ceg3155/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044572 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant3-SYN " "Found design unit 1: lpm_constant3-SYN" {  } { { "lpm_constant3.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant3.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044587 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant3 " "Found entity 1: lpm_constant3" {  } { { "lpm_constant3.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1762482044587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1762482044587 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "trafficLightController " "Elaborating entity \"trafficLightController\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1762482045130 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst16 " "Block or symbol \"AND2\" of instance \"inst16\" overlaps another block or symbol" {  } { { "trafficLightController.bdf" "" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 80 8 72 128 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1762482045200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_7seg dec_7seg:tens " "Elaborating entity \"dec_7seg\" for hierarchy \"dec_7seg:tens\"" {  } { { "trafficLightController.bdf" "tens" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 1040 1528 1744 1216 "tens" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1_4bit Mux2_1_4bit:inst4 " "Elaborating entity \"Mux2_1_4bit\" for hierarchy \"Mux2_1_4bit:inst4\"" {  } { { "trafficLightController.bdf" "inst4" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 936 1128 1320 1048 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_controller fsm_controller:inst " "Elaborating entity \"fsm_controller\" for hierarchy \"fsm_controller:inst\"" {  } { { "trafficLightController.bdf" "inst" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 56 784 1032 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 fsm_controller:inst\|enARdFF_2:S0_Q " "Elaborating entity \"enARdFF_2\" for hierarchy \"fsm_controller:inst\|enARdFF_2:S0_Q\"" {  } { { "fsm_controller.vhd" "S0_Q" { Text "H:/lab3Ceg3155/fsm_controller.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge_Detector RisingEdge_Detector:inst21 " "Elaborating entity \"RisingEdge_Detector\" for hierarchy \"RisingEdge_Detector:inst21\"" {  } { { "trafficLightController.bdf" "inst21" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 296 1424 1600 408 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prev_s RisingEdge_Detector.vhd(14) " "Verilog HDL or VHDL warning at RisingEdge_Detector.vhd(14): object \"prev_s\" assigned a value but never read" {  } { { "RisingEdge_Detector.vhd" "" { Text "H:/lab3Ceg3155/RisingEdge_Detector.vhd" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762482045340 "|RisingEdge_Detector"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitComparator fourBitComparator:inst13 " "Elaborating entity \"fourBitComparator\" for hierarchy \"fourBitComparator:inst13\"" {  } { { "trafficLightController.bdf" "inst13" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 288 1200 1360 400 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator fourBitComparator:inst13\|oneBitComparator:comp3 " "Elaborating entity \"oneBitComparator\" for hierarchy \"fourBitComparator:inst13\|oneBitComparator:comp3\"" {  } { { "fourBitComparator.vhd" "comp3" { Text "H:/lab3Ceg3155/fourBitComparator.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRegister_Counter fourBitRegister_Counter:MS_Counter " "Elaborating entity \"fourBitRegister_Counter\" for hierarchy \"fourBitRegister_Counter:MS_Counter\"" {  } { { "trafficLightController.bdf" "MS_Counter" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 408 600 808 552 "MS_Counter" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 fourBitRegister_Counter:MS_Counter\|Mux4_1:bit3MUX " "Elaborating entity \"Mux4_1\" for hierarchy \"fourBitRegister_Counter:MS_Counter\|Mux4_1:bit3MUX\"" {  } { { "fourBitRegister_Counter.vhd" "bit3MUX" { Text "H:/lab3Ceg3155/fourBitRegister_Counter.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2_1 fourBitRegister_Counter:MS_Counter\|Mux4_1:bit3MUX\|Mux2_1:Mux2_1_1 " "Elaborating entity \"Mux2_1\" for hierarchy \"fourBitRegister_Counter:MS_Counter\|Mux4_1:bit3MUX\|Mux2_1:Mux2_1_1\"" {  } { { "Mux4_1.vhd" "Mux2_1_1" { Text "H:/lab3Ceg3155/Mux4_1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant1 lpm_constant1:inst26 " "Elaborating entity \"lpm_constant1\" for hierarchy \"lpm_constant1:inst26\"" {  } { { "trafficLightController.bdf" "inst26" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 312 96 240 392 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant1:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant1:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "LPM_CONSTANT_component" { Text "H:/lab3Ceg3155/lpm_constant1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045904 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant1:inst26\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant1:inst26\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant1.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant1.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762482045913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant1:inst26\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant1:inst26\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 0 " "Parameter \"lpm_cvalue\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045916 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045916 ""}  } { { "lpm_constant1.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant1.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1762482045916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRegister fourBitRegister:MSC_max " "Elaborating entity \"fourBitRegister\" for hierarchy \"fourBitRegister:MSC_max\"" {  } { { "trafficLightController.bdf" "MSC_max" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 696 1520 1728 808 "MSC_max" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482045986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fourBitRegister_LoadHoldDec fourBitRegister_LoadHoldDec:Timer " "Elaborating entity \"fourBitRegister_LoadHoldDec\" for hierarchy \"fourBitRegister_LoadHoldDec:Timer\"" {  } { { "trafficLightController.bdf" "Timer" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 24 96 304 168 "Timer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst18 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst18\"" {  } { { "trafficLightController.bdf" "inst18" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 120 -104 40 200 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "H:/lab3Ceg3155/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst18\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst18\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762482046128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst18\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst18\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046128 ""}  } { { "lpm_constant0.vhd" "" { Text "H:/lab3Ceg3155/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1762482046128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_2 debouncer_2:inst3 " "Elaborating entity \"debouncer_2\" for hierarchy \"debouncer_2:inst3\"" {  } { { "trafficLightController.bdf" "inst3" { Schematic "H:/lab3Ceg3155/trafficLightController.bdf" { { 240 -192 -16 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1762482046131 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_q1Output debouncer_2.vhd(38) " "Verilog HDL or VHDL warning at debouncer_2.vhd(38): object \"int_q1Output\" assigned a value but never read" {  } { { "debouncer_2.vhd" "" { Text "H:/lab3Ceg3155/debouncer_2.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1762482046137 "|debouncer_2"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1762482047690 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1762482048053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1762482049960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1762482049960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "82 " "Implemented 82 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1762482050820 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1762482050820 ""} { "Info" "ICUT_CUT_TM_LCELLS" "58 " "Implemented 58 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1762482050820 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1762482050820 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4702 " "Peak virtual memory: 4702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1762482051003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 21:20:51 2025 " "Processing ended: Thu Nov 06 21:20:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1762482051003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1762482051003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1762482051003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1762482051003 ""}
