# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../final_cpu.srcs/sources_1/ip/data_mem/sim/data_mem.v" \
"../../../../final_cpu.srcs/sources_1/ip/inst_mem/sim/inst_mem.v" \
"../../../../lab9_code_template/MIPS_core/rtl/adder.v" \
"../../../../lab9_code_template/MIPS_core/rtl/alu.v" \
"../../../../lab9_code_template/MIPS_core/rtl/aludec.v" \
"../../../../final_cpu.srcs/sources_1/imports/controller_reretry2/clk_div.v" \
"../../../../lab9_code_template/MIPS_core/rtl/controller.v" \
"../../../../lab9_code_template/MIPS_core/rtl/datapath.v" \
"../../../../lab9_code_template/MIPS_core/rtl/flopr.v" \
"../../../../lab9_code_template/MIPS_core/rtl/maindec.v" \
"../../../../lab9_code_template/MIPS_core/rtl/mips.v" \
"../../../../lab9_code_template/MIPS_core/rtl/mux2.v" \
"../../../../lab9_code_template/MIPS_core/rtl/regfile.v" \
"../../../../lab9_code_template/MIPS_core/rtl/signext.v" \
"../../../../lab9_code_template/MIPS_core/rtl/sl2.v" \
"../../../../lab9_code_template/MIPS_core/rtl/top.v" \
"../../../../lab9_code_template/MIPS_core/sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
