import chisel3._
import chisel3.util._

// ==========================================
// HDU-XL-01 ä¸“ç”¨æ•°ç ç®¡é©±åŠ¨æ¨¡å—
// ==========================================
class Seg7LEDCtrl_HDU extends Module {
  val io = IO(new Bundle {
    val data   = Input(UInt(32.W))  // è¦æ˜¾ç¤ºçš„ 32 ä½æ•°æ®
    val seg    = Output(UInt(8.W))  // æ®µé€‰ (CA-CG, DP)
    val which  = Output(UInt(3.W))  // ä½é€‰ (3:8 è¯‘ç å™¨è¾“å…¥)
    val enable = Output(Bool())     // è¯‘ç å™¨ä½¿èƒ½
  })

  // æ‰«æè®¡æ•°å™¨ï¼š20MHz / 20000 = 1kHz æ‰«æé¢‘ç‡
  val scanCounter = RegInit(0.U(15.W))
  val digitSelect = RegInit(0.U(3.W))

  scanCounter := scanCounter + 1.U
  when(scanCounter === 19999.U) {
    scanCounter := 0.U
    digitSelect := digitSelect + 1.U
  }

  // è¯‘ç å™¨æ§åˆ¶
  io.enable := true.B
  io.which  := digitSelect

  // æ•°æ®åˆ‡ç‰‡æ˜ å°„ (ä»å·¦åˆ°å³æ˜¾ç¤º High -> Low)
  // TB7(å·¦) -> TB0(å³) å¯¹åº” data[31:28] -> data[3:0]
  val shiftAmount = (7.U - digitSelect) << 2
  val currentNibble = (io.data >> shiftAmount)(3, 0)

  // æ®µé€‰è¯‘ç  (å…±é˜³æ: 0äº®1ç­)
  io.seg := MuxLookup(currentNibble, "hFF".U)(Seq(
    0x0.U -> "h03".U, 0x1.U -> "h9F".U, 0x2.U -> "h25".U, 0x3.U -> "h0D".U,
    0x4.U -> "h99".U, 0x5.U -> "h49".U, 0x6.U -> "h41".U, 0x7.U -> "h1F".U,
    0x8.U -> "h01".U, 0x9.U -> "h09".U, 0xA.U -> "h11".U, 0xB.U -> "hC1".U,
    0xC.U -> "h63".U, 0xD.U -> "h85".U, 0xE.U -> "h61".U, 0xF.U -> "h71".U
  ))
}

// ==========================================
// æ¿çº§é¡¶å±‚ BoardTop
// ==========================================
class BoardTop(sim: Boolean = false)(implicit config: CPUConfig) extends Module {
  val io = IO(new Bundle {
    val sys_clk = Input(Clock())     // 20MHz ç³»ç»Ÿæ—¶é’Ÿ (H4)
    val rst_n   = Input(Bool())      // å¤ä½æŒ‰é”® (ä½ç”µå¹³æœ‰æ•ˆ, R4)
    val sw      = Input(UInt(32.W))  // 32ä¸ªæ‹¨ç å¼€å…³
    val swb     = Input(UInt(8.W))   // 8ä¸ªæŒ‰é”®
    
    val led     = Output(UInt(32.W)) // 32ä¸ªLED
    val seg     = Output(UInt(8.W))  // æ•°ç ç®¡æ®µé€‰
    val which   = Output(UInt(3.W))  // æ•°ç ç®¡ä½é€‰
    val enable  = Output(Bool())     // æ•°ç ç®¡ä½¿èƒ½
  })

  // ----------------------------------------------------------
  // 1. æ—¶é’Ÿåˆ†é¢‘é€»è¾‘ (äº§ç”Ÿæ…¢é€Ÿ CPU æ—¶é’Ÿ)
  // ----------------------------------------------------------
  val cpuClkReg = withClockAndReset(io.sys_clk, false.B) {
    // ä»¿çœŸ: 20MHz/10=2MHz, ä¸Šæ¿: 20MHz/10000000=2Hz
    val countMax = if (sim) 10 else 10000000
    val counter = RegInit(0.U(32.W))
    val clkReg = RegInit(false.B)

    counter := counter + 1.U
    when(counter === (countMax - 1).U) {
      counter := 0.U
      clkReg := ~clkReg
    }
    clkReg
  }

  // ----------------------------------------------------------
  // 2. å®ä¾‹åŒ– CPUï¼ˆä½¿ç”¨æ…¢æ—¶é’Ÿï¼‰
  // ----------------------------------------------------------
  val cpuReset = !io.rst_n  // è½¬æ¢ä¸ºé«˜ç”µå¹³æœ‰æ•ˆ
  val cpu = withClockAndReset(cpuClkReg.asClock, cpuReset) {
    Module(new SingleCycleCPU)
  }

  // ----------------------------------------------------------
  // 3. æ•°æ®æ˜¾ç¤ºé€‰æ‹© (ä½¿ç”¨æ‹¨ç å¼€å…³ sw[2:0] é€‰æ‹©)
  // ----------------------------------------------------------
  val displayData = MuxLookup(io.sw(2, 0), cpu.io.debug.get.pc)(Seq(
    0.U -> cpu.io.debug.get.pc,       // 000: PC
    1.U -> cpu.io.debug.get.inst,     // 001: æŒ‡ä»¤
    2.U -> cpu.io.debug.get.aluOut,   // 010: ALU ç»“æœ
    3.U -> cpu.io.debug.get.memRData, // 011: å†…å­˜è¯»æ•°æ®
    4.U -> cpu.io.debug.get.memWData, // 100: å†…å­˜å†™æ•°æ®
    5.U -> cpu.io.debug.get.memAddr,  // 101: å†…å­˜åœ°å€
    6.U -> Cat(Fill(31, 0.U), cpuClkReg),      // 110: æ—¶é’Ÿå¿ƒè·³
    7.U -> Cat(Fill(31, 0.U), cpuReset.asUInt) // 111: å¤ä½çŠ¶æ€
  ))

  // ----------------------------------------------------------
  // 4. æ•°ç ç®¡é©±åŠ¨ï¼ˆä½¿ç”¨å¿«æ—¶é’Ÿï¼Œä¸å¤ä½ï¼‰
  // ----------------------------------------------------------
  val segDriver = withClockAndReset(io.sys_clk, false.B) {
    Module(new Seg7LEDCtrl_HDU)
  }
  
  segDriver.io.data := displayData
  io.seg    := segDriver.io.seg
  io.which  := segDriver.io.which
  io.enable := segDriver.io.enable

  // ----------------------------------------------------------
  // 5. LED çŠ¶æ€æŒ‡ç¤ºï¼ˆåŠŸè€—ä¼˜åŒ–ï¼šä»…ç‚¹äº®å¿…è¦çš„ LEDï¼‰
  // ----------------------------------------------------------
  io.led := Cat(
    Fill(28, 0.U),              // LED[31:4] å…³é—­
    cpu.io.debug.get.memWen,        // LED[3]: å†…å­˜å†™æŒ‡ç¤º
    cpuReset.asUInt,            // LED[2]: å¤ä½çŠ¶æ€
    io.swb(0),                  // LED[1]: æŒ‰é”®çŠ¶æ€
    cpuClkReg                   // LED[0]: CPU æ—¶é’Ÿå¿ƒè·³
  )
}

// ==========================================
// ç”Ÿæˆ Verilog
// ==========================================
object BoardGen extends App {
  implicit val config = new CPUConfig  // âœ… ä½¿ç”¨ main.scala ä¸­çš„å®šä¹‰
  
  emitVerilog(new BoardTop(sim = false), Array("--target-dir", "generated_board"))
  
  println("âœ… æ¿çº§é¡¶å±‚æ¨¡å—ç”Ÿæˆå®Œæˆï¼")
  println("ğŸ“ è¾“å‡ºç›®å½•: generated_board/")
  println("ğŸ“„ Verilog: BoardTop.v")
}

object BoardSimGen extends App {
  implicit val config = new CPUConfig
  
  emitVerilog(new BoardTop(sim = true), Array("--target-dir", "generated_sim"))
  println("âœ… ä»¿çœŸç‰ˆæœ¬ç”Ÿæˆå®Œæˆï¼")
}