INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1/lab5_1.srcs/sources_1/new/mealy_sequence_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_sequence_detector
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1/lab5_1.srcs/sources_1/new/mealy_sequence_detector.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1/lab5_1.srcs/sim_1/new/mealy_sequence_detector_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_sequence_detector_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1/lab5_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
