<!DOCTYPE HTML>
<!--
	Read Only by HTML5 UP
	html5up.net | @ajlkn
	Free for personal and commercial use under the CCA 3.0 license (html5up.net/license)
-->
<html>
	<head>
		<title>Ognjen Glamocanin</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
	</head>
	<body class="is-preload">

		<!-- Header -->
			<section id="header">
				<header>
					<span class="image avatar"><img src="images/HQ_cropped.jpg" alt="" /></span>
					<h1 id="logo"><a href="#">Ognjen Glamocanin</a></h1>
					<p>Hardware Engineer at Synthara AG</p>
				</header>
				<nav id="nav">
					<ul>
						<li><a href="#info" class="active">About Me</a></li>
						<li><a href="#education">Education</a></li>
						<li><a href="#experience">Work Experience</a></li>
						<li><a href="#publications">Publications</a></li>
						<li><a href="#teaching">Teaching</a></li>
						<li><a href="#contact">Contact</a></li>
					</ul>
				</nav>
				<footer>
					<ul class="icons">
						<li><a href="https://www.instagram.com/ogacns94/?hl=en" class="icon brands fa-instagram"><span class="label">Instagram</span></a></li>
						<li><a href="https://github.com/OgacNS94" class="icon brands fa-github"><span class="label">Github</span></a></li>
						<li><a href="mailto:o.glamocanin@gmail.com" class="icon solid fa-envelope"><span class="label">Email</span></a></li>
					</ul>
				</footer>
			</section>

		<!-- Wrapper -->
			<div id="wrapper">

				<!-- Main -->
					<div id="main">

						<!-- One -->
							<section id="info">
								<div class="image main" data-position="center">
									<img src="images/banner.jpg" alt="" />
								</div>
								<div class="container">
									<h3>About Me</h3>
                                                                        <p>I am a hardware engineer at <a href="https://www.synthara.ai/home"> Synthara AG</a>, working on integrating in-memory computation modules into future generations of edge devices and SoCs. I hold a Ph.D. degree from the <a href="https://www.epfl.ch/schools/ic/">School of Computer and Communication Sciences</a>, <a href="https://www.epfl.ch/en/"> EPFL</a>, where I worked at the Parallel Systems Architecture Laboratory <a href="https://parsa.epfl.ch/">PARSA</a> with <a href="https://people.epfl.ch/mirjana.stojilovic">Dr. Mirjana Stojilovic</a> and <a href="https://parsa.epfl.ch/~falsafi/">Prof. Babak Falsafi</a>. During my Ph.D., my main research area was hardware security of remote FPGAs. In addition to my Ph.D. degree from EPFL, I have a Computer Science Master's degree from the <a href="https://www.sorbonne-universite.fr/universite/gouvernance-et-organisation/facultes/faculte-des-sciences-et-ingenierie">Faculty of Science and Engineering of the Sorbonne Université</a>, for which I received a French government scholarship for international students. I obtained my Bachelor's degree in Electronics and Electrical Engineering from the <a href="https://www.uns.ac.rs/index.php/en/">University of Novi Sad</a>. I had multiple industry internships during my studies, including one at ARM France SAS in 2018 and one at Elsys Eastern Europe in 2016. You can find the most recent version of my CV <a href="https://ogacns94.github.io/Ognjen_Glamocanin_CV.pdf">here</a>.</p>
                                                                        <p>Apart from my education and work, I am an AFOL (Adult Fan of LEGO), meaning that I am crazy about LEGOs and I love creating my own LEGO builds. You can find some of my cool builds <a href="https://www.flickr.com/photos/188713379@N06/with/49957478857/">here</a>. I also love choir singing and have sung in many different choirs since I joined high school. You can find a couple of cool videos of me and my boys <a href="https://www.youtube.com/channel/UCFUnPD_fSIokYbK4U2cl6sw">here</a>.</p>
								</div>
							</section>
						<!-- Two -->
							<section id="education">
								<div class="container">
									<h3>Education</h3>
									<p>Gaudeamus igitur, iuvenes dum sumus.</p>
									<div class="features">
										<article>
											<h4>EPFL, Ecole Polytechnique Fédérale de Lausanne</h4>
                                                                                        <h5><i>2018&ndash; 2023 (graduated August 29, 2023)</i></h5>
                                                                                        <p><b>Ph.D. in Computer Science.</b> Research Area: Security of FPGAs in the Cloud.</p>

											<h4>Sorbonne Université, Paris VI</h4>
                                                                                        <h5><i>2017&ndash;2018</i></h5>
                                                                                        <p><b>M.S. in Computer Science.</b></p>

											<h4>University of Novi Sad, Faculty of Technical Sciences</h4>
                                                                                        <h5><i>2013&ndash;2017</i></h5>
											<p><b>B.S. with Honours in Electrical Engineering.</b></p>
										</article>
									</div>
								</div>
							</section>

						<!-- Three -->
							<section id="experience">
								<div class="container">
									<h3>Work Experience</h3>
									<div class="features">
										<article>
											<h4><a href="https://www.synthara.ai/home">Synthara AG</a></h4>
                                                                                        <h5><i>Sep 2023&ndash; current</i></h5>
                                                                                        <p><b>Hardware Engineer.</b></p>

											<h4>EPFL</h4>
                                                                                        <h5><i>Sep 2018&ndash; Aug 2023</i></h5>
                                                                                        <p><b>Doctoral Assistant and Ph.D. Student in FPGA Security.</b></p>

											<h4>ARM France</h4>
                                                                                        <h5><i>Mar 2018&ndash; Aug 2018</i></h5>
                                                                                        <p><b>CPU Micro-Architecture and Design Internship.</b></p>

											<h4>Frobas D.O.O.</h4>
                                                                                        <h5><i>Nov 2016&ndash; Jun 2017</i></h5>
                                                                                        <p><b>Machine Learning Hardware Acceleration Internship.</b></p>

											<h4>Elsys Eastern Europe</h4>
                                                                                        <h5><i>Jul 2016&ndash; Oct 2016</i></h5>
											<p><b>Hardware Functional Verification Internship.</b></p>
										</article>
									</div>
								</div>
							</section>

						<!-- Four -->
                                                        <section id="publications">
								<div class="container">
									<h3>Publications</h3>
                                    <tr>
                                    <td><p> <a href="https://link.springer.com/content/pdf/10.1007/s41635-023-00135-1.pdf?pdf=button"> Instruction-Level Power Leakage Evaluation of Soft-Core CPUs on Shared FPGAs</a> <br>
                                    <b>O. Glamocanin</b>, S. Shrivastava, J. Yao, N. Ardo, M. Payer, and M. Stojilovic<br>
                                    <i>Springer Journal in Hardware and Systems Security, special issue on Multitenant Computing Security Challenges and Solutions, 2023</i>. <br>
                                    [<a href="https://link.springer.com/article/10.1007/s41635-023-00135-1">detailed record</a>] </p></td>
					                </tr>
                                    <tr>
                                    <td><p> <a href="https://infoscience.epfl.ch/record/301771/files/Glamocanin23%20Active%20wire%20fences%20for%20multitenant%20FPGAs%20%28preprint%29.pdf"> Active Wire Fences for Multi-Tenant FPGAs</a> <br>
                                    (Best Paper Award Nomination) <br>
                                    <b>O. Glamocanin</b>, Andjela Kostic, Stasa Kostic, and M. Stojilovic <br>
                                    <i>26th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS), May 3&ndash;5, 2023</i>. <br>
                                    [<a href="https://infoscience.epfl.ch/record/301771">detailed record</a>] </p></td>
					                </tr>
                                    <tr>
                                    <td><p> <a href="https://tches.iacr.org/index.php/TCHES/article/view/10293/9743"> RDS: FPGA Routing Delay Sensors for Effective Remote Power Analysis Attacks</a> <br>
                                    <!--(conditionally accepted) <br> -->
                                    D. Spielmann*, <b>O. Glamocanin</b>*, and M. Stojilovic <br>
                                    <i>IACR Transactions on Cryptographic Hardware and Embedded Systems (TCHES), September 10&ndash;14, 2023</i>.<br>
                                    [<a href="https://tches.iacr.org/index.php/TCHES/article/view/10293">detailed record</a>] <br>
                                    (* equal contribution) </p></td>
					                </tr>
                                    <tr>
                                    <td><p> <a href="https://infoscience.epfl.ch/record/300079/files/Glamocanin23%20Temperature%20impact%20on%20remote%20power%20side-channel%20attacks%20on%20shared%20FPGAs%20%28preprint%29.pdf?ln=en"> Temperature Impact on Remote Power Side-Channel Attacks on Shared FPGAs</a> <br>
                                    <b>O. Glamocanin</b>, H. Bazaz, M. Payer, and M. Stojilovic <br>
                                    <i>The Design, Automation, and Test in Europe (DATE23), April 17&ndash;19, 2023</i>. <br>
                                    [<a href="https://infoscience.epfl.ch/record/300079">detailed record</a>] </p></td>
					                </tr>
                                    <tr>
                                    <td><p> <a href="https://dl.acm.org/doi/pdf/10.1145/3565571"> The Side-Channel Metric Cheat Sheet</a> <br>
                                    K. Papagiannopoulos*, <b>O. Glamocanin</b>*, M. Azouaoui*, D. Ros*, F. Regazzoni*, and M. Stojilovic* <br>
                                    <i>ACM Computing Surveys, 2022</i>.<br>
                                    [<a href="https://dl.acm.org/doi/abs/10.1145/3565571">detailed record</a>] <br>
                                    (* equal contribution) </p></td>
					                </tr>
                                    <tr>
                                    <td><p> <a href="https://infoscience.epfl.ch/record/291404/files/2021-1425.pdf"> Improving First-Order Threshold Implementations of SKINNY</a> <br>
                                    A. Caforio, D. Collins, <b>O. Glamocanin</b>, and S. Banik <br>
                                    <i>22nd International Conference on Cryptology in India (INDOCRYPT21), December 13&ndash;15, 2021</i>.<br>
                                    [<a href="https://infoscience.epfl.ch/record/291404?ln=en">detailed record</a>] </p></td>
					                </tr>
                                    <tr>
                                    <td><p> <a href="https://infoscience.epfl.ch/record/282435/files/Glamocanin21%20Shared%20FPGAs%20and%20the%20Holy%20Grail%20%28preprint%29.pdf"> Shared FPGAs and the Holy Grail: Protections against Side-Channel and Fault Attacks</a> <br>
                                    <b>O. Glamocanin</b>*, D. G. Mahmoud*, F. Regazzoni, and M. Stojilovic <br>
                                    <i>The Design, Automation, and Test in Europe (DATE21), February 1&ndash;5, 2021</i>.<br>
                                    [<a href="https://infoscience.epfl.ch/record/282435?ln=en">detailed record</a>] <br>
                                    (* equal contribution) </p></td>
					                </tr>
                                    <tr>
                                    <td><p> <a href="https://infoscience.epfl.ch/record/273364/files/Glamocanin20%20Are%20cloud%20FPGAs%20really%20vulnerable%20to%20power%20analysis%20attacks.pdf"> Are Cloud FPGAs Really Vulnerable to Power-Analysis Attacks?</a> <br>
                                    <b>O. Glamocanin</b>, L. Coulon, F. Regazzoni, and M. Stojilovic <br>
                                    <i>The Design, Automation, and Test in Europe (DATE20), March 9&ndash;13, 2020</i>.<br>
                                    [<a href="https://infoscience.epfl.ch/record/273364?ln=en">detailed record</a>] </p></td>
					                </tr>
                                    <tr>
						            <td><p> <a href="https://infoscience.epfl.ch/record/273363/files/Glamocanin20%20Built-in%20self-evaluation%20of%20first-order%20power%20side-channnel%20leakage%20for%20FPGAs.pdf"> Built-in Self-Evaluation of First-Order Power Side-Channel Leakage for FPGAs</a> <br>
						            <b>O. Glamocanin</b>, L. Coulon, F. Regazzoni, and M. Stojilovic <br>
                                    <i>The International Symposium on Field-Programmable Gate Arrays (ISFPGA20), February 23&ndash;25, 2020</i>.<br>
                                    [<a href="https://infoscience.epfl.ch/record/273363?ln=en">detailed record</a>] </p></td>
					                </tr>
								</div>
							</section>


                                                <!-- Five -->
							<section id="teaching">
								<div class="container">
									<h3>Teaching</h3>
									<div class="features">
										<article>
											<h4>EPFL, Ecole Polytechnique Fédérale de Lausanne</h4>
                                                                                                <ul>
						                                                        <li><strong>Head Teaching Assistant, Information, Calcul, Communication (CS-119)</strong>, instructor: <a href="https://people.epfl.ch/mirjana.stojilovic">Dr. Mirjana Stojilovic</a>, Spring 2021.</li>
						                                                        <li><strong>Head Teaching Assistant, Computer Architecture (CS-208)</strong>, instructor: <a href="https://people.epfl.ch/mirjana.stojilovic">Dr. Mirjana Stojilovic</a>, Fall 2020.</li>
						                                                        <li><strong>Teaching Assistant, System Programming Project (CS-207a)</strong>, instructor: <a href="https://people.epfl.ch/mirjana.stojilovic">Dr. Mirjana Stojilovic</a>, Spring 2020.</li>
                                                                                                        <li><strong>Teaching Assistant, Computer Architecture (CS-208)</strong>, instructors: <a href="https://people.epfl.ch/jean-cedric.chappelier">Dr. Jean-Cédric Chappelier</a> and <a href="https://people.epfl.ch/mirjana.stojilovic">Dr. Mirjana Stojilovic</a>, Fall 2019.</li>
						                                                        <li><strong>Teaching Assistant, Information, Calcul, Communication (CS-119)</strong>, instructor: <a href="https://people.epfl.ch/mirjana.stojilovic">Dr. Mirjana Stojilovic</a>, Spring 2019.</li>
						                                                </ul>
											<h4>University of Novi Sad, Faculty of Technical Sciences</h4>
                                                                                                <ul>
						                                                        <li><strong>Teaching Assistant, Systems and Signals</strong>, instructor: Assoc. Prof. Stani&#154;a Dautovic;, Fall 2017.</li>
						                                                        <li><strong>Teaching Assistant, Electrical Circuit Theory</strong>, instructor: Assoc. Prof. Stani&#154;a Dautovic;, Spring 2017.</li>
						                                                </ul>
										</article>
									</div>
								</div>
							</section>

                                                        <section id="contact">
								<div class="container">
									<h3>Contact</h3>
									<tr>
									<h4>Email</h4>
                                                                        ognjen.glamocanin@synthara.ai (work) <br>
                                                                        <!-- ognjen.glamocanin@epfl.ch (work) <br> -->
                                                                        o.glamocanin@gmail.com (personal) <br><br>

									<h4>LinkedIn</h4>
                                                                        https://www.linkedin.com/in/ognjen-glamocanin/<br><br>

<!--									<h4>Address</h4>
                                                                        EPFL IC IINFCOM PARSA <br>
                                                                        INJ 238 (Bâtiment INJ) <br>
                                                                        Station 14 <br>
                                                                        CH-1015 Lausanne <br>
                                                                        Switzerland<br><br> -->

									</tr>
								</div>
							</section>


					</div>

				<!-- Footer -->
					<section id="footer">
						<div class="container">
							<ul class="copyright">
								<li>&copy; Untitled. All rights reserved.</li><li>Design: <a href="http://html5up.net">HTML5 UP</a></li>
							</ul>
						</div>
					</section>

			</div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/jquery.scrollex.min.js"></script>
			<script src="assets/js/jquery.scrolly.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
</html>
