INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Thu Jun 29 19:30:14 UTC 2023
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.75 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.17 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.03 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 12.5% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.33 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 8.12 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 7.29 sec.
INFO-FLOW: Done: GCC PP time: 16.7 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 7.68 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 7.59 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 8.97 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:41:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:53:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:66:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:70:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:70:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 9.3 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 7.01 sec.
Command         tidy_31 done; 16.36 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 33 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 12.34 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 8.31 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.28 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.72 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.71 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.3 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.64 sec.
Command         tidy_31 done; 1.95 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.3 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.79 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.8 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 861.297 ; gain = 457.035 ; free physical = 22954 ; free virtual = 51619
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:32 ; elapsed = 00:01:34 . Memory (MB): peak = 861.297 ; gain = 457.035 ; free physical = 22954 ; free virtual = 51619
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.52 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.75 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'PixelInitAccumLoop' (firmware/nnet_utils/nnet_conv2d_resource.h:43) in function 'void nnet::conv_2d_resource_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'PixelMultLoop' (firmware/nnet_utils/nnet_conv2d_resource.h:67) in function 'void nnet::conv_2d_resource_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'PixelResultLoop' (firmware/nnet_utils/nnet_conv2d_resource.h:93) in function 'void nnet::conv_2d_resource_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'PixelLoop' (firmware/nnet_utils/nnet_conv2d_latency.h:41) in function 'void nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>(FORWARD_REFERENCE*, FORWARD_REFERENCE*, FORWARD_REFERENCE::weight_t*, FORWARD_REFERENCE::bias_t*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:55).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::conv_2d_resource_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_resource.h:71).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:56).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_resource.h:139).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_latency_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d.h:50).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_resource_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_resource.h:79->firmware/nnet_utils/nnet_dense_resource.h:253).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'myproject' (firmware/myproject.cpp:66).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_resource_rf_gt_nin_rem0<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_resource.h:158->firmware/nnet_utils/nnet_dense_resource.h:255).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'myproject' (firmware/myproject.cpp:70).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'myproject' (firmware/myproject.cpp:72).
Command           transform done; 24.76 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:59 ; elapsed = 00:02:01 . Memory (MB): peak = 1181.297 ; gain = 777.035 ; free physical = 22643 ; free virtual = 51328
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_conv2d_latency.h:82->firmware/nnet_utils/nnet_conv2d.h:50) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::max<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4>' into 'nnet::pool_op<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' (firmware/nnet_utils/nnet_pooling.h:57) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config5>' into 'nnet::pooling2d_cl<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:201) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_pooling.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::conv_2d_cl<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6>' (firmware/nnet_utils/nnet_conv2d_resource.h:99->firmware/nnet_utils/nnet_conv2d.h:52) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op_limit<config9>' into 'nnet::pooling2d_cl<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_pooling.h:201) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pad_val<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_pooling.h:227) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::pool_op<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4, (nnet::Pool_Op)0>' into 'nnet::pooling2d_cl<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config9>' (firmware/nnet_utils/nnet_pooling.h:241) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' (firmware/nnet_utils/nnet_activation.h:239) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' (firmware/nnet_utils/nnet_activation.h:254) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' (firmware/nnet_utils/nnet_activation.h:262) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' (firmware/nnet_utils/nnet_activation.h:265) automatically.
Command           transform done; 1295.92 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:23: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 1.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:23:36 ; elapsed = 00:23:38 . Memory (MB): peak = 1390.527 ; gain = 986.266 ; free physical = 22463 ; free virtual = 51168
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Thu Jun 29 20:15:34 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.75 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 1.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.28 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.36 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.83 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.17 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.15 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.59 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.36 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.9 sec.
Command         tidy_31 done; 5.3 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.01 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.26 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.84 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.72 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.74 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.83 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.32 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.65 sec.
Command         tidy_31 done; 1.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.31 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.78 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.11 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 22822 ; free virtual = 51556
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 22822 ; free virtual = 51556
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.21 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.04 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 5.27 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 933.281 ; gain = 529.020 ; free physical = 22765 ; free virtual = 51487
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
Command           transform done; 3.36 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 933.281 ; gain = 529.020 ; free physical = 22766 ; free virtual = 51478
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_9.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 120-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc349'
	 'myproject'
	 'Block_myproject_axi_.exit35_proc'
	 'Loop_2_proc'.
Command           transform done; 815.6 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc349'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:50:1)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...295 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...3135 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...3460 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...475 expression(s) balanced.
Command           transform done; 364.42 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:20:23 ; elapsed = 00:20:31 . Memory (MB): peak = 19112.828 ; gain = 18708.566 ; free physical = 12940 ; free virtual = 41663
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:50:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' to 'relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' to 'relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' to 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' to 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 584.1 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:30:07 ; elapsed = 00:30:15 . Memory (MB): peak = 19112.828 ; gain = 18708.566 ; free physical = 12941 ; free virtual = 41670
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1774.2 sec.
Command       elaborate done; 1813.78 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>' to 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>' to 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit35_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model Loop_1_proc349 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc349 ...
Execute         set_default_model Loop_1_proc349 
Execute         apply_spec_resource_limit Loop_1_proc349 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Command         set_default_model done; 0.29 sec.
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit35_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc349 ...
Execute         set_default_model Loop_1_proc349 
Execute         cdfg_preprocess -model Loop_1_proc349 
Execute         rtl_gen_preprocess Loop_1_proc349 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Command         cdfg_preprocess done; 0.78 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Command         set_default_model done; 0.26 sec.
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc349 
Execute         schedule -model Loop_1_proc349 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1817.13 seconds; current allocated memory: 643.071 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc349.
Execute         set_default_model Loop_1_proc349 
Execute         bind -model Loop_1_proc349 
BIND OPTION: model=Loop_1_proc349
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 643.392 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.verbose.bind.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc349.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [143]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [2466]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [2467]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [2468]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 6.96 sec.
INFO: [HLS 200-111]  Elapsed time: 7.17 seconds; current allocated memory: 660.162 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Command         syn_report done; 3.1 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
Command         db_write done; 2.74 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.83 sec.
INFO: [HLS 200-111]  Elapsed time: 8.67 seconds; current allocated memory: 680.699 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Command         syn_report done; 4.44 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
Command         db_write done; 2.77 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 7.51 seconds; current allocated memory: 683.281 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
BIND OPTION: model=relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 685.448 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.83 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.48 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [616]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 687.796 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.61 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.sched.adb -f 
Command         db_write done; 0.56 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.34 seconds; current allocated memory: 690.404 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.82 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.bind.adb -f 
Command         db_write done; 0.57 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [1929]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [22811]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [22812]  (0.698 ns)
	'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [22813]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 39.59 sec.
INFO: [HLS 200-111]  Elapsed time: 41 seconds; current allocated memory: 797.736 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.sched.rpt 
Command         syn_report done; 26.31 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.sched.adb -f 
Command         db_write done; 24.03 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 127.31 sec.
INFO: [HLS 200-111]  Elapsed time: 177.65 seconds; current allocated memory: 949.627 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.bind.rpt 
Command         syn_report done; 35.84 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.bind.adb -f 
Command         db_write done; 24.22 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 60.24 seconds; current allocated memory: 957.949 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 958.864 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.bind.adb -f 
Command         db_write done; 0.21 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [268]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 959.953 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.sched.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
BIND OPTION: model=pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 961.121 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.38 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.bind.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 35.99 sec.
INFO: [HLS 200-111]  Elapsed time: 36.67 seconds; current allocated memory: 1.019 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 18.21 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 16.87 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 81.94 sec.
INFO: [HLS 200-111]  Elapsed time: 117.02 seconds; current allocated memory: 1.179 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 27 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 17.09 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 44.39 seconds; current allocated memory: 1.188 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.6 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.sched.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.01 sec.
INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 1.193 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.bind.rpt 
Command         syn_report done; 9.28 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.bind.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.79 sec.
INFO: [HLS 200-111]  Elapsed time: 14.72 seconds; current allocated memory: 1.207 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 1.75 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 1.5 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.22 sec.
INFO: [HLS 200-111]  Elapsed time: 4.47 seconds; current allocated memory: 1.217 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 2.61 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 1.51 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         schedule -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.22 seconds; current allocated memory: 1.218 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         bind -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 1.219 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.96 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.38 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 1.220 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.222 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 1.222 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 1.222 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Command         set_default_model done; 0.26 sec.
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.223 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Command         set_default_model done; 0.27 sec.
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 41.2 sec.
INFO: [HLS 200-111]  Elapsed time: 42.28 seconds; current allocated memory: 1.252 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 22.18 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.41 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         schedule -model Block_myproject_axi_.exit35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.67 seconds; current allocated memory: 1.265 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit35_proc.
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         bind -model Block_myproject_axi_.exit35_proc 
BIND OPTION: model=Block_myproject_axi_.exit35_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.265 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 1.266 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 1.266 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 1.266 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 21.58 sec.
INFO: [HLS 200-111]  Elapsed time: 21.73 seconds; current allocated memory: 1.281 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 21.96 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc349 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc349' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc349 -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc349'.
INFO: [HLS 200-111]  Elapsed time: 22.14 seconds; current allocated memory: 1.295 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc349 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_1_proc349 -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc349 -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_1_proc349 
Execute         gen_rtl Loop_1_proc349 -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_1_proc349 
Execute         syn_report -csynth -model Loop_1_proc349 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc349_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc349 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc349_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc349 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Loop_1_proc349 -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Loop_1_proc349 -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_1303_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_2304_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_3305_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufeOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10ns_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10s_25_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 67 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 53 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
Command         create_rtl_model done; 1.06 sec.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 1.315 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Command         syn_report done; 0.97 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Command         syn_report done; 0.49 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Command         syn_report done; 4.97 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Command         db_write done; 5.14 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 12.63 seconds; current allocated memory: 1.363 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.94 sec.
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.adb 
Command         db_write done; 2.45 sec.
Execute         gen_tb_info relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_yd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
Command         create_rtl_model done; 0.85 sec.
INFO: [HLS 200-111]  Elapsed time: 4.76 seconds; current allocated memory: 1.375 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.rpt 
Command         syn_report done; 0.96 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.adb 
Command         db_write done; 2.89 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbQq' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' is 20694 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_16486696_pp0_iter3_reg))
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 168 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 185 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 244 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 233 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
Command         create_rtl_model done; 22.49 sec.
INFO: [HLS 200-111]  Elapsed time: 26.93 seconds; current allocated memory: 1.524 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Command         gen_rtl done; 0.25 sec.
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Command         gen_rtl done; 0.15 sec.
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Command         gen_rtl done; 0.21 sec.
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.rpt 
Command         syn_report done; 7.81 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.xml 
Command         syn_report done; 3.75 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.rpt 
Command         syn_report done; 40.47 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.adb 
Command         db_write done; 75.13 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 134.86 seconds; current allocated memory: 1.897 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.41 sec.
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.adb 
Command         db_write done; 16.11 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbYs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
Command         create_rtl_model done; 0.59 sec.
INFO: [HLS 200-111]  Elapsed time: 17.38 seconds; current allocated memory: 1.902 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.adb 
Command         db_write done; 16.9 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 71393 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10ns_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 89 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 187 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 213 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 323 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 296 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 143 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 140 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 48.84 sec.
INFO: [HLS 200-111]  Elapsed time: 66.48 seconds; current allocated memory: 2.016 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Command         gen_rtl done; 0.17 sec.
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Command         gen_rtl done; 0.13 sec.
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 6.03 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 2.88 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 29.97 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 61.54 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 105.55 seconds; current allocated memory: 2.259 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.rpt 
Command         syn_report done; 9.3 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.adb 
Command         db_write done; 26.66 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' is 8590 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10ns_25_2_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10s_25_2_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 46 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 1.01 sec.
INFO: [HLS 200-111]  Elapsed time: 37.25 seconds; current allocated memory: 2.283 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 0.56 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 0.26 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 2.95 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 29.55 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 33.89 seconds; current allocated memory: 2.308 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.adb 
Command         db_write done; 24.07 sec.
Execute         gen_tb_info dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_16s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 25.34 seconds; current allocated memory: 2.312 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 28.45 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 29.44 seconds; current allocated memory: 2.317 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 26.87 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 27.5 seconds; current allocated memory: 2.323 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 22.73 sec.
Execute         db_write -model myproject -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 28.5 sec.
Execute         gen_tb_info myproject -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit35_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.
INFO: [HLS 200-111]  Elapsed time: 52.12 seconds; current allocated memory: 2.342 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit35_proc -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit35_proc 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit35_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit35_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.adb 
Command         db_write done; 27.38 sec.
Execute         gen_tb_info Block_myproject_axi_.exit35_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 27.6 seconds; current allocated memory: 2.343 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -model Loop_2_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 28.15 sec.
Execute         gen_tb_info Loop_2_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 28.59 seconds; current allocated memory: 2.345 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 22.01 sec.
Execute         db_write -model myproject_axi -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 27.98 sec.
Execute         gen_tb_info myproject_axi -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 16.19 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc349 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc349] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_3_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: Found component myproject_axi_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_16s_8ns_24_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_8ns_24_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_10ns_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_10ns_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_8s_24_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_8s_24_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_9ns_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_9ns_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_7ns_23_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_7ns_23_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_9s_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_9s_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_7s_23_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_7s_23_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_6ns_22_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_6ns_22_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_10s_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_10s_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_6s_22_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_6s_22_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_5s_21_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_5ns_21_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_5ns_21_2_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq.
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_16s_16s_26_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_16s_26_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit35_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit35_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc349
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit35_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_3_1 myproject_axi_ashr_54ns_32ns_54_2_1 regslice_core myproject_axi_mul_16s_8ns_24_2_1 myproject_axi_mul_16s_10ns_25_2_1 myproject_axi_mul_16s_8s_24_2_1 myproject_axi_mul_16s_9ns_25_2_1 myproject_axi_mul_16s_7ns_23_2_1 myproject_axi_mul_16s_9s_25_2_1 myproject_axi_mul_16s_7s_23_2_1 myproject_axi_mul_16s_6ns_22_2_1 myproject_axi_mul_16s_10s_25_2_1 myproject_axi_mul_16s_6s_22_2_1 myproject_axi_mul_16s_5s_21_2_1 myproject_axi_mul_16s_5ns_21_2_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb myproject_axi_mux_42_16_1_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq myproject_axi_mul_16s_16s_26_2_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0 start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0 start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0 start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 myproject_axi_mux_104_16_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w16_d784_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit35_proc_U0 regslice_core Loop_1_proc349 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s myproject Block_myproject_axi_exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: To file: write model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_axi_mul_16s_8ns_24_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_10ns_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_8s_24_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_9ns_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_7ns_23_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_9s_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_7s_23_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_6ns_22_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_10s_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_6s_22_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_5ns_21_2_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_42_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: To file: write model myproject_axi_mul_16s_16s_26_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc349
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit35_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_8ns_24_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_10ns_25_2_1_MulnS_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_8s_24_2_1_MulnS_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_9ns_25_2_1_MulnS_3'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_7ns_23_2_1_MulnS_4'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_9s_25_2_1_MulnS_5'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_7s_23_2_1_MulnS_6'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_6ns_22_2_1_MulnS_7'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_10s_25_2_1_MulnS_8'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_6s_22_2_1_MulnS_9'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5s_21_2_1_MulnS_10'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5ns_21_2_1_MulnS_11'
Command         ap_source done; 0.48 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_16s_26_2_1_MulnS_12'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs_rom' using block ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.33 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0_U(start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s_U(start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.
Command         ap_source done; 3.76 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.
Command         ap_source done; 0.76 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=0
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=201 #gSsdmPorts=8
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:51:24 ; elapsed = 00:52:52 . Memory (MB): peak = 19112.828 ; gain = 18708.566 ; free physical = 11608 ; free virtual = 41155
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 1356.39 sec.
Command     csynth_design done; 3170.17 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc349.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.35 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.93 sec.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Thu Jun 29 22:35:05 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.78 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.06 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.25 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.3 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.32 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.85 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.16 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.16 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.58 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.37 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.89 sec.
Command         tidy_31 done; 5.31 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.03 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.26 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.81 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.74 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.74 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.72 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.31 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.65 sec.
Command         tidy_31 done; 1.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.33 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.78 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.1 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 20937 ; free virtual = 51326
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 20937 ; free virtual = 51326
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.21 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.05 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 5.3 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 933.281 ; gain = 529.020 ; free physical = 20864 ; free virtual = 51254
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_add<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
Command           transform done; 3.39 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.18 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 933.281 ; gain = 529.020 ; free physical = 20858 ; free virtual = 51248
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_9.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 120-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Thu Jun 29 22:44:22 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.76 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.3 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.37 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.86 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.2 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.18 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.64 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.4 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.92 sec.
Command         tidy_31 done; 5.38 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.06 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.03 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.3 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.8 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.73 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.72 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.72 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.3 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.64 sec.
Command         tidy_31 done; 1.95 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.3 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.8 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.13 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 20373 ; free virtual = 51305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 20373 ; free virtual = 51305
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.23 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.08 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 7, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 5.62 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 933.449 ; gain = 529.188 ; free physical = 20299 ; free virtual = 51231
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 3.4 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 933.449 ; gain = 529.188 ; free physical = 20290 ; free virtual = 51222
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_9.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 48-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 120-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc353'
	 'myproject'
	 'Block_myproject_axi_.exit35_proc'
	 'Loop_2_proc'.
Command           transform done; 885.95 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc353'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...295 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...3135 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...3460 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...475 expression(s) balanced.
Command           transform done; 368.58 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:21:38 ; elapsed = 00:21:47 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 10462 ; free virtual = 41410
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' to 'relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' to 'relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' to 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' to 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 580.34 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:31:19 ; elapsed = 00:31:27 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 10450 ; free virtual = 41404
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1845.45 sec.
Command       elaborate done; 1885.28 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>' to 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>' to 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit35_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model Loop_1_proc353 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         apply_spec_resource_limit Loop_1_proc353 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Command         set_default_model done; 0.27 sec.
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit35_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         cdfg_preprocess -model Loop_1_proc353 
Execute         rtl_gen_preprocess Loop_1_proc353 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Command         cdfg_preprocess done; 0.79 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Command         set_default_model done; 0.27 sec.
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc353 
Execute         schedule -model Loop_1_proc353 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1888.62 seconds; current allocated memory: 662.682 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc353.
Execute         set_default_model Loop_1_proc353 
Execute         bind -model Loop_1_proc353 
BIND OPTION: model=Loop_1_proc353
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 663.003 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc353.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 10.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [143]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [2466]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [2467]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [2468]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 7.03 sec.
INFO: [HLS 200-111]  Elapsed time: 7.26 seconds; current allocated memory: 679.762 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Command         syn_report done; 3.37 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
Command         db_write done; 3 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.83 sec.
INFO: [HLS 200-111]  Elapsed time: 9.2 seconds; current allocated memory: 700.280 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Command         syn_report done; 4.71 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
Command         db_write done; 3.03 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 8.02 seconds; current allocated memory: 702.802 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.53 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
BIND OPTION: model=relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 1.33 seconds; current allocated memory: 704.965 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.86 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.52 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [616]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 1.71 seconds; current allocated memory: 707.328 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.64 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.sched.adb -f 
Command         db_write done; 0.62 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 709.921 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.87 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.bind.adb -f 
Command         db_write done; 0.66 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 14.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [1929]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [22811]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [22812]  (0.698 ns)
	'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [22813]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 40.68 sec.
INFO: [HLS 200-111]  Elapsed time: 42.23 seconds; current allocated memory: 817.292 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.sched.rpt 
Command         syn_report done; 27.86 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.sched.adb -f 
Command         db_write done; 26.19 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 127.14 sec.
INFO: [HLS 200-111]  Elapsed time: 181.2 seconds; current allocated memory: 969.288 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.bind.rpt 
Command         syn_report done; 37.55 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.bind.adb -f 
Command         db_write done; 26.77 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 64.53 seconds; current allocated memory: 977.430 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.sched.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 978.361 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.37 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.bind.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [268]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 979.467 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.sched.adb -f 
Command         db_write done; 0.27 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
BIND OPTION: model=pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 980.632 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 35.24 sec.
INFO: [HLS 200-111]  Elapsed time: 35.95 seconds; current allocated memory: 1.038 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 20.34 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 18.44 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 82.89 sec.
INFO: [HLS 200-111]  Elapsed time: 121.67 seconds; current allocated memory: 1.198 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 28.77 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 18.41 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 47.48 seconds; current allocated memory: 1.207 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.sched.adb -f 
Command         db_write done; 0.66 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.07 sec.
INFO: [HLS 200-111]  Elapsed time: 4.4 seconds; current allocated memory: 1.212 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.bind.rpt 
Command         syn_report done; 9.44 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.bind.adb -f 
Command         db_write done; 0.69 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.8 sec.
INFO: [HLS 200-111]  Elapsed time: 14.95 seconds; current allocated memory: 1.226 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 1.84 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 1.62 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.23 sec.
INFO: [HLS 200-111]  Elapsed time: 4.69 seconds; current allocated memory: 1.236 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 2.71 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 1.69 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         schedule -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 1.237 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         bind -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 1.238 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.99 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.2 seconds; current allocated memory: 1.239 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 1.239 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 1.240 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.47 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 1.05 seconds; current allocated memory: 1.242 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.73 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 1.242 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 1.243 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Command         set_default_model done; 0.27 sec.
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 1.244 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Command         set_default_model done; 0.27 sec.
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 42.01 sec.
INFO: [HLS 200-111]  Elapsed time: 43.16 seconds; current allocated memory: 1.273 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 22.45 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.45 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         schedule -model Block_myproject_axi_.exit35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.99 seconds; current allocated memory: 1.286 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit35_proc.
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         bind -model Block_myproject_axi_.exit35_proc 
BIND OPTION: model=Block_myproject_axi_.exit35_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 1.286 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 1.286 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 1.287 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 1.287 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 20.97 sec.
INFO: [HLS 200-111]  Elapsed time: 21.13 seconds; current allocated memory: 1.302 GB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 21.66 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc353 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc353 -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc353'.
INFO: [HLS 200-111]  Elapsed time: 21.85 seconds; current allocated memory: 1.316 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc353 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_1_proc353 -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_1_proc353 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_1_proc353 
Execute         syn_report -csynth -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -model Loop_1_proc353 -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.adb 
Command         db_write done; 0.12 sec.
Execute         gen_tb_info Loop_1_proc353 -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_1307_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_2308_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_3309_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufeOg' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10ns_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10s_25_2_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 26 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 67 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 53 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
Command         create_rtl_model done; 1.07 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 1.336 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Command         syn_report done; 0.97 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Command         syn_report done; 0.47 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Command         syn_report done; 5.23 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Command         db_write done; 5.39 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 13.12 seconds; current allocated memory: 1.384 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.24 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.99 sec.
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.adb 
Command         db_write done; 2.51 sec.
Execute         gen_tb_info relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_yd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
Command         create_rtl_model done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 1.396 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.rpt 
Command         syn_report done; 1.02 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.adb 
Command         db_write done; 2.94 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbQq' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' is 20694 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln289_2_reg_16486696_pp0_iter3_reg))
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_1': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 61 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 168 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 185 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 244 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 233 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 87 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 62 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
Command         create_rtl_model done; 22.66 sec.
INFO: [HLS 200-111]  Elapsed time: 27.2 seconds; current allocated memory: 1.545 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Command         gen_rtl done; 0.26 sec.
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Command         gen_rtl done; 0.16 sec.
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Command         gen_rtl done; 0.2 sec.
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.rpt 
Command         syn_report done; 7.86 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.xml 
Command         syn_report done; 3.74 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.rpt 
Command         syn_report done; 42.11 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.adb 
Command         db_write done; 77.7 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 139.24 seconds; current allocated memory: 1.918 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.adb 
Command         db_write done; 16.06 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbYs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
Command         create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 17.35 seconds; current allocated memory: 1.923 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.rpt 
Command         syn_report done; 0.47 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.adb 
Command         db_write done; 16.92 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 71393 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10ns_25_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5ns_21_2_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_5s_21_2_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 89 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 187 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 213 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 323 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 296 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 143 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 140 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 48.98 sec.
INFO: [HLS 200-111]  Elapsed time: 66.67 seconds; current allocated memory: 2.037 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Command         gen_rtl done; 0.16 sec.
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Command         gen_rtl done; 0.14 sec.
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 6.02 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 2.86 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 31.84 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 63.61 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 109.4 seconds; current allocated memory: 2.280 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.rpt 
Command         syn_report done; 8.93 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.adb 
Command         db_write done; 26.88 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' is 8590 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10ns_25_2_1': 39 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_10s_25_2_1': 43 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6ns_22_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_6s_22_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7ns_23_2_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_7s_23_2_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8ns_24_2_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_8s_24_2_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9ns_25_2_1': 52 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_16s_9s_25_2_1': 46 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 1.04 sec.
INFO: [HLS 200-111]  Elapsed time: 37.15 seconds; current allocated memory: 2.304 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 0.56 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 0.27 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 3.04 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 29.69 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 34.14 seconds; current allocated memory: 2.329 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.rpt 
Command         syn_report done; 0.98 sec.
Execute         db_write -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.adb 
Command         db_write done; 27.66 sec.
Execute         gen_tb_info dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 28.82 seconds; current allocated memory: 2.331 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 27.75 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
Command         create_rtl_model done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 28.23 seconds; current allocated memory: 2.335 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.81 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 28.36 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 29.6 seconds; current allocated memory: 2.341 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.35 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 28.16 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 28.94 seconds; current allocated memory: 2.347 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 22.83 sec.
Execute         db_write -model myproject -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 28.6 sec.
Execute         gen_tb_info myproject -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit35_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.
INFO: [HLS 200-111]  Elapsed time: 52.34 seconds; current allocated memory: 2.366 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit35_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit35_proc 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit35_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit35_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.adb 
Command         db_write done; 27.89 sec.
Execute         gen_tb_info Block_myproject_axi_.exit35_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 28.12 seconds; current allocated memory: 2.368 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model Loop_2_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 28.02 sec.
Execute         gen_tb_info Loop_2_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 28.47 seconds; current allocated memory: 2.370 GB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 22.31 sec.
Execute         db_write -model myproject_axi -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 28.04 sec.
Execute         gen_tb_info myproject_axi -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 16.43 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<6,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<6,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc353] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_3_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: Found component myproject_axi_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_16s_8ns_24_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_8ns_24_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_10ns_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_10ns_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_8s_24_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_8s_24_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_9ns_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_9ns_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_7ns_23_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_7ns_23_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_9s_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_9s_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_7s_23_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_7s_23_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_6ns_22_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_6ns_22_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_10s_25_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_10s_25_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_6s_22_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_6s_22_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_5s_21_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: Found component myproject_axi_mul_16s_5ns_21_2_1.
INFO-FLOW: Append model myproject_axi_mul_16s_5ns_21_2_1
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq.
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_18_1_0.
INFO-FLOW: Append model myproject_axi_mux_104_18_1_0
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_17ns_18s_26_2_1.
INFO-FLOW: Append model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w6_d576_A.
INFO-FLOW: Append model fifo_w6_d576_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w6_d64_A.
INFO-FLOW: Append model fifo_w6_d64_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit35_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit35_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc353
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit35_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_3_1 myproject_axi_ashr_54ns_32ns_54_2_1 regslice_core myproject_axi_mul_16s_8ns_24_2_1 myproject_axi_mul_16s_10ns_25_2_1 myproject_axi_mul_16s_8s_24_2_1 myproject_axi_mul_16s_9ns_25_2_1 myproject_axi_mul_16s_7ns_23_2_1 myproject_axi_mul_16s_9s_25_2_1 myproject_axi_mul_16s_7s_23_2_1 myproject_axi_mul_16s_6ns_22_2_1 myproject_axi_mul_16s_10s_25_2_1 myproject_axi_mul_16s_6s_22_2_1 myproject_axi_mul_16s_5s_21_2_1 myproject_axi_mul_16s_5ns_21_2_1 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb myproject_axi_mux_42_16_1_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq myproject_axi_mux_104_18_1_0 myproject_axi_mul_17ns_18s_26_2_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w6_d576_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w6_d64_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0 start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0 start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0 start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 myproject_axi_mux_104_16_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w16_d784_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit35_proc_U0 regslice_core Loop_1_proc353 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s myproject Block_myproject_axi_exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: To file: write model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model myproject_axi_mul_16s_8ns_24_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_10ns_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_8s_24_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_9ns_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_7ns_23_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_9s_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_7s_23_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_6ns_22_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_10s_25_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_6s_22_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_5s_21_2_1
INFO-FLOW: To file: write model myproject_axi_mul_16s_5ns_21_2_1
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_42_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: To file: write model myproject_axi_mux_104_18_1_0
INFO-FLOW: To file: write model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w6_d576_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w6_d64_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc353
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit35_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_8ns_24_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_10ns_25_2_1_MulnS_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_8s_24_2_1_MulnS_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_9ns_25_2_1_MulnS_3'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_7ns_23_2_1_MulnS_4'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_9s_25_2_1_MulnS_5'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_7s_23_2_1_MulnS_6'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_6ns_22_2_1_MulnS_7'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_10s_25_2_1_MulnS_8'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_6s_22_2_1_MulnS_9'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5s_21_2_1_MulnS_10'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_16s_5ns_21_2_1_MulnS_11'
Command         ap_source done; 0.49 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_12'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w6_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w6_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0_U(start_for_relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s_U(start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.
Command         ap_source done; 3.79 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.
Command         ap_source done; 0.76 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=203 #gSsdmPorts=8
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:53:39 ; elapsed = 00:55:08 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 9981 ; free virtual = 40980
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 1420.94 sec.
Command     csynth_design done; 3306.23 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_6_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_6_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.16 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.95 sec.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Fri Jun 30 01:29:25 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.75 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command               ap_source done; 0.11 sec.
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.02 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.3 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.37 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.88 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.18 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.17 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.62 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.4 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.91 sec.
Command         tidy_31 done; 5.36 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.04 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.97 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.28 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.81 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.73 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.72 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.3 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.64 sec.
Command         tidy_31 done; 1.95 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.32 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.8 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.12 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 21046 ; free virtual = 52098
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 21046 ; free virtual = 52098
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.06 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 5.36 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 933.438 ; gain = 529.176 ; free physical = 20973 ; free virtual = 52024
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 3.42 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 933.438 ; gain = 529.176 ; free physical = 20963 ; free virtual = 52015
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Fri Jun 30 01:38:47 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.12 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.76 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.29 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.32 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.87 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.27 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.54 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.45 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.99 sec.
Command         tidy_31 done; 5.5 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.13 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.08 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.25 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.66 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.72 sec.
INFO-FLOW: Done: GCC PP time: 3.6 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.32 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.65 sec.
Command         tidy_31 done; 1.98 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.32 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.79 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.15 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 21053 ; free virtual = 52099
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 21053 ; free virtual = 52100
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.09 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<8, 4, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 5.4 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 933.504 ; gain = 529.242 ; free physical = 20977 ; free virtual = 52024
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 3.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 933.504 ; gain = 529.242 ; free physical = 20965 ; free virtual = 52012
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc353'
	 'myproject'
	 'Block_myproject_axi_.exit35_proc'
	 'Loop_2_proc'.
Command           transform done; 617.85 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc353'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...258 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...1833 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...1192 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...365 expression(s) balanced.
Command           transform done; 39.18 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:41 ; elapsed = 00:11:49 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 11174 ; free virtual = 42229
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' to 'relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' to 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' to 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' to 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 72.43 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:53 ; elapsed = 00:13:01 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 11177 ; free virtual = 42231
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 739.86 sec.
Command       elaborate done; 779.82 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' to 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>' to 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit35_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model Loop_1_proc353 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         apply_spec_resource_limit Loop_1_proc353 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit35_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         cdfg_preprocess -model Loop_1_proc353 
Execute         rtl_gen_preprocess Loop_1_proc353 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Command         cdfg_preprocess done; 0.63 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc353 
Execute         schedule -model Loop_1_proc353 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 782.56 seconds; current allocated memory: 479.889 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc353.
Execute         set_default_model Loop_1_proc353 
Execute         bind -model Loop_1_proc353 
BIND OPTION: model=Loop_1_proc353
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 480.210 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc353.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [135]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [930]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [931]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [932]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.74 sec.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 483.572 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 1.35 seconds; current allocated memory: 487.420 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Command         syn_report done; 1.01 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 1.74 seconds; current allocated memory: 489.059 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
BIND OPTION: model=relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 491.233 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [576]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 493.482 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.sched.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 495.738 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.45 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.bind.adb -f 
Command         db_write done; 0.26 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [1787]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [5073]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [5074]  (0.698 ns)
	'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [5075]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.97 sec.
INFO: [HLS 200-111]  Elapsed time: 4.7 seconds; current allocated memory: 512.727 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.sched.rpt 
Command         syn_report done; 2.37 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.sched.adb -f 
Command         db_write done; 2.32 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.45 sec.
INFO: [HLS 200-111]  Elapsed time: 9.15 seconds; current allocated memory: 531.815 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.bind.rpt 
Command         syn_report done; 3.97 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.bind.adb -f 
Command         db_write done; 2.37 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 6.5 seconds; current allocated memory: 533.326 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 534.246 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [252]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 535.261 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.sched.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
BIND OPTION: model=pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 536.307 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.bind.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.48 sec.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 546.376 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 1.89 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 1.54 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.67 sec.
INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 559.753 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 3.93 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 1.69 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 5.92 seconds; current allocated memory: 562.535 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 565.632 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.bind.rpt 
Command         syn_report done; 2.63 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 568.666 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.33 sec.
INFO: [HLS 200-111]  Elapsed time: 1.13 seconds; current allocated memory: 571.707 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.87 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         schedule -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 572.194 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         bind -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 572.874 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 573.306 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 573.654 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 575.075 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 576.627 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 577.038 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 577.416 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 578.628 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 11.24 sec.
INFO: [HLS 200-111]  Elapsed time: 11.69 seconds; current allocated memory: 587.788 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 6.08 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         schedule -model Block_myproject_axi_.exit35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.35 seconds; current allocated memory: 590.546 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit35_proc.
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         bind -model Block_myproject_axi_.exit35_proc 
BIND OPTION: model=Block_myproject_axi_.exit35_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 590.722 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 590.942 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 591.317 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 591.627 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.24 sec.
INFO: [HLS 200-111]  Elapsed time: 6.33 seconds; current allocated memory: 596.166 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 4.91 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc353 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc353 -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc353'.
INFO: [HLS 200-111]  Elapsed time: 4.98 seconds; current allocated memory: 599.574 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc353 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_1_proc353 -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_1_proc353 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_1_proc353 
Execute         syn_report -csynth -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.rpt 
Execute         db_write -model Loop_1_proc353 -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.adb 
Execute         gen_tb_info Loop_1_proc353 -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_1307_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_2308_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_3309_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 607.331 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Command         syn_report done; 0.13 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Command         syn_report done; 1.13 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Command         db_write done; 1.3 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 3.3 seconds; current allocated memory: 628.049 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.67 sec.
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.adb 
Command         db_write done; 1.25 sec.
Execute         gen_tb_info relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_yd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_8_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
Command         create_rtl_model done; 0.83 sec.
INFO: [HLS 200-111]  Elapsed time: 3.25 seconds; current allocated memory: 640.297 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.rpt 
Command         syn_report done; 0.2 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.adb 
Command         db_write done; 1.51 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_380' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbQq' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' is 5482 from HDL expression: (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
Command         create_rtl_model done; 9.38 sec.
INFO: [HLS 200-111]  Elapsed time: 11.95 seconds; current allocated memory: 680.391 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.rpt 
Command         syn_report done; 1.96 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.xml 
Command         syn_report done; 0.92 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.rpt 
Command         syn_report done; 5.21 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.adb 
Command         db_write done; 7.8 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 17.73 seconds; current allocated memory: 768.488 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.adb 
Command         db_write done; 3.59 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbYs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_8_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
Command         create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 4.68 seconds; current allocated memory: 773.506 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.adb 
Command         db_write done; 3.8 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 16021 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 1.71 sec.
INFO: [HLS 200-111]  Elapsed time: 6.05 seconds; current allocated memory: 803.540 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 1.75 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 0.83 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 5.06 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 9.24 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 18.29 seconds; current allocated memory: 867.798 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.rpt 
Command         syn_report done; 2.59 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.adb 
Command         db_write done; 6.11 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 9.2 seconds; current allocated memory: 882.252 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 0.35 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 0.16 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 1.07 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 6.99 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 8.95 seconds; current allocated memory: 897.894 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.adb 
Command         db_write done; 6.42 sec.
Execute         gen_tb_info dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 7.11 seconds; current allocated memory: 899.871 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 6.52 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 6.95 seconds; current allocated memory: 903.988 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 6.87 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 7.88 seconds; current allocated memory: 910.201 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 6.65 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 7.38 seconds; current allocated memory: 916.456 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 6.48 sec.
Execute         db_write -model myproject -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 7.17 sec.
Execute         gen_tb_info myproject -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit35_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.
INFO: [HLS 200-111]  Elapsed time: 14.52 seconds; current allocated memory: 924.946 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit35_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit35_proc 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit35_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit35_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.adb 
Command         db_write done; 6.68 sec.
Execute         gen_tb_info Block_myproject_axi_.exit35_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.86 seconds; current allocated memory: 926.219 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Execute         db_write -model Loop_2_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 6.75 sec.
Execute         gen_tb_info Loop_2_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 7.14 seconds; current allocated memory: 928.681 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 6.01 sec.
Execute         db_write -model myproject_axi -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 5.98 sec.
Execute         gen_tb_info myproject_axi -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 4.34 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc353] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_3_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: Found component myproject_axi_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_8_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_8_1_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq.
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_18_1_0.
INFO-FLOW: Append model myproject_axi_mux_104_18_1_0
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_17ns_18s_26_2_1.
INFO-FLOW: Append model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit35_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit35_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc353
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit35_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_3_1 myproject_axi_ashr_54ns_32ns_54_2_1 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb myproject_axi_mux_42_8_1_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq myproject_axi_mux_104_18_1_0 myproject_axi_mul_17ns_18s_26_2_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0 start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0 start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0 start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 myproject_axi_mux_104_16_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w16_d784_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit35_proc_U0 regslice_core Loop_1_proc353 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s myproject Block_myproject_axi_exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: To file: write model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_42_8_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: To file: write model myproject_axi_mux_104_18_1_0
INFO-FLOW: To file: write model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc353
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit35_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.11 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0_U(start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s_U(start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.
Command         ap_source done; 3.69 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.
Command         ap_source done; 0.75 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=191 #gSsdmPorts=8
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:16:43 ; elapsed = 00:17:12 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 11718 ; free virtual = 42249
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 250.88 sec.
Command     csynth_design done; 1030.71 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 24.78 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.28 sec.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Mon Jul 03 00:50:51 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.75 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.13 sec.
Command           ap_source done; 0.13 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.17 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.02 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.3 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.38 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.87 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.21 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.2 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.62 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.43 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.91 sec.
Command         tidy_31 done; 5.39 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.06 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.07 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.27 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.82 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.75 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.85 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.31 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.66 sec.
Command         tidy_31 done; 1.97 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.05 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.79 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.13 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 18426 ; free virtual = 50308
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 18426 ; free virtual = 50308
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.06 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 5.37 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 933.438 ; gain = 529.176 ; free physical = 18353 ; free virtual = 50234
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 3.41 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.21 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 933.438 ; gain = 529.176 ; free physical = 18343 ; free virtual = 50224
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc353'
	 'myproject'
	 'Block_myproject_axi_.exit35_proc'
	 'Loop_2_proc'.
Command           transform done; 587.62 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc353'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:17:9)...1818 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...1188 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...361 expression(s) balanced.
Command           transform done; 50.92 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:11:20 ; elapsed = 00:11:30 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 18249 ; free virtual = 40998
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' to 'relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' to 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' to 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' to 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 90.82 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:50 ; elapsed = 00:13:01 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 18243 ; free virtual = 40993
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 739.65 sec.
Command       elaborate done; 779.42 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' to 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>' to 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit35_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model Loop_1_proc353 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         apply_spec_resource_limit Loop_1_proc353 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit35_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         cdfg_preprocess -model Loop_1_proc353 
Execute         rtl_gen_preprocess Loop_1_proc353 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Command         cdfg_preprocess done; 0.68 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc353 
Execute         schedule -model Loop_1_proc353 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 782.26 seconds; current allocated memory: 488.923 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc353.
Execute         set_default_model Loop_1_proc353 
Execute         bind -model Loop_1_proc353 
BIND OPTION: model=Loop_1_proc353
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 489.244 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc353.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [135]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1160]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1161]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [1162]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.88 sec.
INFO: [HLS 200-111]  Elapsed time: 1.02 seconds; current allocated memory: 493.364 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.62 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
Command         db_write done; 0.6 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 497.623 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Command         syn_report done; 1.24 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
Command         db_write done; 0.6 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.11 seconds; current allocated memory: 499.349 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
BIND OPTION: model=relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 501.519 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.24 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [616]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 503.920 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.sched.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 506.473 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.bind.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [1827]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [6305]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [6306]  (0.698 ns)
	'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [6307]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.58 sec.
INFO: [HLS 200-111]  Elapsed time: 5.42 seconds; current allocated memory: 527.505 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.sched.rpt 
Command         syn_report done; 2.97 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.sched.adb -f 
Command         db_write done; 2.97 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.61 sec.
INFO: [HLS 200-111]  Elapsed time: 12.55 seconds; current allocated memory: 548.752 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.bind.rpt 
Command         syn_report done; 5.12 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.bind.adb -f 
Command         db_write done; 3.07 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 8.36 seconds; current allocated memory: 550.523 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 551.442 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [268]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 552.531 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
BIND OPTION: model=pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 553.696 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.4 sec.
INFO: [HLS 200-111]  Elapsed time: 3.79 seconds; current allocated memory: 567.319 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 2.65 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 2.31 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.17 sec.
INFO: [HLS 200-111]  Elapsed time: 10.13 seconds; current allocated memory: 583.146 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 5.13 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 2.37 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 7.78 seconds; current allocated memory: 586.622 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.sched.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.05 sec.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 589.908 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.bind.rpt 
Command         syn_report done; 3.12 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 593.826 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.36 sec.
INFO: [HLS 200-111]  Elapsed time: 1.3 seconds; current allocated memory: 597.097 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.98 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 0.46 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         schedule -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.54 seconds; current allocated memory: 597.625 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         bind -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.21 sec.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 598.357 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.52 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 598.803 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 599.150 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.39 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 600.620 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 602.172 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.36 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 602.568 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 602.955 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 604.174 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 14.37 sec.
INFO: [HLS 200-111]  Elapsed time: 14.84 seconds; current allocated memory: 615.406 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 7.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         schedule -model Block_myproject_axi_.exit35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.58 seconds; current allocated memory: 619.155 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit35_proc.
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         bind -model Block_myproject_axi_.exit35_proc 
BIND OPTION: model=Block_myproject_axi_.exit35_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 619.332 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 619.566 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 619.941 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 620.254 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 7.4 sec.
INFO: [HLS 200-111]  Elapsed time: 7.49 seconds; current allocated memory: 625.790 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 7.41 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc353 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc353 -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc353'.
INFO: [HLS 200-111]  Elapsed time: 7.55 seconds; current allocated memory: 630.228 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc353 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_1_proc353 -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_1_proc353 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_1_proc353 
Execute         syn_report -csynth -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Loop_1_proc353 -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.adb 
Execute         gen_tb_info Loop_1_proc353 -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_1307_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_2308_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_3309_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 638.609 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Command         syn_report done; 0.48 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Command         syn_report done; 1.51 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Command         db_write done; 1.65 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 4.44 seconds; current allocated memory: 662.241 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.68 sec.
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.adb 
Command         db_write done; 1.41 sec.
Execute         gen_tb_info relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_yd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
Command         create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 3.47 seconds; current allocated memory: 674.960 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.rpt 
Command         syn_report done; 0.66 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.adb 
Command         db_write done; 1.76 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_380' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbQq' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' is 6406 from HDL expression: ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln79_reg_37056_pp0_iter2_reg == 1'd0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
Command         create_rtl_model done; 9.95 sec.
INFO: [HLS 200-111]  Elapsed time: 12.94 seconds; current allocated memory: 719.749 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.rpt 
Command         syn_report done; 2.14 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.xml 
Command         syn_report done; 1.03 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.rpt 
Command         syn_report done; 6.3 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.adb 
Command         db_write done; 10.27 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 21.89 seconds; current allocated memory: 823.370 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.28 sec.
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.adb 
Command         db_write done; 4.68 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbYs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
Command         create_rtl_model done; 0.56 sec.
INFO: [HLS 200-111]  Elapsed time: 5.78 seconds; current allocated memory: 828.594 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.adb 
Command         db_write done; 4.96 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 27582 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 2.09 sec.
INFO: [HLS 200-111]  Elapsed time: 7.65 seconds; current allocated memory: 863.263 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 2.05 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 0.98 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 6.52 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 12.8 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 24.09 seconds; current allocated memory: 942.675 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.rpt 
Command         syn_report done; 3.16 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.adb 
Command         db_write done; 8.09 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' is 5511 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 11.79 seconds; current allocated memory: 958.046 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 0.36 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 1.17 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 9.24 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 11.37 seconds; current allocated memory: 975.078 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.adb 
Command         db_write done; 8.56 sec.
Execute         gen_tb_info dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 9.26 seconds; current allocated memory: 977.075 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 8.68 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 9.11 seconds; current allocated memory: 981.156 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 8.97 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 9.95 seconds; current allocated memory: 987.368 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 8.78 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 9.51 seconds; current allocated memory: 993.660 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 7.65 sec.
Execute         db_write -model myproject -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 9.28 sec.
Execute         gen_tb_info myproject -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit35_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.
INFO: [HLS 200-111]  Elapsed time: 17.8 seconds; current allocated memory: 1003.196 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit35_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit35_proc 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit35_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit35_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.adb 
Command         db_write done; 8.66 sec.
Execute         gen_tb_info Block_myproject_axi_.exit35_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 8.85 seconds; current allocated memory: 1004.484 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Execute         db_write -model Loop_2_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 8.91 sec.
Execute         gen_tb_info Loop_2_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 9.3 seconds; current allocated memory: 1006.882 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 7.33 sec.
Execute         db_write -model myproject_axi -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 8.93 sec.
Execute         gen_tb_info myproject_axi -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 6.43 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc353] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_3_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: Found component myproject_axi_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_16_1_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq.
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_18_1_0.
INFO-FLOW: Append model myproject_axi_mux_104_18_1_0
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_17ns_18s_26_2_1.
INFO-FLOW: Append model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit35_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit35_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc353
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit35_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_3_1 myproject_axi_ashr_54ns_32ns_54_2_1 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb myproject_axi_mux_42_16_1_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq myproject_axi_mux_104_18_1_0 myproject_axi_mul_17ns_18s_26_2_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0 start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0 start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0 start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 myproject_axi_mux_104_16_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w16_d784_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit35_proc_U0 regslice_core Loop_1_proc353 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s myproject Block_myproject_axi_exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: To file: write model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_42_16_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: To file: write model myproject_axi_mux_104_18_1_0
INFO-FLOW: To file: write model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc353
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit35_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.21 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0_U(start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s_U(start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.
Command         ap_source done; 3.51 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.
Command         ap_source done; 0.74 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=191 #gSsdmPorts=8
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:45 ; elapsed = 00:18:16 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 18196 ; free virtual = 40995
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 315.19 sec.
Command     csynth_design done; 1094.61 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 23.6 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.3 sec.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Mon Jul 03 02:05:14 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.76 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.3 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.44 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.91 sec.
INFO-FLOW: Done: GCC PP time: 6.7 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.29 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.25 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.72 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.52 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.98 sec.
Command         tidy_31 done; 5.55 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 4.14 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3.12 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.27 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.83 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.74 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.75 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.84 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.31 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.64 sec.
Command         tidy_31 done; 1.96 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.3 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.83 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.14 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 26691 ; free virtual = 50121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 26691 ; free virtual = 50121
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.1 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 5.43 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 933.508 ; gain = 529.246 ; free physical = 26614 ; free virtual = 50045
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 3.42 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.23 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 933.508 ; gain = 529.246 ; free physical = 26607 ; free virtual = 50037
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 32-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 128-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc353'
	 'myproject'
	 'Block_myproject_axi_.exit35_proc'
	 'Loop_2_proc'.
Command           transform done; 537.94 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc353'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_mult.h:17:9)...1818 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...1188 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...361 expression(s) balanced.
Command           transform done; 52.4 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:10:34 ; elapsed = 00:10:43 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 16694 ; free virtual = 40267
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, relu_config8>' to 'relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' to 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config9>' to 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8u>, config6>' to 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 92.09 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:12:06 ; elapsed = 00:12:15 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 16678 ; free virtual = 40259
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 692.87 sec.
Command       elaborate done; 733.53 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' to 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>' to 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit35_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model Loop_1_proc353 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         apply_spec_resource_limit Loop_1_proc353 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit35_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         cdfg_preprocess -model Loop_1_proc353 
Execute         rtl_gen_preprocess Loop_1_proc353 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Command         cdfg_preprocess done; 0.68 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc353 
Execute         schedule -model Loop_1_proc353 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 736.34 seconds; current allocated memory: 492.417 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc353.
Execute         set_default_model Loop_1_proc353 
Execute         bind -model Loop_1_proc353 
BIND OPTION: model=Loop_1_proc353
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 492.735 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc353.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [135]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1180]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1181]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [1182]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.95 sec.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 496.930 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.63 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
Command         db_write done; 0.59 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.5 sec.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 501.265 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Command         syn_report done; 1.35 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
Command         db_write done; 0.6 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 2.21 seconds; current allocated memory: 502.990 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.27 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
BIND OPTION: model=relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 505.162 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [636]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.3 sec.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 507.619 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.sched.adb -f 
Command         db_write done; 0.29 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 510.112 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.54 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.bind.adb -f 
Command         db_write done; 0.3 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [1827]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [6313]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [6314]  (0.698 ns)
	'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [6315]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.8 sec.
INFO: [HLS 200-111]  Elapsed time: 5.66 seconds; current allocated memory: 531.168 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.sched.rpt 
Command         syn_report done; 2.99 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.sched.adb -f 
Command         db_write done; 2.95 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.7 sec.
INFO: [HLS 200-111]  Elapsed time: 12.64 seconds; current allocated memory: 552.496 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.bind.rpt 
Command         syn_report done; 5.46 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.bind.adb -f 
Command         db_write done; 3.07 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 8.7 seconds; current allocated memory: 554.240 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.sched.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
BIND OPTION: model=relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 555.162 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [276]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 556.276 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
BIND OPTION: model=pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 557.427 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.23 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.bind.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.56 sec.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 571.196 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 2.67 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 2.28 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.32 sec.
INFO: [HLS 200-111]  Elapsed time: 10.27 seconds; current allocated memory: 587.115 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 5.79 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 2.4 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         schedule -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 8.49 seconds; current allocated memory: 590.539 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.sched.adb -f 
Command         db_write done; 0.32 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
Execute         set_default_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         bind -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
BIND OPTION: model=dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.21 sec.
INFO: [HLS 200-111]  Elapsed time: 1.85 seconds; current allocated memory: 593.861 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.bind.rpt 
Command         syn_report done; 3.53 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.bind.adb -f 
Command         db_write done; 0.31 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 4.5 seconds; current allocated memory: 597.809 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.58 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.4 sec.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 601.119 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 1.13 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 0.47 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         schedule -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 601.678 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         bind -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 602.396 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 602.841 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 603.189 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 604.658 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.25 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 606.226 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.5 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 606.622 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 607.016 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 608.219 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.19 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 16.39 sec.
INFO: [HLS 200-111]  Elapsed time: 16.86 seconds; current allocated memory: 619.457 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 7.59 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         schedule -model Block_myproject_axi_.exit35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.87 seconds; current allocated memory: 623.191 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit35_proc.
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         bind -model Block_myproject_axi_.exit35_proc 
BIND OPTION: model=Block_myproject_axi_.exit35_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 623.368 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 623.601 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 623.976 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 624.288 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.51 sec.
INFO: [HLS 200-111]  Elapsed time: 6.59 seconds; current allocated memory: 629.812 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 7.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc353 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc353 -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc353'.
INFO: [HLS 200-111]  Elapsed time: 7.44 seconds; current allocated memory: 634.249 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc353 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_1_proc353 -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_1_proc353 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_1_proc353 
Execute         syn_report -csynth -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -model Loop_1_proc353 -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.adb 
Execute         gen_tb_info Loop_1_proc353 -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_1307_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_2308_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_3309_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 642.713 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Command         syn_report done; 0.48 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Command         syn_report done; 1.48 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Command         db_write done; 1.65 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 4.41 seconds; current allocated memory: 666.674 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.71 sec.
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.adb 
Command         db_write done; 1.43 sec.
Execute         gen_tb_info relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_yd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
Command         create_rtl_model done; 0.85 sec.
INFO: [HLS 200-111]  Elapsed time: 3.5 seconds; current allocated memory: 679.380 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.rpt 
Command         syn_report done; 0.22 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.xml 
Command         syn_report done; 0.11 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.rpt 
Command         syn_report done; 0.63 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.adb 
Command         db_write done; 1.79 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_380' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buf9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_0_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_1_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_2_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_buffer_Array_V_1_3_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufbQq' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s' is 6504 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln79_reg_37093_pp0_iter2_reg == 1'd0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s'.
Command         create_rtl_model done; 9.96 sec.
INFO: [HLS 200-111]  Elapsed time: 12.95 seconds; current allocated memory: 724.255 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.rpt 
Command         syn_report done; 2.11 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_csynth.xml 
Command         syn_report done; 1.04 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.verbose.rpt 
Command         syn_report done; 6.31 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.adb 
Command         db_write done; 10.29 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 21.85 seconds; current allocated memory: 828.080 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.29 sec.
Execute         db_write -model relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.adb 
Command         db_write done; 4.71 sec.
Execute         gen_tb_info relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_6' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_buffer_Array_V_3_0_7' to 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbYs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s'.
Command         create_rtl_model done; 0.58 sec.
INFO: [HLS 200-111]  Elapsed time: 5.85 seconds; current allocated memory: 833.284 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.rpt 
Command         syn_report done; 0.11 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.adb 
Command         db_write done; 5.03 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 20564 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 2.14 sec.
INFO: [HLS 200-111]  Elapsed time: 7.79 seconds; current allocated memory: 868.138 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 2.11 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 1 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 6.18 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 13.01 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 24.06 seconds; current allocated memory: 947.982 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.rpt 
Command         syn_report done; 3.23 sec.
Execute         db_write -model dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.adb 
Command         db_write done; 8.28 sec.
Execute         gen_tb_info dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 12.04 seconds; current allocated memory: 963.395 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 0.37 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 0.17 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 1.19 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 9.34 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 11.5 seconds; current allocated memory: 980.503 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.adb 
Command         db_write done; 8.7 sec.
Execute         gen_tb_info dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 9.42 seconds; current allocated memory: 982.536 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 8.77 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 9.19 seconds; current allocated memory: 986.617 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Command         syn_report done; 0.16 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 8.87 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 9.86 seconds; current allocated memory: 992.828 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 8.87 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 9.6 seconds; current allocated memory: 999.136 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.44 sec.
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 7.51 sec.
Execute         db_write -model myproject -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 9.34 sec.
Execute         gen_tb_info myproject -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit35_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.
INFO: [HLS 200-111]  Elapsed time: 17.72 seconds; current allocated memory: 1008.643 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit35_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit35_proc 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit35_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit35_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.adb 
Command         db_write done; 8.89 sec.
Execute         gen_tb_info Block_myproject_axi_.exit35_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 9.09 seconds; current allocated memory: 1009.931 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Execute         db_write -model Loop_2_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 8.79 sec.
Execute         gen_tb_info Loop_2_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 9.18 seconds; current allocated memory: 1012.387 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 7.41 sec.
Execute         db_write -model myproject_axi -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 8.77 sec.
Execute         gen_tb_info myproject_axi -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 6.5 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,8u>,config6> relu<array<ap_fixed,8u>,array<ap_ufixed<4,0,4,0,0>,8u>,relu_config8> pooling2d_cl<array<ap_ufixed,8u>,array<ap_fixed<16,6,5,3,0>,8u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,8u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc353] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_3_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: Found component myproject_axi_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_12_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_12_1_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: Handling components in module [relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq.
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_18_1_0.
INFO-FLOW: Append model myproject_axi_mux_104_18_1_0
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_17ns_18s_26_2_1.
INFO-FLOW: Append model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: Found component start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit35_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit35_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc353
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit35_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_3_1 myproject_axi_ashr_54ns_32ns_54_2_1 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb myproject_axi_mux_42_12_1_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq myproject_axi_mux_104_18_1_0 myproject_axi_mul_17ns_18s_26_2_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0 start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0 start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0 start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 myproject_axi_mux_104_16_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w16_d784_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit35_proc_U0 regslice_core Loop_1_proc353 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s myproject Block_myproject_axi_exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: To file: write model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_42_12_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s_line_bufzec
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s_line_bbRq
INFO-FLOW: To file: write model myproject_axi_mux_104_18_1_0
INFO-FLOW: To file: write model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc353
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit35_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbZs_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_b0s_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.21 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_6_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_7_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_6_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_7_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_6_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_7_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0_U(start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0_U(start_for_relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s_U(start_for_pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_configb1s)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.
Command         ap_source done; 3.77 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.
Command         ap_source done; 0.76 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=191 #gSsdmPorts=8
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:07 ; elapsed = 00:17:37 . Memory (MB): peak = 19107.266 ; gain = 18703.004 ; free physical = 16635 ; free virtual = 40254
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 321.45 sec.
Command     csynth_design done; 1054.98 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_8u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_8u_array_ap_ufixed_4_0_4_0_0_8u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_8u_array_ap_fixed_16_6_5_3_0_8u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.08 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.31 sec.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Mon Jul 03 04:07:50 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.76 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.12 sec.
Command           ap_source done; 0.12 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.03 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.27 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.32 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.33 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.83 sec.
INFO-FLOW: Done: GCC PP time: 6.5 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.12 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.14 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.57 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.39 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.87 sec.
Command         tidy_31 done; 5.3 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 10.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.98 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 3 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.28 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.81 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.72 sec.
INFO-FLOW: Done: GCC PP time: 3.8 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.76 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.73 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.83 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.3 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.65 sec.
Command         tidy_31 done; 1.97 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.32 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.82 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.12 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 25758 ; free virtual = 50052
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 25758 ; free virtual = 50052
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.24 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.06 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 4.74 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 933.461 ; gain = 529.199 ; free physical = 25689 ; free virtual = 49983
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 3.03 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 933.461 ; gain = 529.199 ; free physical = 25671 ; free virtual = 49966
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 24-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 80-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 96-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 320-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 499.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 500.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' completely with a factor of 6.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 96.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 96.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.8' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc353'
	 'myproject'
	 'Block_myproject_axi_.exit35_proc'
	 'Loop_2_proc'.
Command           transform done; 351.46 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>'... converting 19 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>'... converting 61 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc353'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...255 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...1635 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...1009 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...346 expression(s) balanced.
Command           transform done; 44.15 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:21 ; elapsed = 00:07:26 . Memory (MB): peak = 10595.266 ; gain = 10191.004 ; free physical = 20168 ; free virtual = 44466
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config8>' to 'relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, relu_config4>' to 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config9>' to 'pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config6>' to 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 20u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 77.98 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:39 ; elapsed = 00:08:44 . Memory (MB): peak = 10595.266 ; gain = 10191.004 ; free physical = 20163 ; free virtual = 44462
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 482.91 sec.
Command       elaborate done; 522.42 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>' to 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6>' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9>' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit35_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         preproc_iomode -model Loop_1_proc353 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         apply_spec_resource_limit Loop_1_proc353 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit35_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc353 ...
Execute         set_default_model Loop_1_proc353 
Execute         cdfg_preprocess -model Loop_1_proc353 
Execute         rtl_gen_preprocess Loop_1_proc353 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
Command         cdfg_preprocess done; 0.6 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc353 
Execute         schedule -model Loop_1_proc353 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 525.13 seconds; current allocated memory: 497.273 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc353.
Execute         set_default_model Loop_1_proc353 
Execute         bind -model Loop_1_proc353 
BIND OPTION: model=Loop_1_proc353
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 497.597 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc353.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [135]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1146]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1147]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [1148]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.89 sec.
INFO: [HLS 200-111]  Elapsed time: 1.03 seconds; current allocated memory: 501.670 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.59 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.sched.adb -f 
Command         db_write done; 0.54 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 1.64 seconds; current allocated memory: 505.895 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.bind.rpt 
Command         syn_report done; 1.29 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.bind.adb -f 
Command         db_write done; 0.56 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 2.12 seconds; current allocated memory: 507.620 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.22 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
BIND OPTION: model=relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 509.792 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.53 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.23 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [636]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 1.1 seconds; current allocated memory: 512.196 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.sched.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 514.743 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.bind.adb -f 
Command         db_write done; 0.28 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s' consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [1728]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [5574]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [5575]  (0.698 ns)
	'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [5576]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.1 sec.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 533.266 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.verbose.sched.rpt 
Command         syn_report done; 2.58 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.sched.adb -f 
Command         db_write done; 2.5 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.22 sec.
INFO: [HLS 200-111]  Elapsed time: 10.3 seconds; current allocated memory: 552.259 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.verbose.bind.rpt 
Command         syn_report done; 4.6 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.bind.adb -f 
Command         db_write done; 2.64 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 7.4 seconds; current allocated memory: 553.654 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
BIND OPTION: model=relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 554.372 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.17 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [216]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.44 seconds; current allocated memory: 555.267 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.verbose.sched.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
BIND OPTION: model=pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 556.157 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.bind.adb -f 
Command         db_write done; 0.11 sec.
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.12 sec.
INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 568.087 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 2.34 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 1.9 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.28 sec.
INFO: [HLS 200-111]  Elapsed time: 8.52 seconds; current allocated memory: 582.089 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 5.22 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 2.04 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         schedule -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 7.56 seconds; current allocated memory: 585.048 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.26 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.sched.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
Execute         set_default_model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         bind -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
BIND OPTION: model=dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.07 sec.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 589.723 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.bind.rpt 
Command         syn_report done; 3.2 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.bind.adb -f 
Command         db_write done; 0.25 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.64 sec.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 593.467 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 0.44 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.41 sec.
INFO: [HLS 200-111]  Elapsed time: 1.36 seconds; current allocated memory: 596.855 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 1.1 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 0.46 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         schedule -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 597.345 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         bind -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 598.064 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.65 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 598.561 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 598.871 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 600.326 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 601.932 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.48 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.7 seconds; current allocated memory: 602.291 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 602.684 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.3 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 603.838 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.19 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.17 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 14.92 sec.
INFO: [HLS 200-111]  Elapsed time: 15.34 seconds; current allocated memory: 614.019 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 7.45 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         schedule -model Block_myproject_axi_.exit35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.72 seconds; current allocated memory: 617.339 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit35_proc.
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         bind -model Block_myproject_axi_.exit35_proc 
BIND OPTION: model=Block_myproject_axi_.exit35_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 617.515 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 617.767 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 618.141 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 618.449 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 6.57 sec.
INFO: [HLS 200-111]  Elapsed time: 6.65 seconds; current allocated memory: 623.464 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 5.8 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc353 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc353' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc353 -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc353'.
INFO: [HLS 200-111]  Elapsed time: 5.94 seconds; current allocated memory: 627.390 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc353 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_1_proc353 -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_1_proc353 
Execute         gen_rtl Loop_1_proc353 -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_1_proc353 
Execute         syn_report -csynth -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc353_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc353 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.verbose.rpt 
Execute         db_write -model Loop_1_proc353 -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.adb 
Execute         gen_tb_info Loop_1_proc353 -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_14' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_1307_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_2308_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_buffer_Array_V_3309_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s'.
Command         create_rtl_model done; 0.52 sec.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 635.704 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.rpt 
Command         syn_report done; 0.46 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_csynth.xml 
Command         syn_report done; 0.22 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.verbose.rpt 
Command         syn_report done; 1.4 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.adb 
Command         db_write done; 1.61 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 4.23 seconds; current allocated memory: 659.171 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.18 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -model relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.adb 
Command         db_write done; 0.95 sec.
Execute         gen_tb_info relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_79' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_16' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_17' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_18' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_V_2_0_19' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_yd2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s'.
Command         create_rtl_model done; 0.86 sec.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 671.862 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.rpt 
Command         syn_report done; 0.23 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_csynth.xml 
Command         syn_report done; 0.12 sec.
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.verbose.rpt 
Command         syn_report done; 0.68 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.adb 
Command         db_write done; 1.72 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_497' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_1' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_2' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_3' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_4' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_5' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_6' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_7' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_8' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buf9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_9' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_10' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_11' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_12' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_13' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_14' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_15' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_16' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_17' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_18' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_0_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_1_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_2_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_buffer_Array_V_1_3_19' to 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufbQq' due to the length limit 80
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s' is 5050 from HDL expression: (~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s'.
Command         create_rtl_model done; 9.26 sec.
INFO: [HLS 200-111]  Elapsed time: 12.27 seconds; current allocated memory: 712.936 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_csynth.rpt 
Command         syn_report done; 1.84 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_csynth.xml 
Command         syn_report done; 0.88 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.verbose.rpt 
Command         syn_report done; 5.28 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.adb 
Command         db_write done; 8.77 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 18.67 seconds; current allocated memory: 804.152 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.adb 
Command         db_write done; 4.27 sec.
Execute         gen_tb_info relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_23' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_buffer_Array_V_3_0_4' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_buffer_Array_V_3_0_5' to 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbWr' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s'.
Command         create_rtl_model done; 0.46 sec.
INFO: [HLS 200-111]  Elapsed time: 5.15 seconds; current allocated memory: 808.246 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.verbose.rpt 
Command         syn_report done; 0.24 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.adb 
Command         db_write done; 4.42 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 19497 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 1.61 sec.
INFO: [HLS 200-111]  Elapsed time: 6.53 seconds; current allocated memory: 838.621 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 1.87 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 0.89 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 5.66 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 11.08 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111]  Elapsed time: 21.11 seconds; current allocated memory: 908.489 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.rpt 
Command         syn_report done; 2.86 sec.
Execute         db_write -model dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.adb 
Command         db_write done; 7.2 sec.
Execute         gen_tb_info dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 10.57 seconds; current allocated memory: 922.119 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 0.37 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 1.18 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 8.37 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 10.54 seconds; current allocated memory: 939.423 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.adb 
Command         db_write done; 7.71 sec.
Execute         gen_tb_info dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 8.42 seconds; current allocated memory: 941.419 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 7.79 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bYs' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 8.22 seconds; current allocated memory: 945.501 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Command         syn_report done; 0.15 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.56 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 8.18 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 9.17 seconds; current allocated memory: 951.749 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.33 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 8.06 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_configbZs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111]  Elapsed time: 8.79 seconds; current allocated memory: 957.791 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.45 sec.
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.23 sec.
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 7.21 sec.
Execute         db_write -model myproject -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 8.4 sec.
Execute         gen_tb_info myproject -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit35_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.
INFO: [HLS 200-111]  Elapsed time: 16.47 seconds; current allocated memory: 966.643 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit35_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit35_proc 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit35_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit35_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.adb 
Command         db_write done; 8 sec.
Execute         gen_tb_info Block_myproject_axi_.exit35_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 8.19 seconds; current allocated memory: 967.960 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Execute         db_write -model Loop_2_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 8.08 sec.
Execute         gen_tb_info Loop_2_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 8.47 seconds; current allocated memory: 970.359 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 6.18 sec.
Execute         db_write -model myproject_axi -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 8.06 sec.
Execute         gen_tb_info myproject_axi -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 5.8 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc353 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,20u>,config2> relu<array<ap_fixed,20u>,array<ap_ufixed<4,0,4,0,0>,20u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,20u>,config5> conv_2d_cl<array<ap_fixed,20u>,array<ap_fixed<16,6,5,3,0>,6u>,config6> relu<array<ap_fixed,6u>,array<ap_ufixed<4,0,4,0,0>,6u>,relu_config8> pooling2d_cl<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,6u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc353] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_3_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: Found component myproject_axi_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_12_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_12_1_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufzec.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufzec
INFO-FLOW: Handling components in module [relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbRq.
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbRq
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_18_1_0.
INFO-FLOW: Append model myproject_axi_mux_104_18_1_0
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_17ns_18s_26_2_1.
INFO-FLOW: Append model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbXr.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbXr
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bYs.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bYs
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_configbZs.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_configbZs
INFO-FLOW: Found component start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit35_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit35_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc353
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit35_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_3_1 myproject_axi_ashr_54ns_32ns_54_2_1 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb myproject_axi_mux_42_12_1_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufzec pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbRq myproject_axi_mux_104_18_1_0 myproject_axi_mul_17ns_18s_26_2_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbXr softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bYs fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0 start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_U0 start_for_relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_U0 start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_configbZs start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 myproject_axi_mux_104_16_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w16_d784_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit35_proc_U0 regslice_core Loop_1_proc353 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s myproject Block_myproject_axi_exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: To file: write model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_42_12_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s_line_buffer_Array_fYi
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s_line_bufzec
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s_line_bbRq
INFO-FLOW: To file: write model myproject_axi_mux_104_18_1_0
INFO-FLOW: To file: write model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbXr
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bYs
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_configbZs
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc353
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit35_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbXr_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bYs_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.22 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_16_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_17_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_18_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_19_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_16_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_17_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_18_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_19_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_16_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_17_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_18_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_19_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_4_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_5_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_4_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_5_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_4_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_5_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0_U(start_for_relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_U0_U(start_for_relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_configbZs_U(start_for_pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_configbZs)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.
Command         ap_source done; 3.45 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.
Command         ap_source done; 0.73 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=185 #gSsdmPorts=8
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:08 ; elapsed = 00:13:32 . Memory (MB): peak = 10595.266 ; gain = 10191.004 ; free physical = 20066 ; free virtual = 44460
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 287.68 sec.
Command     csynth_design done; 810.11 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc353.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_20u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_20u_array_ap_ufixed_4_0_4_0_0_20u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_20u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_6u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_4_0_4_0_0_6u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_6u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 24.6 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.29 sec.
INFO-FLOW: Workspace /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1 opened at Mon Jul 03 05:05:59 UTC 2023
Execute       config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.78 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command             ap_source done; 0.14 sec.
Command           ap_source done; 0.14 sec.
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.16 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 1.07 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute       config_array_partition -maximum_size=4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute       config_schedule -enable_dsp_full_reg=0 
Execute       config_export -format=ip_catalog 
Command     open_solution done; 1.27 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xc7z020clg400-1 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command             ap_source done; 0.11 sec.
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.16 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.29 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
Execute     set_clock_uncertainty 12.5% default 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.33 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.23 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 2.77 sec.
INFO-FLOW: Done: GCC PP time: 6.3 seconds per iteration
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.05 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 2.01 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 2.41 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:68
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:39:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:51:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:71
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:64:76
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:72
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: firmware/myproject.cpp:68:77
Execute         send_msg_by_id WARNING @200-471@%s%s 8 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 8 issue(s) in file firmware/myproject.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 3.3 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 1.76 sec.
Command         tidy_31 done; 5.12 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 9.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 3.98 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 2.95 sec.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject_axi.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject_axi.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted firmware/myproject_axi.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject_axi.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject_axi.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp
Command         clang done; 1.31 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.84 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp"  -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.79 sec.
INFO-FLOW: Done: GCC PP time: 3.9 seconds per iteration
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.75 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x -directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.78 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.diag.yml /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject_axi.pp.0.cpp.err.log 
Command         ap_eval done; 0.87 sec.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:17:2
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/myproject_axi.cpp:29:5
Execute         send_msg_by_id WARNING @200-471@%s%s 2 firmware/myproject_axi.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject_axi.cpp
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 1.36 sec.
Execute           ap_eval exec -ignorestderr /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.out.log 2> /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject_axi.pp.0.cpp.err.log 
Command           ap_eval done; 0.67 sec.
Command         tidy_31 done; 2.04 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 3.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.38 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc" 
INFO-FLOW: exec /opt/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /opt/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot -I /opt/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bc
Command         clang done; 1.87 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.g.bc /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.g.bc -hls-opt -except-internalize myproject_axi -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.13 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 16873 ; free virtual = 48076
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 931.234 ; gain = 526.973 ; free physical = 16873 ; free virtual = 48076
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.22 sec.
Execute           llvm-ld /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/opt/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.1 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject_axi -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'void nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>(FORWARD_REFERENCE const&, ap_shift_reg<FORWARD_REFERENCE::value_type, FORWARD_REFERENCE::in_width> (*) [FORWARD_REFERENCE::n_chan], FORWARD_REFERENCE::value_type*)' completely with a factor of 1.
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[].1' into 'myproject_axi' (firmware/myproject_axi.cpp:21).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<8, 5, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config2>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config5>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, config5>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:305).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[]' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:51).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config6>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:286).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config6_mult>' into 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_conv_stream.h:294).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_output_buffer_2d<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:87).
INFO: [XFORM 203-603] Inlining function 'nnet::conv_2d_buffer_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' into 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv2d_stream.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:54).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[].1' into 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:52).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[]' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:237).
INFO: [XFORM 203-603] Inlining function 'nnet::kernel_shift_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' into 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_conv_stream.h:252).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce_pool<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, config9>' into 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::compute_pool_buffer_2d<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' into 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:247).
INFO: [XFORM 203-603] Inlining function 'nnet::pooling2d_buffer_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config9>' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:188->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::reduce<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::Op_max<ap_fixed<12, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_common.h:43->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_pooling_stream.h:21->firmware/nnet_utils/nnet_pooling_stream.h:204->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:44).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:60).
INFO: [XFORM 203-603] Inlining function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' into 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:66->firmware/nnet_utils/nnet_dense_stream.h:19).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'myproject_axi' (firmware/myproject_axi.cpp:33).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:244).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:203).
INFO: [XFORM 203-603] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[]' into 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:60).
Command           transform done; 4.12 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 933.406 ; gain = 529.145 ; free physical = 16792 ; free virtual = 48015
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
Command           transform done; 2.72 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] firmware/myproject_axi.cpp:33: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command           transform done; 0.22 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 933.406 ; gain = 529.145 ; free physical = 16760 ; free virtual = 47993
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'res.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' on argument 'data.V.data.V' . This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:1) on argument 'input_1.V.data.V' (firmware/myproject.cpp:7). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-803] Cannot specify interface mode 'axis' (firmware/myproject.cpp:12:94) on argument 'layer15_out.V.data.V' (firmware/myproject.cpp:8). This interface directive will be discarded. Please apply it on an argument of top module.
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out.data' (firmware/myproject_axi.cpp:3).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in.data' (firmware/myproject_axi.cpp:3).
INFO: [XFORM 203-1101] Packing variable 'out_pack.data.V' (firmware/nnet_utils/nnet_activation_stream.h:237) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 16-bit variable.
INFO: [XFORM 203-1101] Packing variable 'out_data.data.V' (firmware/nnet_utils/nnet_activation_stream.h:45) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_pooling_stream.h:184) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 480-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_dense_stream.h:55) into a 160-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 256-bit variable.
INFO: [XFORM 203-1101] Packing variable 'res_pack.data.V' (firmware/nnet_utils/nnet_conv_stream.h:282) into a 64-bit variable.
INFO: [XFORM 203-1101] Packing variable 'ctype.data.V' (firmware/myproject_axi.cpp:18) into a 16-bit variable.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'.
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (firmware/nnet_utils/nnet_conv_stream.h:195) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:193:47).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReLUActLoop' (firmware/nnet_utils/nnet_activation_stream.h:41) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_pooling_stream.h:243) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DataPrepare' (firmware/nnet_utils/nnet_dense_stream.h:36) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ReadInputWidth' (firmware/nnet_utils/nnet_conv2d_stream.h:81) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'SoftmaxArrayPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:201) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation_stream.h:213) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (firmware/nnet_utils/nnet_activation_stream.h:222) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'SoftmaxInvPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:241) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'FiltLoop' (firmware/nnet_utils/nnet_pooling_stream.h:193) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'PoolLoop' (firmware/nnet_utils/nnet_pooling_stream.h:198) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'DataPack' (firmware/nnet_utils/nnet_dense_stream.h:42) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResPack' (firmware/nnet_utils/nnet_dense_stream.h:58) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 25.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_conv_stream.h:276) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 399.
INFO: [HLS 200-489] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:233) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:241) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:244) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:194) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:197) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:199) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:210) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:213) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 400.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 400.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:303) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/myproject_axi.cpp:20) in function 'myproject_axi' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 64.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' completely with a factor of 30.
INFO: [XFORM 203-102] Partitioning array 'd_xi_xmax.V' (firmware/nnet_utils/nnet_activation_stream.h:212) automatically.
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.3' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.2' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V.1' .
INFO: [XFORM 203-102] Automatically partitioning shift register array 'line_buffer.Array.V' .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) .
INFO: [XFORM 203-101] Partitioning array 'data_array.V' (firmware/nnet_utils/nnet_activation_stream.h:193) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'exp_res.V' (firmware/nnet_utils/nnet_activation_stream.h:219) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.3'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_window.V' (firmware/nnet_utils/nnet_pooling_stream.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.2'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) accessed through non-constant indices on dimension 1 (firmware/nnet_utils/nnet_dense_stream.h:44:39), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data.V' (firmware/nnet_utils/nnet_dense_stream.h:29) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.i.i'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V.9' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'kernel_data.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'res_out.V' (firmware/nnet_utils/nnet_conv_stream.h:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b6.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp.data.V' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b13.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b11.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer13_out.V.data.V' (firmware/myproject.cpp:66) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_local.V.data.V' (firmware/myproject_axi.cpp:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer6_out.V.data.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V.data.V' (firmware/myproject.cpp:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V.data.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V.data.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer9_out.V.data.V' (firmware/myproject.cpp:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V.data.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer11_out.V.data.V' (firmware/myproject.cpp:62) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_local.V.data.V' (firmware/myproject_axi.cpp:11) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.3'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.2'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V.1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'line_buffer.Array.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_buffer.V' (firmware/nnet_utils/nnet_conv_stream.h:229) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 8, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 2, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::operator()' into 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:43) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 8, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> >::operator()' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10, nnet::Op_max<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:209) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:224) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::softmax_idx_from_real_val<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, softmax_config15>' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:235) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (firmware/myproject_axi.cpp:17) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-721] Changing loop 'Loop_2_proc' (firmware/myproject_axi.cpp:31) to a process function for dataflow in function 'myproject_axi'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject', detected/extracted 9 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'
	 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'
	 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'
	 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>'
	 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'.
INFO: [XFORM 203-712] Applying dataflow to function 'myproject_axi', detected/extracted 4 process function(s): 
	 'Loop_1_proc351'
	 'myproject'
	 'Block_myproject_axi_.exit35_proc'
	 'Loop_2_proc'.
Command           transform done; 232.06 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:248:1) in function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>'... converting 41 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:41:61) to (firmware/nnet_utils/nnet_activation_stream.h:41:55) in function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>'... converting 49 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:43:16) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_common.h:45:44) in function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:32:90) to (firmware/myproject_axi.cpp:31:49) in function 'Loop_2_proc'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/myproject_axi.cpp:22:25) to (firmware/myproject_axi.cpp:17:48) in function 'Loop_1_proc351'... converting 10 basic blocks.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 2, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' (firmware/nnet_utils/nnet_common.h:45) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 10, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' into 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:232) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...258 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' (firmware/nnet_utils/nnet_dense_latency.h:17:27)...1256 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...294 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)...691 expression(s) balanced.
Command           transform done; 31.19 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:10 ; elapsed = 00:05:13 . Memory (MB): peak = 5059.266 ; gain = 4655.004 ; free physical = 13584 ; free virtual = 45850
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_pooling_stream.h:241:66) in function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:79:66) in function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>'.
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_stable<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:43:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, softmax_config15>' to 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' (firmware/nnet_utils/nnet_activation_stream.h:362:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config8>' to 'relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, relu_config4>' to 'relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4>' (firmware/nnet_utils/nnet_activation_stream.h:41:55)
WARNING: [XFORM 203-631] Renaming function 'nnet::reduce<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0>, 4, nnet::Op_add<ap_fixed<18, 8, (ap_q_mode)0, (ap_o_mode)0, 0> > >' to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' (firmware/nnet_utils/nnet_common.h:36:44)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config9>' to 'pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::pooling2d_cl<nnet::array<ap_ufixed<4, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config5>' to 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>' (firmware/nnet_utils/nnet_pooling_stream.h:65:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config13>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config11>' to 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' (firmware/nnet_utils/nnet_dense_stream.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, config11>' to 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' (firmware/nnet_utils/nnet_dense_stream.h:36:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 30u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config13>' to 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' (firmware/nnet_utils/nnet_dense_stream.h:36:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, config2>' to 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
WARNING: [XFORM 203-631] Renaming function 'nnet::conv_2d_cl<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 16u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config6>' to 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>' (firmware/nnet_utils/nnet_conv_stream.h:33:5)
Command           transform done; 53.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:03 ; elapsed = 00:06:06 . Memory (MB): peak = 5059.266 ; gain = 4655.004 ; free physical = 13395 ; free virtual = 45870
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 324.81 sec.
Command       elaborate done; 364.02 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject_axi' ...
Execute         ap_set_top_model myproject_axi 
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4>' to 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>' to 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>' to 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>' to 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' to 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>' to 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
WARNING: [SYN 201-103] Legalizing function name 'Block_myproject_axi_.exit35_proc' to 'Block_myproject_axi_exit35_proc'.
Execute         get_model_list myproject_axi -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject_axi 
Execute         preproc_iomode -model Loop_2_proc 
Execute         preproc_iomode -model Block_myproject_axi_.exit35_proc 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         preproc_iomode -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         preproc_iomode -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         preproc_iomode -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         preproc_iomode -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         preproc_iomode -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
Execute         preproc_iomode -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
Execute         preproc_iomode -model Loop_1_proc351 
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Model list for configure: Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Configuring Module : Loop_1_proc351 ...
Execute         set_default_model Loop_1_proc351 
Execute         apply_spec_resource_limit Loop_1_proc351 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
INFO-FLOW: Configuring Module : pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
Execute         apply_spec_resource_limit pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
WARNING: [SYN 201-223] Checking resource limit in 'conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
INFO-FLOW: Configuring Module : pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
Execute         apply_spec_resource_limit pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Configuring Module : dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         apply_spec_resource_limit dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Configuring Module : reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         apply_spec_resource_limit reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Configuring Module : softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         apply_spec_resource_limit softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Configuring Module : Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         apply_spec_resource_limit Block_myproject_axi_.exit35_proc 
INFO-FLOW: Configuring Module : Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         apply_spec_resource_limit Loop_2_proc 
INFO-FLOW: Configuring Module : myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         apply_spec_resource_limit myproject_axi 
INFO-FLOW: Model list for preprocess: Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Preprocessing Module: Loop_1_proc351 ...
Execute         set_default_model Loop_1_proc351 
Execute         cdfg_preprocess -model Loop_1_proc351 
Execute         rtl_gen_preprocess Loop_1_proc351 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> ...
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
Execute         cdfg_preprocess -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> ...
Execute         set_default_model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
Command         cdfg_preprocess done; 0.41 sec.
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
INFO-FLOW: Preprocessing Module: pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> ...
Execute         set_default_model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
Execute         cdfg_preprocess -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> ...
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO-FLOW: Preprocessing Module: dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> ...
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         cdfg_preprocess -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> ...
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO-FLOW: Preprocessing Module: reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > ...
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         cdfg_preprocess -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO-FLOW: Preprocessing Module: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> ...
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         cdfg_preprocess -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Preprocessing Module: Block_myproject_axi_.exit35_proc ...
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         cdfg_preprocess -model Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
INFO-FLOW: Preprocessing Module: Loop_2_proc ...
Execute         set_default_model Loop_2_proc 
Execute         cdfg_preprocess -model Loop_2_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
INFO-FLOW: Preprocessing Module: myproject_axi ...
Execute         set_default_model myproject_axi 
Execute         cdfg_preprocess -model myproject_axi 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for synthesis: Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_1_proc351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_1_proc351 
Execute         schedule -model Loop_1_proc351 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 366.53 seconds; current allocated memory: 455.817 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_1_proc351.
Execute         set_default_model Loop_1_proc351 
Execute         bind -model Loop_1_proc351 
BIND OPTION: model=Loop_1_proc351
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 456.138 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.bind.adb -f 
INFO-FLOW: Finish binding Loop_1_proc351.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 8.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' consists of the following:
	'load' operation ('sX_2_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_2' [124]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1014]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [1015]  (0.698 ns)
	'store' operation ('sX_2_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_2' [1016]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.81 sec.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 459.739 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.verbose.sched.rpt 
Command         syn_report done; 0.44 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.sched.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
Execute         bind -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.44 sec.
INFO: [HLS 200-111]  Elapsed time: 1.27 seconds; current allocated memory: 463.444 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.verbose.bind.rpt 
Command         syn_report done; 1.04 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.bind.adb -f 
Command         db_write done; 0.42 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 1.7 seconds; current allocated memory: 464.842 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.verbose.sched.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.sched.adb -f 
Command         db_write done; 0.14 sec.
INFO-FLOW: Finish scheduling relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
BIND OPTION: model=relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.13 sec.
INFO: [HLS 200-111]  Elapsed time: 0.46 seconds; current allocated memory: 466.600 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.verbose.bind.rpt 
Command         syn_report done; 0.4 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.bind.adb -f 
Command         db_write done; 0.16 sec.
INFO-FLOW: Finish binding relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
Execute         schedule -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_1_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX_1' and 'load' operation ('sX_1_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [516]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 468.571 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.verbose.sched.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.sched.adb -f 
Command         db_write done; 0.18 sec.
INFO-FLOW: Finish scheduling pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>.
Execute         set_default_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
Execute         bind -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
BIND OPTION: model=pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 470.668 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.verbose.bind.rpt 
Command         syn_report done; 0.39 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.bind.adb -f 
Command         db_write done; 0.2 sec.
INFO-FLOW: Finish binding pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
Execute         schedule -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 11.
WARNING: [SCHED 204-21] Estimated clock period (5.019ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' consists of the following:
	'load' operation ('sX_3_load', firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) on static variable 'sX_3' [1360]  (0 ns)
	'add' operation ('add_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [4174]  (2.55 ns)
	'select' operation ('select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) [4175]  (0.698 ns)
	'store' operation ('sX_3_write_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103) of variable 'select_ln328', firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103 on static variable 'sX_3' [4176]  (1.77 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.01 sec.
INFO: [HLS 200-111]  Elapsed time: 3.62 seconds; current allocated memory: 484.424 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.verbose.sched.rpt 
Command         syn_report done; 1.6 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.sched.adb -f 
Command         db_write done; 1.58 sec.
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>.
Execute         set_default_model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
Execute         bind -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
BIND OPTION: model=conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 3.06 sec.
INFO: [HLS 200-111]  Elapsed time: 6.24 seconds; current allocated memory: 498.556 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.verbose.bind.rpt 
Command         syn_report done; 2.86 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.bind.adb -f 
Command         db_write done; 1.62 sec.
INFO-FLOW: Finish binding conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 4.62 seconds; current allocated memory: 499.581 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
BIND OPTION: model=relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 500.070 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
Execute         schedule -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
WARNING: [SCHED 204-68] The II Violation in module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' (Loop: ReadInputHeight_ReadInputWidth): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sX_write_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) of variable 'select_ln227', firmware/nnet_utils/nnet_pooling_stream.h:227->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257 on static variable 'sX' and 'load' operation ('sX_load', firmware/nnet_utils/nnet_pooling_stream.h:191->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) on static variable 'sX'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (4.429ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' consists of the following:
	'icmp' operation ('icmp_ln212', firmware/nnet_utils/nnet_pooling_stream.h:212->firmware/nnet_utils/nnet_pooling_stream.h:247->firmware/nnet_utils/nnet_pooling_stream.h:257) [156]  (2.47 ns)
	blocking operation 1.96 ns on control path)
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 500.758 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.sched.adb -f 
INFO-FLOW: Finish scheduling pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>.
Execute         set_default_model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
Execute         bind -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
BIND OPTION: model=pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 501.423 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.verbose.bind.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.bind.adb -f 
INFO-FLOW: Finish binding pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.37 sec.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 510.697 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.sched.rpt 
Command         syn_report done; 1.53 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.sched.adb -f 
Command         db_write done; 1.22 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 2.78 sec.
INFO: [HLS 200-111]  Elapsed time: 5.53 seconds; current allocated memory: 521.817 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.bind.rpt 
Command         syn_report done; 3.85 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.bind.adb -f 
Command         db_write done; 1.33 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         schedule -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DataPrepare'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111]  Elapsed time: 5.39 seconds; current allocated memory: 523.805 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.sched.rpt 
Command         syn_report done; 0.14 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
Execute         set_default_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         bind -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
BIND OPTION: model=dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.87 sec.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 525.744 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.bind.rpt 
Command         syn_report done; 2.21 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         schedule -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 529.288 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.sched.rpt 
Command         syn_report done; 0.43 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.sched.adb -f 
Command         db_write done; 0.37 sec.
INFO-FLOW: Finish scheduling dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
Execute         set_default_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         bind -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
BIND OPTION: model=dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.42 sec.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 532.672 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.bind.rpt 
Command         syn_report done; 1.05 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.bind.adb -f 
Command         db_write done; 0.39 sec.
INFO-FLOW: Finish binding dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         schedule -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 533.200 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
Execute         set_default_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         bind -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
BIND OPTION: model=dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.25 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 533.916 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.bind.rpt 
Command         syn_report done; 0.66 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         schedule -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 534.382 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.sched.adb -f 
INFO-FLOW: Finish scheduling reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
Execute         set_default_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         bind -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
BIND OPTION: model=reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 534.730 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.bind.adb -f 
INFO-FLOW: Finish binding reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>'.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
WARNING: [SCHED 204-68] The II Violation in module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' (Function: softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('__Val2__', firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_common.h:45->firmware/nnet_utils/nnet_activation_stream.h:232) to 'reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >' and 'store' operation ('exp_res_0_V_write_ln225', firmware/nnet_utils/nnet_activation_stream.h:225) of variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:225 on local variable 'exp_res[0].V', firmware/nnet_utils/nnet_activation_stream.h:219.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 23.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 536.200 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Command         syn_report done; 0.22 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish scheduling softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 537.753 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
Command         db_write done; 0.15 sec.
INFO-FLOW: Finish binding softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         schedule -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 538.149 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.sched.adb -f 
INFO-FLOW: Finish scheduling softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
Execute         set_default_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         bind -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
BIND OPTION: model=softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 538.552 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.bind.rpt 
Command         syn_report done; 0.31 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.bind.adb -f 
INFO-FLOW: Finish binding softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 539.571 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Command         syn_report done; 0.13 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
Command         db_write done; 0.12 sec.
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 12.21 sec.
INFO: [HLS 200-111]  Elapsed time: 12.5 seconds; current allocated memory: 547.799 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 6.13 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
Command         db_write done; 0.13 sec.
INFO-FLOW: Finish binding myproject.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         schedule -model Block_myproject_axi_.exit35_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 550.401 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Block_myproject_axi_.exit35_proc.
Execute         set_default_model Block_myproject_axi_.exit35_proc 
Execute         bind -model Block_myproject_axi_.exit35_proc 
BIND OPTION: model=Block_myproject_axi_.exit35_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 550.577 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.bind.adb -f 
INFO-FLOW: Finish binding Block_myproject_axi_.exit35_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Loop_2_proc 
Execute         schedule -model Loop_2_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 550.812 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.sched.adb -f 
INFO-FLOW: Finish scheduling Loop_2_proc.
Execute         set_default_model Loop_2_proc 
Execute         bind -model Loop_2_proc 
BIND OPTION: model=Loop_2_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 551.185 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.bind.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.bind.adb -f 
INFO-FLOW: Finish binding Loop_2_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject_axi 
Execute         schedule -model myproject_axi 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 551.475 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.sched.rpt 
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.sched.adb -f 
INFO-FLOW: Finish scheduling myproject_axi.
Execute         set_default_model myproject_axi 
Execute         bind -model myproject_axi 
BIND OPTION: model=myproject_axi
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 5.29 sec.
INFO: [HLS 200-111]  Elapsed time: 5.36 seconds; current allocated memory: 555.564 MB.
Execute         syn_report -verbosereport -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.bind.rpt 
Command         syn_report done; 4.72 sec.
Execute         db_write -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.bind.adb -f 
INFO-FLOW: Finish binding myproject_axi.
Execute         get_model_list myproject_axi -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess Loop_1_proc351 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> 
Execute         rtl_gen_preprocess pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> 
Execute         rtl_gen_preprocess pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> 
Execute         rtl_gen_preprocess dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> 
Execute         rtl_gen_preprocess reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > 
Execute         rtl_gen_preprocess softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> 
Execute         rtl_gen_preprocess myproject 
Execute         rtl_gen_preprocess Block_myproject_axi_.exit35_proc 
Execute         rtl_gen_preprocess Loop_2_proc 
Execute         rtl_gen_preprocess myproject_axi 
INFO-FLOW: Model list for RTL generation: Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_1_proc351' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_1_proc351 -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_ashr_54ns_32ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_fpext_32ns_64_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_1_proc351'.
INFO: [HLS 200-111]  Elapsed time: 4.78 seconds; current allocated memory: 558.782 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_1_proc351 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_1_proc351 -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_1_proc351 -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_1_proc351 
Execute         gen_rtl Loop_1_proc351 -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_1_proc351 
Execute         syn_report -csynth -model Loop_1_proc351 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc351_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_1_proc351 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_1_proc351_csynth.xml 
Execute         syn_report -verbosereport -model Loop_1_proc351 -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.verbose.rpt 
Execute         db_write -model Loop_1_proc351 -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.adb 
Execute         gen_tb_info Loop_1_proc351 -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_1_19' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_0_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_1_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_2_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_buffer_Array_V_1_3_0' to 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufeOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 566.281 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_csynth.rpt 
Command         syn_report done; 0.26 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_csynth.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.verbose.rpt 
Command         syn_report done; 1.05 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.adb 
Command         db_write done; 1.33 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 3.29 seconds; current allocated memory: 586.500 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.verbose.rpt 
Command         syn_report done; 0.51 sec.
Execute         db_write -model relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.adb 
Command         db_write done; 1.17 sec.
Execute         gen_tb_info relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_2_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_0' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_1' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_2' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_3' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_4' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_5' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_6' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_7' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_8' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_9' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_10' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_11' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_12' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_13' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_14' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_V_2_0_15' to 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_udo' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s'.
Command         create_rtl_model done; 0.69 sec.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 596.743 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s 
Execute         gen_rtl pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s 
Execute         syn_report -csynth -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_csynth.rpt 
Command         syn_report done; 0.19 sec.
Execute         syn_report -rtlxml -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.verbose.rpt 
Command         syn_report done; 0.49 sec.
Execute         db_write -model pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.adb 
Command         db_write done; 1.46 sec.
Execute         gen_tb_info pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'kernel_data_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_395' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_0' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_1' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_2' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_3' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_4' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_5' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_6' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_7' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_8' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_9' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buf9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_10' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_11' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_12' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_13' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_14' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_0_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbtn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_1305_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_2306_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_buffer_Array_V_3307_15' to 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufbwn' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s'.
Command         create_rtl_model done; 6.6 sec.
INFO: [HLS 200-111]  Elapsed time: 9.04 seconds; current allocated memory: 628.189 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s 
Execute         gen_rtl conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_csynth.rpt 
Command         syn_report done; 1.47 sec.
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_csynth.xml 
Command         syn_report done; 0.7 sec.
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.verbose.rpt 
Command         syn_report done; 3.73 sec.
Execute         db_write -model conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.adb 
Command         db_write done; 5.32 sec.
Execute         gen_tb_info conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s'.
INFO: [HLS 200-111]  Elapsed time: 12.7 seconds; current allocated memory: 695.858 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.verbose.rpt 
Command         syn_report done; 0.15 sec.
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.adb 
Command         db_write done; 3.22 sec.
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'kernel_data_V_3_15' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_0' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_1' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_2' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_buffer_Array_V_3_0_3' to 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbAo' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_42_12_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s'.
Command         create_rtl_model done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 3.86 seconds; current allocated memory: 698.788 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s 
Execute         gen_rtl pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s 
Execute         syn_report -csynth -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_csynth.rpt 
Execute         syn_report -rtlxml -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_csynth.xml 
Execute         syn_report -verbosereport -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.verbose.rpt 
Command         syn_report done; 0.18 sec.
Execute         db_write -model pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.adb 
Command         db_write done; 3.32 sec.
Execute         gen_tb_info pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s' is 16053 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s'.
Command         create_rtl_model done; 1.13 sec.
INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 723.101 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.rpt 
Command         syn_report done; 1.47 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s_csynth.xml 
Command         syn_report done; 0.61 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.verbose.rpt 
Command         syn_report done; 4.19 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.adb 
Command         db_write done; 7.01 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s'.
Command         create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 14.49 seconds; current allocated memory: 777.911 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         gen_rtl dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.verbose.rpt 
Command         syn_report done; 1.91 sec.
Execute         db_write -model dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.adb 
Command         db_write done; 5.51 sec.
Execute         gen_tb_info dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111]  Elapsed time: 7.87 seconds; current allocated memory: 789.472 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         gen_rtl dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
Execute         syn_report -csynth -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.rpt 
Command         syn_report done; 0.38 sec.
Execute         syn_report -rtlxml -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.verbose.rpt 
Command         syn_report done; 1.12 sec.
Execute         db_write -model dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.adb 
Command         db_write done; 6.55 sec.
Execute         gen_tb_info dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s'.
INFO: [HLS 200-111]  Elapsed time: 8.67 seconds; current allocated memory: 806.987 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         gen_rtl dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.rpt 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s_csynth.xml 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.verbose.rpt 
Command         syn_report done; 0.55 sec.
Execute         db_write -model dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.adb 
Command         db_write done; 6.21 sec.
Execute         gen_tb_info dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_18_1_0': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s'.
INFO: [HLS 200-111]  Elapsed time: 6.93 seconds; current allocated memory: 808.953 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         gen_rtl reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
Execute         syn_report -csynth -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.rpt 
Execute         syn_report -rtlxml -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s_csynth.xml 
Execute         syn_report -verbosereport -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.adb 
Command         db_write done; 6.03 sec.
Execute         gen_tb_info reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > > -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_table3' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_table4' to 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mul_17ns_18s_26_2_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
Command         create_rtl_model done; 0.17 sec.
INFO: [HLS 200-111]  Elapsed time: 6.47 seconds; current allocated memory: 813.004 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Command         syn_report done; 0.17 sec.
Execute         syn_report -rtlxml -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.57 sec.
Execute         db_write -model softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 6.64 sec.
Execute         gen_tb_info softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s'.
INFO: [HLS 200-111]  Elapsed time: 7.65 seconds; current allocated memory: 819.245 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         gen_rtl softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
Execute         syn_report -csynth -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.rpt 
Execute         syn_report -rtlxml -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_csynth.xml 
Execute         syn_report -verbosereport -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.verbose.rpt 
Command         syn_report done; 0.32 sec.
Execute         db_write -model softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.adb 
Command         db_write done; 6.46 sec.
Execute         gen_tb_info softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0' to 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 7.12 seconds; current allocated memory: 824.639 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Command         syn_report done; 0.37 sec.
Execute         syn_report -rtlxml -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -verbosereport -model myproject -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 5.29 sec.
Execute         db_write -model myproject -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 6.77 sec.
Execute         gen_tb_info myproject -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_myproject_axi_exit35_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Block_myproject_axi_.exit35_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_myproject_axi_exit35_proc'.
INFO: [HLS 200-111]  Elapsed time: 12.79 seconds; current allocated memory: 832.016 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Block_myproject_axi_exit35_proc -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Block_myproject_axi_exit35_proc 
Execute         gen_rtl Block_myproject_axi_.exit35_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Block_myproject_axi_exit35_proc 
Execute         syn_report -csynth -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Block_myproject_axi_exit35_proc_csynth.xml 
Execute         syn_report -verbosereport -model Block_myproject_axi_.exit35_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.verbose.rpt 
Execute         db_write -model Block_myproject_axi_.exit35_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.adb 
Command         db_write done; 6.41 sec.
Execute         gen_tb_info Block_myproject_axi_.exit35_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_2_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model Loop_2_proc -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_lshr_32ns_32ns_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_mux_104_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'myproject_axi_shl_64ns_32ns_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_2_proc'.
INFO: [HLS 200-111]  Elapsed time: 6.59 seconds; current allocated memory: 833.326 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl Loop_2_proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/Loop_2_proc -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/Loop_2_proc 
Execute         gen_rtl Loop_2_proc -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/Loop_2_proc 
Execute         syn_report -csynth -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.rpt 
Execute         syn_report -rtlxml -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/Loop_2_proc_csynth.xml 
Execute         syn_report -verbosereport -model Loop_2_proc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.verbose.rpt 
Execute         db_write -model Loop_2_proc -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.adb 
Command         db_write done; 6.51 sec.
Execute         gen_tb_info Loop_2_proc -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject_axi' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject_axi -vendor xilinx -mg_file /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject_axi/out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject_axi' to 'ap_ctrl_none'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w16_d1_A' is changed to 'fifo_w16_d1_A_x' due to conflict.
WARNING: [HLS 200-631] Ignoring ap_ctrl_none interface for myproject_axi due to Block_myproject_axi_.exit35_proc with non-FIFO I/O
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject_axi'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 6.88 seconds; current allocated memory: 835.754 MB.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject_axi -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/systemc/myproject_axi -synmodules Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vhdl -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/vhdl/myproject_axi 
Execute         gen_rtl myproject_axi -istop -style xilinx -f -lang vlog -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/verilog/myproject_axi 
Execute         syn_report -csynth -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.rpt 
Execute         syn_report -rtlxml -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/syn/report/myproject_axi_csynth.xml 
Execute         syn_report -verbosereport -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.verbose.rpt 
Command         syn_report done; 5.15 sec.
Execute         db_write -model myproject_axi -f -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.adb 
Command         db_write done; 6.46 sec.
Execute         gen_tb_info myproject_axi -p /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi 
Execute         export_constraint_db -f -tool general -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         syn_report -designview -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.design.xml 
Command         syn_report done; 4.75 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject_axi -o /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject_axi 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject_axi 
INFO-FLOW: Model list for RTL component generation: Loop_1_proc351 conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,16u>,config2> relu<array<ap_fixed,16u>,array<ap_ufixed<4,0,4,0,0>,16u>,relu_config4> pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config5> conv_2d_cl<array<ap_fixed,16u>,array<ap_fixed<16,6,5,3,0>,4u>,config6> relu<array<ap_fixed,4u>,array<ap_ufixed<4,0,4,0,0>,4u>,relu_config8> pooling2d_cl<array<ap_ufixed,4u>,array<ap_fixed<16,6,5,3,0>,4u>,config9> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config11>} dense<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,30u>,config11> {dense_wrapper<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config13>} dense<array<ap_fixed,30u>,array<ap_fixed<16,6,5,3,0>,10u>,config13> {reduce<ap_fixed<18, 8, 0, 0, 0>, 4, Op_add<ap_fixed<18, 8, 0, 0, 0> > >} softmax_stable<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> softmax<array,array<ap_fixed<16,6,5,3,0>,10u>,softmax_config15> myproject Block_myproject_axi_.exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: Handling components in module [Loop_1_proc351] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
INFO-FLOW: Found component myproject_axi_fpext_32ns_64_3_1.
INFO-FLOW: Append model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: Found component myproject_axi_ashr_54ns_32ns_54_2_1.
INFO-FLOW: Append model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb
INFO-FLOW: Handling components in module [relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_42_12_1_1.
INFO-FLOW: Append model myproject_axi_mux_42_12_1_1
INFO-FLOW: Found component pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi.
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
INFO-FLOW: Found component conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy.
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
INFO-FLOW: Found component pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn.
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
INFO-FLOW: Handling components in module [reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_18_1_0.
INFO-FLOW: Append model myproject_axi_mux_104_18_1_0
INFO-FLOW: Handling components in module [softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mul_17ns_18s_26_2_1.
INFO-FLOW: Append model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo
INFO-FLOW: Found component softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo.
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo
INFO-FLOW: Handling components in module [softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w16_d576_A.
INFO-FLOW: Append model fifo_w16_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w4_d576_A.
INFO-FLOW: Append model fifo_w4_d576_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d144_A.
INFO-FLOW: Append model fifo_w16_d144_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w16_d64_A.
INFO-FLOW: Append model fifo_w16_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w4_d64_A.
INFO-FLOW: Append model fifo_w4_d64_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d16_A.
INFO-FLOW: Append model fifo_w16_d16_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component fifo_w16_d1_A.
INFO-FLOW: Append model fifo_w16_d1_A
INFO-FLOW: Found component start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.
INFO-FLOW: Append model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0
INFO-FLOW: Found component start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0.
INFO-FLOW: Append model start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0
INFO-FLOW: Found component start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0.
INFO-FLOW: Append model start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0
INFO-FLOW: Found component start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo.
INFO-FLOW: Append model start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo
INFO-FLOW: Found component start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: Found component start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0.
INFO-FLOW: Append model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: Found component start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0.
INFO-FLOW: Append model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: Handling components in module [Block_myproject_axi_exit35_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
INFO-FLOW: Handling components in module [Loop_2_proc] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
INFO-FLOW: Found component myproject_axi_mux_104_16_1_1.
INFO-FLOW: Append model myproject_axi_mux_104_16_1_1
INFO-FLOW: Found component myproject_axi_lshr_32ns_32ns_32_2_1.
INFO-FLOW: Append model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: Found component myproject_axi_shl_64ns_32ns_64_2_1.
INFO-FLOW: Append model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Handling components in module [myproject_axi] ... 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: Found component fifo_w16_d784_A.
INFO-FLOW: Append model fifo_w16_d784_A
INFO-FLOW: Found component fifo_w1_d2_A.
INFO-FLOW: Append model fifo_w1_d2_A
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d1_A_x.
INFO-FLOW: Append model fifo_w16_d1_A_x
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component fifo_w16_d2_A.
INFO-FLOW: Append model fifo_w16_d2_A
INFO-FLOW: Found component start_for_myproject_U0.
INFO-FLOW: Append model start_for_myproject_U0
INFO-FLOW: Found component start_for_Block_myproject_axi_exit35_proc_U0.
INFO-FLOW: Append model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model Loop_1_proc351
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s
INFO-FLOW: Append model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s
INFO-FLOW: Append model pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: Append model dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: Append model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: Append model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: Append model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: Append model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: Append model myproject
INFO-FLOW: Append model Block_myproject_axi_exit35_proc
INFO-FLOW: Append model Loop_2_proc
INFO-FLOW: Append model myproject_axi
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_axi_fpext_32ns_64_3_1 myproject_axi_ashr_54ns_32ns_54_2_1 regslice_core conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb myproject_axi_mux_42_12_1_1 pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn myproject_axi_mux_104_18_1_0 myproject_axi_mul_17ns_18s_26_2_1 softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w16_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w4_d576_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d144_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w16_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w4_d64_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d16_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A fifo_w16_d1_A start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0 start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0 start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0 start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0 start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0 start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0 start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0 myproject_axi_mux_104_16_1_1 myproject_axi_lshr_32ns_32ns_32_2_1 myproject_axi_shl_64ns_32ns_64_2_1 regslice_core fifo_w16_d784_A fifo_w1_d2_A fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d1_A_x fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A fifo_w16_d2_A start_for_myproject_U0 start_for_Block_myproject_axi_exit35_proc_U0 regslice_core Loop_1_proc351 conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s myproject Block_myproject_axi_exit35_proc Loop_2_proc myproject_axi
INFO-FLOW: To file: write model myproject_axi_fpext_32ns_64_3_1
INFO-FLOW: To file: write model myproject_axi_ashr_54ns_32ns_54_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s_line_bufbkb
INFO-FLOW: To file: write model myproject_axi_mux_42_12_1_1
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_line_buffer_Array_fYi
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s_line_bufvdy
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s_line_bbxn
INFO-FLOW: To file: write model myproject_axi_mux_104_18_1_0
INFO-FLOW: To file: write model myproject_axi_mul_17ns_18s_26_2_1
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w16_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w4_d576_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d144_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w16_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w4_d64_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d16_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model fifo_w16_d1_A
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0
INFO-FLOW: To file: write model start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0
INFO-FLOW: To file: write model start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0
INFO-FLOW: To file: write model start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0
INFO-FLOW: To file: write model start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0
INFO-FLOW: To file: write model start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0
INFO-FLOW: To file: write model myproject_axi_mux_104_16_1_1
INFO-FLOW: To file: write model myproject_axi_lshr_32ns_32ns_32_2_1
INFO-FLOW: To file: write model myproject_axi_shl_64ns_32ns_64_2_1
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model fifo_w16_d784_A
INFO-FLOW: To file: write model fifo_w1_d2_A
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d1_A_x
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model fifo_w16_d2_A
INFO-FLOW: To file: write model start_for_myproject_U0
INFO-FLOW: To file: write model start_for_Block_myproject_axi_exit35_proc_U0
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model Loop_1_proc351
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s
INFO-FLOW: To file: write model pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s
INFO-FLOW: To file: write model pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s
INFO-FLOW: To file: write model dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s
INFO-FLOW: To file: write model dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s
INFO-FLOW: To file: write model dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s
INFO-FLOW: To file: write model reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s
INFO-FLOW: To file: write model softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: To file: write model Block_myproject_axi_exit35_proc
INFO-FLOW: To file: write model Loop_2_proc
INFO-FLOW: To file: write model myproject_axi
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject_axi -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 199.24 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_ashr_54ns_32ns_54_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'myproject_axi_mul_17ns_18s_26_2_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_exp_tabbBo_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s_invert_bCo_rom' using auto ROMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command         ap_source done; 0.15 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_0_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_1_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_2_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_3_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_4_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_5_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_6_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_7_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_8_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_9_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_10_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_11_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_12_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_13_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_14_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_V_data_15_V_U(fifo_w16_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_0_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_1_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_2_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_3_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_4_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_5_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_6_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_7_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_8_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_9_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_10_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_11_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_12_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_13_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_14_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_V_data_15_V_U(fifo_w4_d576_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_0_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_1_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_2_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_3_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_4_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_5_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_6_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_7_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_8_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_9_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_10_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_11_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_12_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_13_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_14_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_V_data_15_V_U(fifo_w16_d144_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_0_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_1_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_2_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer6_out_V_data_3_V_U(fifo_w16_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_0_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_1_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_2_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_V_data_3_V_U(fifo_w4_d64_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_0_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_1_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_2_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'layer9_out_V_data_3_V_U(fifo_w16_d16_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0_U(start_for_relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0_U(start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0_U(start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0_U(start_for_relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo_U(start_for_pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_configbDo)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0_U(start_for_dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0_U(start_for_dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0_U(start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0)' using Shift Registers.
Command         ap_source done; 2.81 sec.
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_lshr_32ns_32ns_32_2_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-286] Generating pipelined shifter : 'myproject_axi_shl_64ns_32ns_64_2_1'
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'in_local_V_data_0_V_U(fifo_w16_d784_A)' using Block RAMs.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'is_last_0_i_loc_channel_U(fifo_w1_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_0_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_1_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_2_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_3_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_4_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_5_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_6_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_7_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_8_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'tmp_data_V_9_U(fifo_w16_d2_A)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_myproject_U0_U(start_for_myproject_U0)' using Shift Registers.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_Block_myproject_axi_exit35_proc_U0_U(start_for_Block_myproject_axi_exit35_proc_U0)' using Shift Registers.
Command         ap_source done; 0.71 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.13 sec.
Command         ap_source done; 0.13 sec.
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject_axi xml_exists=1
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=167 #gSsdmPorts=8
Execute         source /opt/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.dataonly.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute         sc_get_clocks myproject_axi 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/misc/myproject_axi_ap_fpext_1_no_dsp_32_ip.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.tbgen.tcl 
Execute         source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:26 ; elapsed = 00:09:46 . Memory (MB): peak = 5059.266 ; gain = 4655.004 ; free physical = 12492 ; free virtual = 45897
INFO: [VHDL 208-304] Generating VHDL RTL for myproject_axi.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject_axi.
Command       autosyn done; 220.2 sec.
Command     csynth_design done; 584.22 sec.
Execute     export_design -format ip_catalog 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.12 sec.
Command       ap_source done; 0.12 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_1_proc351.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/reduce_ap_fixed_18_8_0_0_0_4_Op_add_ap_fixed_18_8_0_0_0_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Block_myproject_axi_exit35_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/Loop_2_proc.compgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=8
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=8
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=myproject_axi
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.rtl_wrap.cfg.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.constraint.tcl 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/myproject_axi.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.13 sec.
Command       ap_source done; 0.13 sec.
Execute       source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /opt/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/jovyan/Internship_Waseda/hls4ml/LeNet/LeNet_PYNQ/myproject_prj/solution1/impl/ip/pack.sh
Command     export_design done; 25.12 sec.
Execute     cleanup_all 
Command     cleanup_all done; 0.24 sec.
