/*
 * Copyright 2016 Marco Felsch, TQ Systems GmbH
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ul-tqma6ul.dtsi"

/ {
	model = "TQ Systems i.MX6 UltraLite Baseboard";
	compatible = "tqc,imx6ul-mba6ul", "fsl,imx6ul";

	aliases {
		mmc1 = &usdhc1;
		mmc0 = &usdhc2;
	};

	backlight: pwm_backlight {
		compatible = "pwm-backlight";
		power-supply = <&reg_mba6ul_3v3>;
		enable-gpios = <&expander_out 4 GPIO_ACTIVE_HIGH>;
		status = "disabled";
	};

	chosen {
		stdout-path = &uart1;
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_mba6ul_3v3: regulator@0 {
			compatible = "regulator-fixed";
			regulator-name = "supply-mba6ul-3v3";
			reg = <0>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_mba6ul_5v0: regulator@1 {
			compatible = "regulator-fixed";
			regulator-name = "supply-mba6ul-5v0";
			reg = <1>;
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			regulator-always-on;
		};

		reg_can_3v3: regulator@2 {
			compatible = "regulator-fixed";
			regulator-name = "can-3v3";
			reg = <2>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_otg2vbus_5v0: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			regulator-name = "otg2-vbus-supply-5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			vin_supply = <&reg_mba6ul_5v0>;
		};

		reg_otg1vbus_5v0: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-name = "otg1-vbus-supply-5v0";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			vin_supply = <&reg_mba6ul_5v0>;
		};

		reg_fec_3v3: regulator@5 {
			compatible = "regulator-fixed";
			regulator-name = "fec-3v3";
			reg = <5>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_lcd_pwr: regulator@6 {
			compatible = "regulator-fixed";
			regulator-name = "lcd-pwr";
			reg = <6>;
			gpio = <&expander_out 1 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			status = "disabled";
		};

		reg_lvds_transmitter: regulator@7 {
			compatible = "regulator-fixed";
			regulator-name = "lvds-power";
			reg = <7>;
			gpio = <&expander_out 3 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
			status = "disabled";
		};

		reg_mpcie: regulator@8 {
			compatible = "regulator-fixed";
			regulator-name = "mpcie-3v3";
			reg = <8>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			gpio = <&expander_out 2 GPIO_ACTIVE_HIGH>;
			enable-active-high;
			regulator-always-on;
			vin_supply = <&reg_mba6ul_3v3>;
		};

		reg_audio_3v3: regulator@9 {
			compatible = "regulator-fixed";
			regulator-name = "VCC3V3_AUDIO";
			reg = <9>;
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};
	};

	reserved-memory {
		#address-cells = <1>;
		#size-cells = <1>;
		ranges;

		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x6000000>;
			linux,cma-default;
		};
	};

	sound {
		compatible = "fsl,imx6ul-mba6ul-tlv320aic32x4",
			     "fsl,imx-audio-tlv320aic32x4";
		model = "imx6ul-mba6ul-tlv320aic32";
		ssi-controller = <&sai1>;
		audio-codec = <&codec>;
	};
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <768000000>;
};

&fec1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet1>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	phy-supply = <&reg_fec_3v3>;
	status = "okay";
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy1>;
	phy-supply = <&reg_fec_3v3>;
	status = "okay";

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@0 {
			compatible = "ethernet-phy-ieee802.3-c22";
			max-speed = <100>;
			interrupt-parent = <&expander_in>;
			interrupts = <6 IRQ_TYPE_EDGE_FALLING>;
			reg = <0>;
		};

		ethphy1: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			max-speed = <100>;
			interrupt-parent = <&expander_in>;
			interrupts = <7 IRQ_TYPE_EDGE_FALLING>;
			reg = <1>;
		};
	};
};

&flexcan1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan1>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&flexcan2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexcan2>;
	xceiver-supply = <&reg_can_3v3>;
	status = "okay";
};

&i2c4 {
	codec: tlv320aic32x4@18 {
		compatible = "ti,tlv320aic32x4";
		reg = <0x18>;
		clocks = <&clks IMX6UL_CLK_SAI1>;
		clock-names = "mclk";
		ldoin-supply = <&reg_audio_3v3>;
		iov-supply = <&reg_audio_3v3>;
	};

	/* NXP SE97BTP with temperature sensor + eeprom */
	sensor1: se97@19 {
		compatible = "nxp,jc42";
		reg = <0x19>;
		status = "okay";
	};

	/* Output-Portexpander */
	expander_out: pca9554@20 {
		compatible = "nxp,pca9554";
		reg = <0x20>;
		/* Interrupt not connected (R410) */
		/* interrupt-parent = <&gpio4>; */
		/* interrupts = <24 IRQ_TYPE_EDGE_FALLING>; */
		/* interrupt-controller; */
		/* interrupt-cells = <2>; */
		gpio-controller;
		#gpio-cells = <2>;
		status = "okay";
	};

	/* Input-Portexpander */
	expander_in: pca9554@21 {
		compatible = "nxp,pca9554";
		reg = <0x21>;
		interrupt-parent = <&gpio4>;
		interrupts = <23 IRQ_TYPE_EDGE_FALLING>;
		interrupt-controller;
		#interrupt-cells = <2>;
		gpio-controller;
		#gpio-cells = <2>;
		status = "okay";
	};

	polytouch: edt-ft5x04@38 {
		compatible = "edt,edt-ft5406", "edt,edt-ft5x06";
		reg = <0x38>;
		interrupt-parent = <&expander_in>;
		interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
		wake-gpios = <&expander_out 1 GPIO_ACTIVE_HIGH>;
		/* reset-gpios is controlled by stk reset */
		gain = <20>;
		status = "disabled";
	};

	analog_touch: stmpe811@41 {
		compatible = "st,stmpe811";
		reg = <0x41>;
		interrupts = <21 IRQ_TYPE_EDGE_FALLING>;
		interrupt-parent = <&gpio4>;
		interrupt-controller;
		status = "disabled";

		stmpe_touchscreen {
			compatible = "st,stmpe-ts";
			st,adc-freq = <1>;      /* 3.25 MHz ADC clock speed */
			st,ave-ctrl = <3>;      /* 8 sample average control */
			st,fraction-z = <7>;    /* 7 length fractional part in z */
			/*
			 * 50 mA typical 80 mA max touchscreen drivers
			 * current limit value
			 */
			st,i-drive = <1>;
			st,mod-12b = <1>;       /* 12-bit ADC */
			st,ref-sel = <0>;       /* internal ADC reference */
			st,sample-time = <4>;   /* ADC converstion time: 80 clocks */
			st,settling = <3>;      /* 1 ms panel driver settling time */
			st,touch-det-delay = <5>; /* 5 ms touch detect interrupt delay */
		};
	};

	/* NXP SE97BTP with temperature sensor + eeprom */
	eeprom1: se97@51 {
		compatible = "nxp,spd";
		reg = <0x51>;
		pagesize = <16>;
		status = "okay";
	};
};

&iomuxc {
	imx6ul-mba6ul {
		pinctrl_enet1: enet1grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x4001b0a8
				/* rst shared with phy2 */
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0a0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0a0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b0a8
				/* mdio */
				MX6UL_PAD_GPIO1_IO07__ENET2_MDC		0x1b0b0
				MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	0x1b0b0
			>;
		};

		pinctrl_flexcan1: flexcan1grp {
			fsl,pins = <
				MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	0x1b020
				MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp {
			fsl,pins = <
				MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	0x1b020
				MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				/* 100 k PD, DSE 120 OHM, SPPEED LO */
				MX6UL_PAD_GPIO1_IO09__PWM2_OUT		0x00003050
			>;
		};

		pinctrl_sai1: sai1grp {
			fsl,pins = <
				MX6UL_PAD_CSI_DATA05__SAI1_TX_BCLK	0x1b0b1
				MX6UL_PAD_CSI_DATA04__SAI1_TX_SYNC	0x1b0b1
				MX6UL_PAD_CSI_DATA07__SAI1_TX_DATA	0x1f0b8
				MX6UL_PAD_CSI_DATA06__SAI1_RX_DATA	0x110b0
				MX6UL_PAD_CSI_DATA01__SAI1_MCLK		0x1b0b1
			>;
		};

		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart6: uart6grp {
			fsl,pins = <
				MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	0x1b0b1
				MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	0x1b0b1
				MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS	0x1b0b1
				MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS	0x1b0b1
			>;
		};

		pinctrl_uart6dte: uart6dte {
			fsl,pins = <
				MX6UL_PAD_CSI_PIXCLK__UART6_DTE_TX	0x1b0b1
				MX6UL_PAD_CSI_MCLK__UART6_DTE_RX	0x1b0b1
				MX6UL_PAD_CSI_HSYNC__UART6_DTE_RTS	0x1b0b1
				MX6UL_PAD_CSI_VSYNC__UART6_DTE_CTS	0x1b0b1
			>;
		};

		pinctrl_usb_otg1: usbotg1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	0x00017059
				MX6UL_PAD_GPIO1_IO01__USB_OTG1_OC	0x0001b0b0
				/* PWR */
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x0001b099
			>;
		};

		pinctrl_usdhc1: usdhc1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017069
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x00017059
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x00017059
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x00017059
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x00017059
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x00017059
				/* WP */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x0001b099
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x0001b099
			>;
		};

		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017069
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x000170b9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x000170b9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x000170b9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x000170b9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x000170b9
				/* WP */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x0001b099
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x0001b099
			>;
		};

		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
			fsl,pins = <
				MX6UL_PAD_SD1_CLK__USDHC1_CLK		0x00017069
				MX6UL_PAD_SD1_CMD__USDHC1_CMD		0x000170f9
				MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	0x000170f9
				MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	0x000170f9
				MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	0x000170f9
				MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	0x000170f9
				/* WP */
				MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	0x0001b099
				/* CD */
				MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	0x0001b099
			>;
		};

		pinctrl_wdog1: wdog1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B	0x0001b099
			>;
		};
	};
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	clocks = <&clks IMX6UL_CLK_PWM2>,
		 <&clks IMX6UL_CLK_PWM2>;
	clock-names = "ipg", "per";
	status = "okay";
};

&sai1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_sai1>;
	assigned-clocks = <&clks IMX6UL_CLK_SAI1_SEL>,
			  <&clks IMX6UL_CLK_SAI1>;
	assigned-clock-parents = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <0>, <24000000>;
	fsl,sai-mclk-direction-output;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart6 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart6>;
	fsl,uart-has-rtscts;
	/* for DTE mode, add below change */
	/* fsl,dte-mode; */
	/* pinctrl-0 = <&pinctrl_uart6dte>; */
	status = "okay";
};

/* otg-port */
&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usb_otg1>;
	vbus-supply = <&reg_otg1vbus_5v0>;
	dr_mode = "host";
	status = "okay";
};

/* 7-port usb hub */
/* id, pwr, oc pins not connected */
&usbotg2 {
	disable-over-current;
	vbus-supply = <&reg_otg2vbus_5v0>;
	dr_mode = "host";
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	/* pinctrl-names = "default"; */
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
	wp-gpios = <&gpio1 18 GPIO_ACTIVE_HIGH>;
	bus-width = <4>;
	vmmc-supply = <&reg_vccsd_3v3>;
	/* TODO: ??? */
	no-1-8-v;
	status = "okay";
};

&wdog1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_wdog1>;
	fsl,wdog_b;
	status = "okay";
};
