INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/ip/fifo_rd/sim/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/ip/fifo_1024x8/sim/fifo_1024x8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_1024x8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/ip/ila_1/sim/ila_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ila_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/new/flash_pp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_pp
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/new/flash_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/new/flash_se.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_se
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/new/state_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/2024/01/Upgrade_online/flash_100t_test/flash_100t_test.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
