{
    "verilog.formatting.verilogHDL.formatter": "verible-verilog-format",
    "verilog.linting.linter": "verilator"
}