<dict>
  <key>main-file</key>
  <string>Wrap_up.cpp</string>
  <key>diagnostics</key>
  <array>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;FILTER_BATCH&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>13</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;FILTER_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h</string>
      <key>line</key>
      <integer>12</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>14</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;STRIDE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h</string>
      <key>line</key>
      <integer>13</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>15</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;STRIDE_NEW&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv1/src/conv1.h</string>
      <key>line</key>
      <integer>14</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;FILTER_BATCH&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h</string>
      <key>line</key>
      <integer>13</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;FILTER_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>13</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h</string>
      <key>line</key>
      <integer>15</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;STRIDE_NEW&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>15</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv3/src/conv3.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h</string>
      <key>line</key>
      <integer>12</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;FILTER_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv2/src/conv2.h</string>
      <key>line</key>
      <integer>12</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;FILTER_BATCH&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv4/src/conv4.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm1/src/norm1.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Norm2/src/norm2.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad1/src/pad1.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad3/src/pad3.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMAGE_CHANNEL&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pad2/src/pad2.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMG_CHAN&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>./NN.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMG_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>./NN.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMG_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>./NN.h</string>
      <key>line</key>
      <integer>11</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h</string>
      <key>line</key>
      <integer>12</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;STRIDE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Conv5/src/conv5.h</string>
      <key>line</key>
      <integer>14</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMG_CHAN&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h</string>
      <key>line</key>
      <integer>8</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMG_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMG_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool1/src/pool1.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;INP_IMG_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h</string>
      <key>line</key>
      <integer>9</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool5/src/pool5.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>&apos;OUT_IMG_SIZE&apos; macro redefined</string>
      <key>ID</key>
      <integer>910</integer>
      <key>WarningOption</key>
      <string>macro-redefined</string>
    </dict>
    <dict>
      <key>level</key>
      <string>note</string>
      <key>filename</key>
      <string>/primary/HLS/AlexNet-FPGA-implementation/Pool2/src/pool2.h</string>
      <key>line</key>
      <integer>10</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>previous definition is here</string>
      <key>ID</key>
      <integer>71</integer>
    </dict>
  </array>
</dict>
