<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: kv_intc</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_kv_intc'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_kv_intc')">kv_intc</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.00</td>
<td class="s10 cl rt"><a href="mod42.html#Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod42.html#Cond" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod42.html#Toggle" >  8.14</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod42.html#Branch" > 85.19</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9_Work/acpu/ae350_cpu_subsystem.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod42.html#inst_tag_255"  onclick="showContent('inst_tag_255')">gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_intc</a></td>
<td class="s6 cl rt"> 65.00</td>
<td class="s10 cl rt"><a href="mod42.html#Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod42.html#Cond" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod42.html#Toggle" >  8.14</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod42.html#Branch" > 85.19</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_kv_intc'>
<hr>
<a name="inst_tag_255"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy55.html#tag_urg_inst_255" >gemini_tb.DUT.soc_ss_inst.acpu.u_kv_core_top0.a45_core.kv_core.kv_intc</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.00</td>
<td class="s10 cl rt"><a href="mod42.html#Line" >100.00</a></td>
<td class="s6 cl rt"><a href="mod42.html#Cond" > 66.67</a></td>
<td class="s0 cl rt"><a href="mod42.html#Toggle" >  8.14</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod42.html#Branch" > 85.19</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s6 cl rt"> 66.67</td>
<td class="s0 cl rt">  8.14</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.19</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 73.91</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.74</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td><a href="mod371.html#inst_tag_16298" >kv_core</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_kv_intc'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod42.html" >kv_intc</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>26</td><td>26</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33018</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33027</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33042</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33051</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33173</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33187</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33201</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>33230</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
33017                   always @(posedge core_clk or negedge core_reset_n) begin
33018      1/1              if (!core_reset_n) begin
33019      1/1                  hart_under_reset &lt;= 1'b1;
33020                       end
33021                       else begin
33022      1/1                  hart_under_reset &lt;= ~ifu_ipipe_init_done;
33023                       end
33024                   end
33025                   
33026                   always @(posedge core_clk or negedge core_reset_n) begin
33027      1/1              if (!core_reset_n) begin
33028      1/1                  s12 &lt;= 1'b0;
33029                       end
33030                       else begin
33031      1/1                  s12 &lt;= s13;
33032                       end
33033                   end
33034                   
33035                   assign hart_unavail = hart_under_reset;
33036                   assign s13 = hart_under_reset &amp; (csr_dcsr_debugint | csr_resethaltreq);
33037                   assign s14 = hart_under_reset &amp; ifu_ipipe_init_done;
33038                   assign rf_init = s14 &amp; ~s12;
33039                   assign epc_init = s14 &amp; s12;
33040                   assign vpu_init_rf = s14 &amp; ~s12;
33041                   always @(posedge core_clk or negedge core_reset_n) begin
33042      1/1              if (!core_reset_n) begin
33043      1/1                  s7 &lt;= 1'b0;
33044                       end
33045                       else begin
33046      1/1                  s7 &lt;= s8;
33047                       end
33048                   end
33049                   
33050                   always @(posedge core_clk or negedge core_reset_n) begin
33051      1/1              if (!core_reset_n) begin
33052      1/1                  s9 &lt;= 1'b0;
33053      1/1                  s10 &lt;= 1'b0;
33054                       end
33055                       else begin
33056      1/1                  s9 &lt;= nmi;
33057      1/1                  s10 &lt;= s9;
33058                       end
33059                   end
33060                   
33061                   assign s11 = s9 &amp; ~s10;
33062                   assign s8 = s11 | (s7 &amp; ~ipipe_csr_nmi_taken);
33063                   assign s16 = s7;
33064                   assign ipipe_csr_nmi_pending = s7;
33065                   assign s4 = csr_mip[11];
33066                   wire s51 = csr_mip[7];
33067                   wire s52 = csr_mip[3];
33068                   assign s5 = csr_mip[9];
33069                   wire s53 = csr_mip[5];
33070                   wire s54 = csr_mip[1];
33071                   assign s6 = csr_mip[8];
33072                   wire s55 = csr_mip[4];
33073                   wire s56 = csr_mip[0];
33074                   wire s57 = csr_mie[11];
33075                   wire s58 = csr_mie[7];
33076                   wire s59 = csr_mie[3];
33077                   wire s60 = csr_mie[9];
33078                   wire s61 = csr_mie[5];
33079                   wire s62 = csr_mie[1];
33080                   wire s63 = csr_mie[8];
33081                   wire s64 = csr_mie[4];
33082                   wire s65 = csr_mie[0];
33083                   wire s66;
33084                   wire s67;
33085                   wire s68;
33086                   assign s20[0] = csr_mip[LOCALINT_0] &amp; csr_mie[LOCALINT_0];
33087                   assign s20[1] = csr_mip[LOCALINT_1] &amp; csr_mie[LOCALINT_1];
33088                   assign s20[2] = csr_mip[LOCALINT_2] &amp; csr_mie[LOCALINT_2];
33089                   assign s20[3] = csr_mip[LOCALINT_3] &amp; csr_mie[LOCALINT_3];
33090                   assign s21[0] = csr_ipipe_slip[LOCALINT_0] &amp; csr_ipipe_slie[LOCALINT_0] &amp; ~csr_mslideleg[LOCALINT_0];
33091                   assign s21[1] = csr_ipipe_slip[LOCALINT_1] &amp; csr_ipipe_slie[LOCALINT_1] &amp; ~csr_mslideleg[LOCALINT_1];
33092                   assign s21[2] = csr_ipipe_slip[LOCALINT_2] &amp; csr_ipipe_slie[LOCALINT_2] &amp; ~csr_mslideleg[LOCALINT_2];
33093                   assign s21[3] = csr_ipipe_slip[LOCALINT_3] &amp; csr_ipipe_slie[LOCALINT_3] &amp; ~csr_mslideleg[LOCALINT_3];
33094                   assign s30[MSI] = s52 &amp; s59;
33095                   assign s30[MTI] = s51 &amp; s58;
33096                   assign s30[MEI] = s4 &amp; s57;
33097                   assign s30[SSI] = s54 &amp; s62 &amp; ~csr_mideleg[INT_SSI];
33098                   assign s30[STI] = s53 &amp; s61 &amp; ~csr_mideleg[INT_STI];
33099                   assign s30[SEI] = s5 &amp; s60 &amp; ~csr_mideleg[INT_SEI];
33100                   assign s30[USI] = s56 &amp; s65 &amp; ~csr_mideleg[INT_USI];
33101                   assign s30[UTI] = s55 &amp; s64 &amp; ~csr_mideleg[INT_UTI];
33102                   assign s30[UEI] = s6 &amp; s63 &amp; ~csr_mideleg[INT_UEI];
33103                   assign s22[0] = csr_ipipe_slip[LOCALINT_0] &amp; csr_ipipe_slie[LOCALINT_0] &amp; csr_mslideleg[LOCALINT_0];
33104                   assign s22[1] = csr_ipipe_slip[LOCALINT_1] &amp; csr_ipipe_slie[LOCALINT_1] &amp; csr_mslideleg[LOCALINT_1];
33105                   assign s22[2] = csr_ipipe_slip[LOCALINT_2] &amp; csr_ipipe_slie[LOCALINT_2] &amp; csr_mslideleg[LOCALINT_2];
33106                   assign s22[3] = csr_ipipe_slip[LOCALINT_3] &amp; csr_ipipe_slie[LOCALINT_3] &amp; csr_mslideleg[LOCALINT_3];
33107                   assign s31[SSI] = s54 &amp; s62 &amp; csr_mideleg[INT_SSI];
33108                   assign s31[STI] = s53 &amp; s61 &amp; csr_mideleg[INT_STI];
33109                   assign s31[SEI] = s5 &amp; s60 &amp; csr_mideleg[INT_SEI];
33110                   assign s31[USI] = s56 &amp; s65 &amp; csr_mideleg[INT_USI] &amp; ~csr_sideleg[INT_USI];
33111                   assign s31[UTI] = s55 &amp; s64 &amp; csr_mideleg[INT_UTI] &amp; ~csr_sideleg[INT_UTI];
33112                   assign s31[UEI] = s6 &amp; s63 &amp; csr_mideleg[INT_UEI] &amp; ~csr_sideleg[INT_UEI];
33113                   assign s32[USI] = s56 &amp; s65 &amp; csr_mideleg[INT_USI] &amp; csr_sideleg[INT_USI];
33114                   assign s32[UTI] = s55 &amp; s64 &amp; csr_mideleg[INT_UTI] &amp; csr_sideleg[INT_UTI];
33115                   assign s32[UEI] = s6 &amp; s63 &amp; csr_mideleg[INT_UEI] &amp; csr_sideleg[INT_UEI];
33116                   wire [29:0] s69;
33117                   wire [29:0] s70;
33118                   assign s70[29:27] = {s32[UTI],s32[USI],s32[UEI]};
33119                   assign s70[26:17] = {s31[UTI],s31[USI],s31[UEI],s31[STI],s31[SSI],s31[SEI],s22[0],s22[1],s22[2],s22[3]};
33120                   assign s70[16:00] = {s30[UTI],s30[USI],s30[UEI],s30[STI],s30[SSI],s30[SEI],s21[0],s21[1],s21[2],s21[3],s30[MTI],s30[MSI],s30[MEI],s20[0],s20[1],s20[2],s20[3]};
33121                   wire [29:0] s71 = ~s70[29:0] + 30'b1;
33122                   assign s69 = s70 &amp; s71;
33123                   assign s23 = csr_mmisc_ctl_vec_plic ? mint_vec[9:0] : s27;
33124                   assign s24 = csr_mmisc_ctl_vec_plic ? sint_vec[9:0] : s28;
33125                   assign s25 = csr_mmisc_ctl_vec_plic ? uint_vec[9:0] : s29;
33126                   assign s26 = (INT_MSI[9:0] &amp; {10{s69[05]}}) | (INT_MTI[9:0] &amp; {10{s69[06]}}) | (INT_SSI[9:0] &amp; {10{s69[12] | s69[22]}}) | (INT_STI[9:0] &amp; {10{s69[13] | s69[23]}}) | (INT_USI[9:0] &amp; {10{s69[15] | s69[25] | s69[28]}}) | (INT_UTI[9:0] &amp; {10{s69[16] | s69[26] | s69[29]}}) | ((LOCALINT_0[9:0]) &amp; {10{s69[3]}}) | ((LOCALINT_1[9:0]) &amp; {10{s69[2]}}) | ((LOCALINT_2[9:0]) &amp; {10{s69[1]}}) | ((LOCALINT_3[9:0]) &amp; {10{s69[0]}}) | ((LOCALINT_0[9:0] + 10'd256) &amp; {10{s69[10] | s69[20]}}) | ((LOCALINT_1[9:0] + 10'd256) &amp; {10{s69[9] | s69[19]}}) | ((LOCALINT_2[9:0] + 10'd256) &amp; {10{s69[8] | s69[18]}}) | ((LOCALINT_3[9:0] + 10'd256) &amp; {10{s69[7] | s69[17]}});
33127                   assign s27 = (INT_MEI[9:0] &amp; {10{s69[04]}}) | (INT_SEI[9:0] &amp; {10{s69[11]}}) | (INT_UEI[9:0] &amp; {10{s69[14]}});
33128                   assign s28 = (INT_SEI[9:0] &amp; {10{s69[21]}}) | (INT_UEI[9:0] &amp; {10{s69[24]}});
33129                   assign s29 = INT_UEI[9:0];
33130                   assign int_code = (s23[9:0] &amp; {10{s69[04] | s69[11] | s69[14]}}) | (s24[9:0] &amp; {10{(s69[21] | s69[24])}}) | (s25[9:0] &amp; {10{(s69[27])}}) | s26;
33131                   assign int_cause_detail = ({3{(int_code == 10'd16)}} &amp; int_ecc_cause_detail) | ({3{(int_code == 10'd17)}} &amp; INT_BWE_DCAUSE_STORE) | ({3{(int_code == 10'd272)}} &amp; int_ecc_cause_detail) | ({3{(int_code == 10'd273)}} &amp; INT_BWE_DCAUSE_STORE);
33132                   assign int_cause_interrupt = ~csr_mmisc_ctl_vec_plic | ~(s69[04] | s69[11] | s69[14] | s69[21] | s69[24] | s69[27]);
33133                   assign s66 = s69[11];
33134                   assign trigm_int_code = (INT_MEI[4:0] &amp; {5{s69[04]}}) | (INT_SEI[4:0] &amp; {5{(s69[11] | s69[21])}}) | (INT_UEI[4:0] &amp; {5{(s69[14] | s69[24] | s69[27])}}) | s26[4:0];
33135                   assign s47 = s69[04];
33136                   assign s48 = s69[11] | s69[21];
33137                   assign s49 = s69[14] | s69[24] | s69[27];
33138                   assign s67 = s69[14];
33139                   assign s68 = s69[24];
33140                   assign mei_entry_sel = s69[04] | s69[11] | s69[14];
33141                   assign sei_entry_sel = s69[21] | s69[24];
33142                   assign uei_entry_sel = s69[27];
33143                   assign int_detail_cause_valid = s33 | s34 | s35 | s36 | s37 | s38;
33144                   assign s17 = |s70[16:00];
33145                   assign s18 = |s69[26:17];
33146                   assign s19 = |s69[29:27];
33147                   assign s33 = s69[LOCALINT_2 - LOCALINT_SLPECC + 1];
33148                   assign s34 = s69[LOCALINT_2 - LOCALINT_SBE + 1];
33149                   assign s35 = s69[LOCALINT_2 - LOCALINT_HPMINT + 1];
33150                   assign s36 = (s69[8 + (LOCALINT_2 - LOCALINT_SLPECC)] | s69[18 + (LOCALINT_2 - LOCALINT_SLPECC)]);
33151                   assign s37 = (s69[8 + (LOCALINT_2 - LOCALINT_SBE)] | s69[18 + (LOCALINT_2 - LOCALINT_SBE)]);
33152                   assign s38 = (s69[8 + (LOCALINT_2 - LOCALINT_HPMINT)] | s69[18 + (LOCALINT_2 - LOCALINT_HPMINT)]);
33153                   assign int_dex2dbg = ((s33 | s36) &amp; csr_dexc2dbg_slpecc) | ((s34 | s37) &amp; csr_dexc2dbg_sbe) | ((s35 | s38) &amp; csr_dexc2dbg_pmov);
33154                   assign int_ddcause = ({16{s33 | s36}} &amp; {8'd0,8'd16}) | ({16{s34 | s37}} &amp; {8'd0,8'd17}) | ({16{s35 | s38}} &amp; {8'd0,8'd18});
33155                   assign s40 = csr_mstatus_mie | ~s1;
33156                   assign s41 = (csr_mstatus_sie &amp; s2) | s3;
33157                   assign s42 = csr_mstatus_uie &amp; s3;
33158                   assign ipipe_csr_int_delegate_s = sint_valid;
33159                   assign ipipe_csr_int_delegate_u = uint_valid;
33160                   assign mint_vec[9:0] = ({10{s69[4]}} &amp; csr_meiid) | ({10{s69[11] &amp; csr_mmisc_ctl_vec_plic}} &amp; csr_seiid) | ({10{s69[14] &amp; csr_mmisc_ctl_vec_plic}} &amp; csr_ueiid);
33161                   assign sint_vec[9:0] = ({10{s69[21]}} &amp; csr_seiid) | ({10{s69[24] &amp; csr_mmisc_ctl_vec_plic}} &amp; csr_ueiid);
33162                   assign uint_vec[9:0] = csr_ueiid;
33163                   assign mint_vec[11:10] = ({2{s69[4]}} &amp; 2'd0) | ({2{s69[11] &amp; csr_mmisc_ctl_vec_plic}} &amp; 2'd1) | ({2{s69[14] &amp; csr_mmisc_ctl_vec_plic &amp; s0}} &amp; 2'd2) | ({2{s69[14] &amp; csr_mmisc_ctl_vec_plic &amp; ~s0}} &amp; 2'd1);
33164                   assign sint_vec[10] = s69[21] ? 1'd0 : s69[24] ? 1'd1 : 1'd0;
33165                   assign int_ecc = s33 | s36;
33166                   generate
33167                       if ((VECTOR_PLIC_SUPPORT_INT == 1)) begin:gen_xei
33168                           reg s72;
33169                           wire s73 = mint_valid &amp; async_ready &amp; s47;
33170                           wire s74 = ~s4;
33171                           wire s75 = ~s74 &amp; (s73 | s72);
33172                           always @(posedge core_clk or negedge core_reset_n) begin
33173      1/1                      if (!core_reset_n) begin
33174      1/1                          s72 &lt;= 1'b0;
33175                               end
33176                               else begin
33177      1/1                          s72 &lt;= s75;
33178                               end
33179                           end
33180                   
33181                           assign meiack = s72;
33182                           reg s76;
33183                           wire s77 = sint_valid &amp; async_ready &amp; s48 | mint_valid &amp; async_ready &amp; s66;
33184                           wire s78 = ~s5;
33185                           wire s79 = ~s78 &amp; (s77 | s76);
33186                           always @(posedge core_clk or negedge core_reset_n) begin
33187      1/1                      if (!core_reset_n) begin
33188      1/1                          s76 &lt;= 1'b0;
33189                               end
33190                               else begin
33191      1/1                          s76 &lt;= s79;
33192                               end
33193                           end
33194                   
33195                           assign seiack = s76;
33196                           reg s80;
33197                           wire s81 = uint_valid &amp; async_ready &amp; s49 | sint_valid &amp; async_ready &amp; s68 | mint_valid &amp; async_ready &amp; s67;
33198                           wire s82 = ~s6;
33199                           wire s83 = ~s82 &amp; (s81 | s80);
33200                           always @(posedge core_clk or negedge core_reset_n) begin
33201      1/1                      if (!core_reset_n) begin
33202      1/1                          s80 &lt;= 1'b0;
33203                               end
33204                               else begin
33205      1/1                          s80 &lt;= s83;
33206                               end
33207                           end
33208                   
33209                           assign ueiack = s80;
33210                       end
33211                       else begin:gen_xei_0
33212                           assign meiack = 1'b0;
33213                           assign seiack = 1'b0;
33214                           assign ueiack = 1'b0;
33215                           wire nds_unused_plic_signals = |{s68,s67,s66,s49,s48,s47};
33216                       end
33217                   endgenerate
33218                   assign s39 = csr_dcsr_step &amp; ~csr_dcsr_stepie;
33219                   assign debugint_valid = ~hart_under_reset &amp; s15;
33220                   assign nmi_valid = ~hart_under_reset &amp; ~s15 &amp; ~s39 &amp; s16;
33221                   assign mint_valid = ~hart_under_reset &amp; ~s15 &amp; ~s39 &amp; ~s16 &amp; (s40 &amp; s17);
33222                   assign sint_valid = ~hart_under_reset &amp; ~s15 &amp; ~s39 &amp; ~s16 &amp; (s41 &amp; s18);
33223                   assign uint_valid = ~hart_under_reset &amp; ~s15 &amp; ~s39 &amp; ~s16 &amp; (s42 &amp; s19);
33224                   assign async_valid = hart_under_reset | debugint_valid | nmi_valid | mint_valid | sint_valid | uint_valid;
33225                   assign wfi_done = s15 | s16 | s17 | s18 | s19;
33226                   assign s44 = resume ? resume_vectored : 1'b0;
33227                   assign s45 = 1'b0;
33228                   assign s46 = s44 | (s43 &amp; ~s45);
33229                   always @(posedge core_clk or negedge core_reset_n) begin
33230      1/1              if (!core_reset_n) begin
33231      1/1                  s43 &lt;= 1'b0;
33232                       end
33233                       else begin
33234      1/1                  s43 &lt;= s46;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod42.html" >kv_intc</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">Conditions</td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">Logical</td><td>12</td><td>8</td><td>66.67</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33123
 EXPRESSION (csr_mmisc_ctl_vec_plic ? mint_vec[9:0] : s27)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33124
 EXPRESSION (csr_mmisc_ctl_vec_plic ? sint_vec[9:0] : s28)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33125
 EXPRESSION (csr_mmisc_ctl_vec_plic ? uint_vec[9:0] : s29)
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33164
 EXPRESSION (s69[21] ? 1'b0 : (s69[24] ? 1'b1 : 1'b0))
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33164
 SUB-EXPRESSION (s69[24] ? 1'b1 : 1'b0)
                 ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       33226
 EXPRESSION (resume ? resume_vectored : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod42.html" >kv_intc</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">78</td>
<td class="rt">21</td>
<td class="rt">26.92 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">786</td>
<td class="rt">64</td>
<td class="rt">8.14  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">393</td>
<td class="rt">32</td>
<td class="rt">8.14  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">393</td>
<td class="rt">32</td>
<td class="rt">8.14  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">78</td>
<td class="rt">21</td>
<td class="rt">26.92 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">786</td>
<td class="rt">64</td>
<td class="rt">8.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">393</td>
<td class="rt">32</td>
<td class="rt">8.14  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">393</td>
<td class="rt">32</td>
<td class="rt">8.14  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>core_clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>core_reset_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>hart_under_reset</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>hart_unavail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_halt_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dcsr_step</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dcsr_stepie</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dcsr_debugint</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_resethaltreq</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>resume</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>resume_vectored</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ifu_ipipe_init_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rf_init</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>epc_init</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>vpu_init_rf</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>csr_cur_privilege[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_cur_privilege[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mmisc_ctl_vec_plic</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mstatus_mie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mstatus_sie</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mstatus_uie</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mip[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mip[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mip[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_ipipe_slip[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mie[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mie[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mie[10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mie[11]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mie[16:12]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mie[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mie[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_ipipe_slie[16:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_ipipe_slie[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_ipipe_slie[31:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mideleg[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mideleg[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mideleg[31:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_sideleg[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_mslideleg[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dexc2dbg_slpecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dexc2dbg_sbe</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_dexc2dbg_pmov</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>nmi</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>meiack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>seiack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ueiack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_nmi_taken</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>csr_meiid[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_seiid[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>csr_ueiid[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsu_async_read_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dcu_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lm_async_write_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>ipipe_csr_nmi_pending</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_m_sbe_set</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_s_sbe_set</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_m_slpecc_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_m_hpmint_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_m_sbe_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_s_slpecc_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_s_hpmint_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_s_sbe_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_int_delegate_s</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ipipe_csr_int_delegate_u</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_code[9:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_cause_detail[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_cause_interrupt</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_int_code[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_int_code[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_int_code[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_int_code[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>trigm_int_result[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>itrigger_fire[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_ecc</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wfi_done</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>async_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>async_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>debugint_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>nmi_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>mint_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sint_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uint_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mei_entry_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sei_entry_sel</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>uei_entry_sel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>mint_vec[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>sint_vec[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>uint_vec[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_detail_cause_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_dex2dbg</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_ddcause[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_ecc_cause_detail[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod42.html" >kv_intc</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">23</td>
<td class="rt">85.19 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33123</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33124</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">33125</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">33164</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">33226</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33018</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33027</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33042</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33051</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33230</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33173</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33187</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">33201</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33123      assign s23 = csr_mmisc_ctl_vec_plic ? mint_vec[9:0] : s27;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33124      assign s24 = csr_mmisc_ctl_vec_plic ? sint_vec[9:0] : s28;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33125      assign s25 = csr_mmisc_ctl_vec_plic ? uint_vec[9:0] : s29;
                                               <font color = "red">-1-</font>  
                                               <font color = "red">==></font>  
                                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33164      assign sint_vec[10] = s69[21] ? 1'd0 : s69[24] ? 1'd1 : 1'd0;
                                         <font color = "green">-1-</font>              <font color = "red">-2-</font>   
                                         <font color = "green">==></font>              <font color = "red">==></font>   
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33226      assign s44 = resume ? resume_vectored : 1'b0;
                               <font color = "green">-1-</font>  
                               <font color = "green">==></font>  
                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33018          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
33019              hart_under_reset <= 1'b1;
           <font color = "green">        ==></font>
33020          end
33021          else begin
33022              hart_under_reset <= ~ifu_ipipe_init_done;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33027          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
33028              s12 <= 1'b0;
           <font color = "green">        ==></font>
33029          end
33030          else begin
33031              s12 <= s13;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33042          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
33043              s7 <= 1'b0;
           <font color = "green">        ==></font>
33044          end
33045          else begin
33046              s7 <= s8;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33051          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
33052              s9 <= 1'b0;
           <font color = "green">        ==></font>
33053              s10 <= 1'b0;
33054          end
33055          else begin
33056              s9 <= nmi;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33230          if (!core_reset_n) begin
               <font color = "green">-1-</font>  
33231              s43 <= 1'b0;
           <font color = "green">        ==></font>
33232          end
33233          else begin
33234              s43 <= s46;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33173                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
33174                      s72 <= 1'b0;
           <font color = "green">                ==></font>
33175                  end
33176                  else begin
33177                      s72 <= s75;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33187                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
33188                      s76 <= 1'b0;
           <font color = "green">                ==></font>
33189                  end
33190                  else begin
33191                      s76 <= s79;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
33201                  if (!core_reset_n) begin
                       <font color = "green">-1-</font>  
33202                      s80 <= 1'b0;
           <font color = "green">                ==></font>
33203                  end
33204                  else begin
33205                      s80 <= s83;
           <font color = "green">                ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_255">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_kv_intc">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
