Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,9104
design__instance__area,79039.6
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,24
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,107
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.006032501347362995
power__switching__total,0.003079101676121354
power__leakage__total,9.010113188878677E-8
power__total,0.009111693128943443
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.624190494736488
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.6028764325069313
timing__hold__ws__corner:nom_tt_025C_1v80,0.32177972308594494
timing__setup__ws__corner:nom_tt_025C_1v80,0.0
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.321780
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,252
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,107
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.9464402862643536
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.8865192164622987
timing__hold__ws__corner:nom_ss_100C_1v60,0.8889478293973521
timing__setup__ws__corner:nom_ss_100C_1v60,-4.91928289804633
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-408.64976559305506
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4.91928289804633
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.888948
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,317
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-4.919283
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,309
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,107
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.49792726906555523
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.49252059380502194
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11375373187602494
timing__setup__ws__corner:nom_ff_n40C_1v95,0.0
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.113754
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,357
design__max_fanout_violation__count,107
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.4893102728162218
clock__skew__worst_setup,0.48282590403520564
timing__hold__ws,0.11084034004355849
timing__setup__ws,-5.294526744662797
timing__hold__tns,0.0
timing__setup__tns,-504.3854827677283
timing__hold__wns,0
timing__setup__wns,-5.294526744662797
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110840
timing__hold_r2r_vio__count,0
timing__setup_vio__count,953
timing__setup_r2r__ws,-5.294527
timing__setup_r2r_vio__count,902
design__die__bbox,0.0 0.0 508.76 225.76
design__core__bbox,2.76 2.72 506.0 223.04
design__io,45
design__die__area,114858
design__core__area,110874
design__instance__count__stdcell,9104
design__instance__area__stdcell,79039.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.712878
design__instance__utilization__stdcell,0.712878
design__instance__count__class:buffer,8
design__instance__count__class:inverter,146
design__instance__count__class:clock_gate_cell,37
design__instance__count__class:sequential_cell,1469
design__instance__count__class:multi_input_combinational_cell,3793
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,5059
design__instance__count__class:tap_cell,1577
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,214553
design__violations,0
design__instance__count__class:timing_repair_buffer,1283
design__instance__count__class:clock_buffer,75
design__instance__count__class:clock_inverter,75
design__instance__count__setup_buffer,125
design__instance__count__hold_buffer,753
antenna__violating__nets,7
antenna__violating__pins,9
route__antenna_violation__count,7
design__instance__count__class:antenna_cell,641
antenna_diodes_count,30
route__net,6861
route__net__special,2
route__drc_errors__iter:1,6124
route__wirelength__iter:1,250429
route__drc_errors__iter:2,3850
route__wirelength__iter:2,248061
route__drc_errors__iter:3,3417
route__wirelength__iter:3,246984
route__drc_errors__iter:4,919
route__wirelength__iter:4,246720
route__drc_errors__iter:5,182
route__wirelength__iter:5,246751
route__drc_errors__iter:6,90
route__wirelength__iter:6,246812
route__drc_errors__iter:7,26
route__wirelength__iter:7,246804
route__drc_errors__iter:8,5
route__wirelength__iter:8,246792
route__drc_errors__iter:9,0
route__wirelength__iter:9,246789
route__drc_errors,0
route__wirelength,246789
route__vias,55626
route__vias__singlecut,55626
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,798.77
timing__unannotated_net__count__corner:nom_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,107
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.6128390191001665
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5905195388710741
timing__hold__ws__corner:min_tt_025C_1v80,0.31928471881214127
timing__setup__ws__corner:min_tt_025C_1v80,0.0
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.319285
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,131
design__max_fanout_violation__count__corner:min_ss_100C_1v60,107
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9241087046039507
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.8673199071098574
timing__hold__ws__corner:min_ss_100C_1v60,0.8825330716019486
timing__setup__ws__corner:min_ss_100C_1v60,-4.50480376862996
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-322.12924794933474
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4.50480376862996
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.882533
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,290
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-4.504804
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,257
timing__unannotated_net__count__corner:min_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,107
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4893102728162218
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.48282590403520564
timing__hold__ws__corner:min_ff_n40C_1v95,0.11084034004355849
timing__setup__ws__corner:min_ff_n40C_1v95,0.0
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.110840
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,24
design__max_fanout_violation__count__corner:max_tt_025C_1v80,107
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6373952657202311
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6164486873222186
timing__hold__ws__corner:max_tt_025C_1v80,0.3224196556554374
timing__setup__ws__corner:max_tt_025C_1v80,0.0
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.322420
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.000000
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,49
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,357
design__max_fanout_violation__count__corner:max_ss_100C_1v60,107
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9680229114511626
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.9069144580906895
timing__hold__ws__corner:max_ss_100C_1v60,0.8933505299483224
timing__setup__ws__corner:max_ss_100C_1v60,-5.294526744662797
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-504.3854827677283
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-5.294526744662797
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.893351
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,346
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-5.294527
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,336
timing__unannotated_net__count__corner:max_ss_100C_1v60,49
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,107
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5081460951401207
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5036754489381217
timing__hold__ws__corner:max_ff_n40C_1v95,0.11749268557295114
timing__setup__ws__corner:max_ff_n40C_1v95,0.0
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.117493
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,0.000000
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,49
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,49
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79986
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000137234
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000130481
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000223522
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000130481
design_powergrid__voltage__worst,0.000130481
design_powergrid__voltage__worst__net:VPWR,1.79986
design_powergrid__drop__worst,0.000137234
design_powergrid__drop__worst__net:VPWR,0.000137234
design_powergrid__voltage__worst__net:VGND,0.000130481
design_powergrid__drop__worst__net:VGND,0.000130481
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000222999999999999999437949593783514501410536468029022216796875
ir__drop__worst,0.00013699999999999999612983192509574337236699648201465606689453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
