<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<title>PDK API Guide for J721S2: udma_soc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="ti_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PDK API Guide for J721S2
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('udma__soc_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">udma_soc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Introduction</h2>
<div class="textblock"><p>UDMA Low Level Driver J721S2 SOC specific file. </p>
</div>
<p><a href="udma__soc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:abdf69f1f50f27881e9423e8dceafe0d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abdf69f1f50f27881e9423e8dceafe0d4">UDMA_MAX</a>(X,  Y)&#160;&#160;&#160;((X&gt;Y) ? X:Y)</td></tr>
<tr class="separator:abdf69f1f50f27881e9423e8dceafe0d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada0e8c9d949da2861bfca66d29715c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aada0e8c9d949da2861bfca66d29715c6">UDMA_RING_MODE_INVALID</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__RINGACC__ENUM.html#ga28c1ad9072201b1dc42f955c65419939">CSL_RINGACC_RING_MODE_INVALID</a>)</td></tr>
<tr class="memdesc:aada0e8c9d949da2861bfca66d29715c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invalid Ring Mode.  <a href="#aada0e8c9d949da2861bfca66d29715c6">More...</a><br /></td></tr>
<tr class="separator:aada0e8c9d949da2861bfca66d29715c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d07937d61a59b318170003ad06d456b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2d07937d61a59b318170003ad06d456b">UDMA_NUM_MAPPED_TX_GROUP</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a2d07937d61a59b318170003ad06d456b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Mapped TX Group.  <a href="#a2d07937d61a59b318170003ad06d456b">More...</a><br /></td></tr>
<tr class="separator:a2d07937d61a59b318170003ad06d456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1258ccfbc942638e000a3de996651d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1258ccfbc942638e000a3de996651d42">UDMA_NUM_MAPPED_RX_GROUP</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a1258ccfbc942638e000a3de996651d42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of Mapped RX Group.  <a href="#a1258ccfbc942638e000a3de996651d42">More...</a><br /></td></tr>
<tr class="separator:a1258ccfbc942638e000a3de996651d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a01e10e4bc1e41f1976da0aa1029419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8a01e10e4bc1e41f1976da0aa1029419">UDMA_NUM_UTC_INSTANCE</a>&#160;&#160;&#160;(CSL_NAVSS_UTC_CNT)</td></tr>
<tr class="memdesc:a8a01e10e4bc1e41f1976da0aa1029419"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of UTC instance.  <a href="#a8a01e10e4bc1e41f1976da0aa1029419">More...</a><br /></td></tr>
<tr class="separator:a8a01e10e4bc1e41f1976da0aa1029419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8863f8529bc09a32eedb9caa5b792e41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8863f8529bc09a32eedb9caa5b792e41">UDMA_UTC_START_CH_DRU0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a8863f8529bc09a32eedb9caa5b792e41"><td class="mdescLeft">&#160;</td><td class="mdescRight">External start channel of DRU0 UTC.  <a href="#a8863f8529bc09a32eedb9caa5b792e41">More...</a><br /></td></tr>
<tr class="separator:a8863f8529bc09a32eedb9caa5b792e41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78bc7eeab723173ec21a89edee8ae57d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a78bc7eeab723173ec21a89edee8ae57d">UDMA_UTC_NUM_CH_DRU0</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_CNT)</td></tr>
<tr class="memdesc:a78bc7eeab723173ec21a89edee8ae57d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels present in DRU0 UTC.  <a href="#a78bc7eeab723173ec21a89edee8ae57d">More...</a><br /></td></tr>
<tr class="separator:a78bc7eeab723173ec21a89edee8ae57d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1860a1b76a499d5a2f45538d76bd65ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1860a1b76a499d5a2f45538d76bd65ab">UDMA_UTC_START_THREAD_ID_DRU0</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILD_THREAD_OFFSET)</td></tr>
<tr class="memdesc:a1860a1b76a499d5a2f45538d76bd65ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start thread ID of DRU0 UTC.  <a href="#a1860a1b76a499d5a2f45538d76bd65ab">More...</a><br /></td></tr>
<tr class="separator:a1860a1b76a499d5a2f45538d76bd65ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450dd486a16d5ffd511ff4ce39879c4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a450dd486a16d5ffd511ff4ce39879c4a">UDMA_UTC_START_CH_VPAC_TC0</a></td></tr>
<tr class="memdesc:a450dd486a16d5ffd511ff4ce39879c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">External start channel of VPAC TC0 UTC.  <a href="#a450dd486a16d5ffd511ff4ce39879c4a">More...</a><br /></td></tr>
<tr class="separator:a450dd486a16d5ffd511ff4ce39879c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57e3c1d5af52f54e91e534fbf9e3978"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab57e3c1d5af52f54e91e534fbf9e3978">UDMA_UTC_NUM_CH_VPAC_TC0</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_CNT)</td></tr>
<tr class="memdesc:ab57e3c1d5af52f54e91e534fbf9e3978"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels present in VPAC TC0 UTC.  <a href="#ab57e3c1d5af52f54e91e534fbf9e3978">More...</a><br /></td></tr>
<tr class="separator:ab57e3c1d5af52f54e91e534fbf9e3978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7401767cb26aadc4f7e05a1456d5889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af7401767cb26aadc4f7e05a1456d5889">UDMA_UTC_START_THREAD_ID_VPAC_TC0</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET)</td></tr>
<tr class="memdesc:af7401767cb26aadc4f7e05a1456d5889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start thread ID of VPAC TC0 UTC.  <a href="#af7401767cb26aadc4f7e05a1456d5889">More...</a><br /></td></tr>
<tr class="separator:af7401767cb26aadc4f7e05a1456d5889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3383a85b47164878f1ed08de625fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5e3383a85b47164878f1ed08de625fcd">UDMA_UTC_START_CH_VPAC_TC1</a></td></tr>
<tr class="memdesc:a5e3383a85b47164878f1ed08de625fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">External start channel of VPAC TC1 UTC.  <a href="#a5e3383a85b47164878f1ed08de625fcd">More...</a><br /></td></tr>
<tr class="separator:a5e3383a85b47164878f1ed08de625fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8291e12dadd2e6cf3dec3e68ccd95270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8291e12dadd2e6cf3dec3e68ccd95270">UDMA_UTC_NUM_CH_VPAC_TC1</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_CNT)</td></tr>
<tr class="memdesc:a8291e12dadd2e6cf3dec3e68ccd95270"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels present in VPAC TC1 UTC.  <a href="#a8291e12dadd2e6cf3dec3e68ccd95270">More...</a><br /></td></tr>
<tr class="separator:a8291e12dadd2e6cf3dec3e68ccd95270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59b6a57bea7fbe4e3c345f1ad715754d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a59b6a57bea7fbe4e3c345f1ad715754d">UDMA_UTC_START_THREAD_ID_VPAC_TC1</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_OFFSET)</td></tr>
<tr class="memdesc:a59b6a57bea7fbe4e3c345f1ad715754d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start thread ID of VPAC TC1 UTC.  <a href="#a59b6a57bea7fbe4e3c345f1ad715754d">More...</a><br /></td></tr>
<tr class="separator:a59b6a57bea7fbe4e3c345f1ad715754d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a375bef4fc9413ded286859102b5a2c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a375bef4fc9413ded286859102b5a2c39">UDMA_UTC_START_CH_DMPAC_TC0</a></td></tr>
<tr class="memdesc:a375bef4fc9413ded286859102b5a2c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">External start channel of DMPAC TC0 UTC.  <a href="#a375bef4fc9413ded286859102b5a2c39">More...</a><br /></td></tr>
<tr class="separator:a375bef4fc9413ded286859102b5a2c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f3342e5586d8c852beac98319858be5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0f3342e5586d8c852beac98319858be5">UDMA_UTC_NUM_CH_DMPAC_TC0</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_CNT)</td></tr>
<tr class="memdesc:a0f3342e5586d8c852beac98319858be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of channels present in DMPAC TC0 UTC.  <a href="#a0f3342e5586d8c852beac98319858be5">More...</a><br /></td></tr>
<tr class="separator:a0f3342e5586d8c852beac98319858be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27116155d961ab989680e8732b2923a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a27116155d961ab989680e8732b2923a9">UDMA_UTC_START_THREAD_ID_DMPAC_TC0</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_OFFSET)</td></tr>
<tr class="memdesc:a27116155d961ab989680e8732b2923a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start thread ID of DMPAC TC0 UTC.  <a href="#a27116155d961ab989680e8732b2923a9">More...</a><br /></td></tr>
<tr class="separator:a27116155d961ab989680e8732b2923a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696ccd3f681d225dfbb9394e1108c261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a696ccd3f681d225dfbb9394e1108c261">UDMA_RM_NUM_SHARED_RES</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a696ccd3f681d225dfbb9394e1108c261"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of shared resources - Free_Flows/Global_Event/IR Intr/VINT.  <a href="#a696ccd3f681d225dfbb9394e1108c261">More...</a><br /></td></tr>
<tr class="separator:a696ccd3f681d225dfbb9394e1108c261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeeff22048042cdf140ed3c40875cdb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abeeff22048042cdf140ed3c40875cdb5">UDMA_RM_SHARED_RES_MAX_INST</a>&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#a3c3d81881427e99aa375dd30d612be00">UDMA_NUM_CORE</a>)</td></tr>
<tr class="memdesc:abeeff22048042cdf140ed3c40875cdb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum no.of instances to split a shared resource. This should be max(UDMA_NUM_CORE,UDMA_NUM_INST_ID)  <a href="#abeeff22048042cdf140ed3c40875cdb5">More...</a><br /></td></tr>
<tr class="separator:abeeff22048042cdf140ed3c40875cdb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af661ab58e393126d8aefc70becd88af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af661ab58e393126d8aefc70becd88af7">UDMA_C7X_CORE_INTR_OFFSET</a>&#160;&#160;&#160;(48U)</td></tr>
<tr class="separator:af661ab58e393126d8aefc70becd88af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae29f58b1f00a6a88b1e4229b24f12b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae29f58b1f00a6a88b1e4229b24f12b57">UDMA_C7X_CORE_NUM_INTR</a>&#160;&#160;&#160;(64U - UDMA_C7X_CORE_INTR_OFFSET)</td></tr>
<tr class="separator:ae29f58b1f00a6a88b1e4229b24f12b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA Instance ID specific to SOC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_InstanceIdSoc"></a></p>
<p>UDMA instance ID - Main/MCU NAVSS </p>
</div></td></tr>
<tr class="memitem:ab2427cc8c2dc8160f992c4add2b63315"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab2427cc8c2dc8160f992c4add2b63315">UDMA_INST_ID_MAIN_0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga016acfa59d2d7ce9f1104e6452fad327">UDMA_INST_ID_0</a>)</td></tr>
<tr class="memdesc:ab2427cc8c2dc8160f992c4add2b63315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Main NAVSS UDMA instance.  <a href="#ab2427cc8c2dc8160f992c4add2b63315">More...</a><br /></td></tr>
<tr class="separator:ab2427cc8c2dc8160f992c4add2b63315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79997ae48ca53d41e8004bf7d73c0155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a79997ae48ca53d41e8004bf7d73c0155">UDMA_INST_ID_MCU_0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga6c14b28c61c1f4072d607ed453273527">UDMA_INST_ID_1</a>)</td></tr>
<tr class="memdesc:a79997ae48ca53d41e8004bf7d73c0155"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCU NAVSS UDMA instance.  <a href="#a79997ae48ca53d41e8004bf7d73c0155">More...</a><br /></td></tr>
<tr class="separator:a79997ae48ca53d41e8004bf7d73c0155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14550d81fcf0f34c7c5f0280868d3a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a14550d81fcf0f34c7c5f0280868d3a45">UDMA_INST_ID_BCDMA_0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td></tr>
<tr class="memdesc:a14550d81fcf0f34c7c5f0280868d3a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">BCDMA instance.  <a href="#a14550d81fcf0f34c7c5f0280868d3a45">More...</a><br /></td></tr>
<tr class="separator:a14550d81fcf0f34c7c5f0280868d3a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba58427e74cbc851f5eba46b47d7ec92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aba58427e74cbc851f5eba46b47d7ec92">UDMA_INST_ID_UDMAP_START</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga016acfa59d2d7ce9f1104e6452fad327">UDMA_INST_ID_0</a>)</td></tr>
<tr class="memdesc:aba58427e74cbc851f5eba46b47d7ec92"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of UDMAP instance.  <a href="#aba58427e74cbc851f5eba46b47d7ec92">More...</a><br /></td></tr>
<tr class="separator:aba58427e74cbc851f5eba46b47d7ec92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea5df1cc6660c4f0850af7c5d984a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9ea5df1cc6660c4f0850af7c5d984a6d">UDMA_INST_ID_UDMAP_MAX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga6c14b28c61c1f4072d607ed453273527">UDMA_INST_ID_1</a>)</td></tr>
<tr class="memdesc:a9ea5df1cc6660c4f0850af7c5d984a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of UDMAP instance.  <a href="#a9ea5df1cc6660c4f0850af7c5d984a6d">More...</a><br /></td></tr>
<tr class="separator:a9ea5df1cc6660c4f0850af7c5d984a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce60e041dea5beea9353d9f6e826dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#acce60e041dea5beea9353d9f6e826dd9">UDMA_NUM_UDMAP_INST_ID</a>&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#a9ea5df1cc6660c4f0850af7c5d984a6d">UDMA_INST_ID_UDMAP_MAX</a> - <a class="el" href="udma__soc_8h.html#aba58427e74cbc851f5eba46b47d7ec92">UDMA_INST_ID_UDMAP_START</a> + 1U)</td></tr>
<tr class="memdesc:acce60e041dea5beea9353d9f6e826dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of UDMAP instances.  <a href="#acce60e041dea5beea9353d9f6e826dd9">More...</a><br /></td></tr>
<tr class="separator:acce60e041dea5beea9353d9f6e826dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85b868e867fba51afc72933365bee740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a85b868e867fba51afc72933365bee740">UDMA_INST_ID_BCDMA_START</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td></tr>
<tr class="memdesc:a85b868e867fba51afc72933365bee740"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of BCDMA instance.  <a href="#a85b868e867fba51afc72933365bee740">More...</a><br /></td></tr>
<tr class="separator:a85b868e867fba51afc72933365bee740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c4fb5c82d18531e8713b6dd12653984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8c4fb5c82d18531e8713b6dd12653984">UDMA_INST_ID_BCDMA_MAX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td></tr>
<tr class="memdesc:a8c4fb5c82d18531e8713b6dd12653984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of BCDMA instance.  <a href="#a8c4fb5c82d18531e8713b6dd12653984">More...</a><br /></td></tr>
<tr class="separator:a8c4fb5c82d18531e8713b6dd12653984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5821f8d17affa661624c0d3819d27f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae5821f8d17affa661624c0d3819d27f4">UDMA_NUM_BCDMA_INST_ID</a>&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#a8c4fb5c82d18531e8713b6dd12653984">UDMA_INST_ID_BCDMA_MAX</a> - <a class="el" href="udma__soc_8h.html#a85b868e867fba51afc72933365bee740">UDMA_INST_ID_BCDMA_START</a> + 1U)</td></tr>
<tr class="memdesc:ae5821f8d17affa661624c0d3819d27f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of BCDMA instances.  <a href="#ae5821f8d17affa661624c0d3819d27f4">More...</a><br /></td></tr>
<tr class="separator:ae5821f8d17affa661624c0d3819d27f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cd302fd8f937dde5d0b33634fce16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a03cd302fd8f937dde5d0b33634fce16b">UDMA_NUM_PKTDMA_INST_ID</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a03cd302fd8f937dde5d0b33634fce16b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of PKTDMA instances.  <a href="#a03cd302fd8f937dde5d0b33634fce16b">More...</a><br /></td></tr>
<tr class="separator:a03cd302fd8f937dde5d0b33634fce16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad35203330bdeb3b99eea31aaa6af4f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad35203330bdeb3b99eea31aaa6af4f03">UDMA_INST_ID_START</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga016acfa59d2d7ce9f1104e6452fad327">UDMA_INST_ID_0</a>)</td></tr>
<tr class="memdesc:ad35203330bdeb3b99eea31aaa6af4f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start of UDMA instance.  <a href="#ad35203330bdeb3b99eea31aaa6af4f03">More...</a><br /></td></tr>
<tr class="separator:ad35203330bdeb3b99eea31aaa6af4f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15801b0e1d3fa515c16083a38fcef4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a15801b0e1d3fa515c16083a38fcef4db">UDMA_INST_ID_MAX</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td></tr>
<tr class="memdesc:a15801b0e1d3fa515c16083a38fcef4db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of UDMA instance.  <a href="#a15801b0e1d3fa515c16083a38fcef4db">More...</a><br /></td></tr>
<tr class="separator:a15801b0e1d3fa515c16083a38fcef4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c4df78cd4c5af513e2b5dde5077e8e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7c4df78cd4c5af513e2b5dde5077e8e7">UDMA_NUM_INST_ID</a>&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#acce60e041dea5beea9353d9f6e826dd9">UDMA_NUM_UDMAP_INST_ID</a> + <a class="el" href="udma__soc_8h.html#ae5821f8d17affa661624c0d3819d27f4">UDMA_NUM_BCDMA_INST_ID</a> + <a class="el" href="udma__soc_8h.html#a03cd302fd8f937dde5d0b33634fce16b">UDMA_NUM_PKTDMA_INST_ID</a>)</td></tr>
<tr class="memdesc:a7c4df78cd4c5af513e2b5dde5077e8e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of UDMA instances.  <a href="#a7c4df78cd4c5af513e2b5dde5077e8e7">More...</a><br /></td></tr>
<tr class="separator:a7c4df78cd4c5af513e2b5dde5077e8e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA SOC Configuration</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_SocCfg"></a></p>
<p>UDMA Soc Cfg - Flags to indicate the presnce of various SOC specific modules. </p>
</div></td></tr>
<tr class="memitem:a3a9aafcf18b28ccd2f4f0d024ee25a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3a9aafcf18b28ccd2f4f0d024ee25a71">UDMA_SOC_CFG_UDMAP_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a3a9aafcf18b28ccd2f4f0d024ee25a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate UDMAP module is present or not in the SOC.  <a href="#a3a9aafcf18b28ccd2f4f0d024ee25a71">More...</a><br /></td></tr>
<tr class="separator:a3a9aafcf18b28ccd2f4f0d024ee25a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5c3d0bd2de576d6e916aee61049daa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aee5c3d0bd2de576d6e916aee61049daa">UDMA_SOC_CFG_BCDMA_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:aee5c3d0bd2de576d6e916aee61049daa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate BCDMA module is present or not in the SOC.  <a href="#aee5c3d0bd2de576d6e916aee61049daa">More...</a><br /></td></tr>
<tr class="separator:aee5c3d0bd2de576d6e916aee61049daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3140328a4c80841b1213146b1c90c294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3140328a4c80841b1213146b1c90c294">UDMA_SOC_CFG_PKTDMA_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a3140328a4c80841b1213146b1c90c294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate PKTDMA module is present or not in the SOC.  <a href="#a3140328a4c80841b1213146b1c90c294">More...</a><br /></td></tr>
<tr class="separator:a3140328a4c80841b1213146b1c90c294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41840ad220bd3c492d067ad61eb83655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a41840ad220bd3c492d067ad61eb83655">UDMA_SOC_CFG_PROXY_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a41840ad220bd3c492d067ad61eb83655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Proxy is present or not in the SOC.  <a href="#a41840ad220bd3c492d067ad61eb83655">More...</a><br /></td></tr>
<tr class="separator:a41840ad220bd3c492d067ad61eb83655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab7bb20e3eb07a0ef87ebbbd2ad41e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aab7bb20e3eb07a0ef87ebbbd2ad41e13">UDMA_SOC_CFG_INTR_ROUTER_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:aab7bb20e3eb07a0ef87ebbbd2ad41e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Interrupt Router is present or not in the SOC.  <a href="#aab7bb20e3eb07a0ef87ebbbd2ad41e13">More...</a><br /></td></tr>
<tr class="separator:aab7bb20e3eb07a0ef87ebbbd2ad41e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27b732845bbb92c1a2094f4ccf24a02e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a27b732845bbb92c1a2094f4ccf24a02e">UDMA_SOC_CFG_CLEC_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a27b732845bbb92c1a2094f4ccf24a02e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Clec is present or not in the SOC.  <a href="#a27b732845bbb92c1a2094f4ccf24a02e">More...</a><br /></td></tr>
<tr class="separator:a27b732845bbb92c1a2094f4ccf24a02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfceb91afd2ca54958eef19ef05f904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adfceb91afd2ca54958eef19ef05f904e">UDMA_SOC_CFG_RA_NORMAL_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:adfceb91afd2ca54958eef19ef05f904e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Normal RA is present or not in the SOC.  <a href="#adfceb91afd2ca54958eef19ef05f904e">More...</a><br /></td></tr>
<tr class="separator:adfceb91afd2ca54958eef19ef05f904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a683dea49672cb5521331e521447da8fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a683dea49672cb5521331e521447da8fd">UDMA_SOC_CFG_RA_LCDMA_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a683dea49672cb5521331e521447da8fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate LCDMA RA is present or not in the SOC.  <a href="#a683dea49672cb5521331e521447da8fd">More...</a><br /></td></tr>
<tr class="separator:a683dea49672cb5521331e521447da8fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a05378f35d2ba17ab38afa48f8e5144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7a05378f35d2ba17ab38afa48f8e5144">UDMA_SOC_CFG_RING_MON_PRESENT</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a7a05378f35d2ba17ab38afa48f8e5144"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate Ring Monitor is present or not in the SOC.  <a href="#a7a05378f35d2ba17ab38afa48f8e5144">More...</a><br /></td></tr>
<tr class="separator:a7a05378f35d2ba17ab38afa48f8e5144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa22c4b3fced07126411c751d3f93ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aaa22c4b3fced07126411c751d3f93ee4">UDMA_SOC_CFG_VPAC1_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:aaa22c4b3fced07126411c751d3f93ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate VPAC1 is present or not in the SOC.  <a href="#aaa22c4b3fced07126411c751d3f93ee4">More...</a><br /></td></tr>
<tr class="separator:aaa22c4b3fced07126411c751d3f93ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786f396fe55a7bb812734e14c92b26b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a786f396fe55a7bb812734e14c92b26b5">UDMA_SOC_CFG_APPLY_RING_WORKAROUND</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a786f396fe55a7bb812734e14c92b26b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flag to indicate the SOC needs ring reset workaround.  <a href="#a786f396fe55a7bb812734e14c92b26b5">More...</a><br /></td></tr>
<tr class="separator:a786f396fe55a7bb812734e14c92b26b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85642c5293bda403f5a54e4e618a76ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a85642c5293bda403f5a54e4e618a76ea">UDMA_LOCAL_C7X_DRU_PRESENT</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:a85642c5293bda403f5a54e4e618a76ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA Tx Channels FDEPTH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_TxChFdepth"></a></p>
<p>UDMA Tx Ch Fdepth - Fdepth of various types of channels present in the SOC. </p>
</div></td></tr>
<tr class="memitem:ab1e444dbc8fb1bc7197e5d0d81a6f4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab1e444dbc8fb1bc7197e5d0d81a6f4bd">UDMA_TX_UHC_CHANS_FDEPTH</a>&#160;&#160;&#160;(CSL_NAVSS_UDMAP_TX_UHC_CHANS_FDEPTH)</td></tr>
<tr class="memdesc:ab1e444dbc8fb1bc7197e5d0d81a6f4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Ultra High Capacity Channel FDEPTH.  <a href="#ab1e444dbc8fb1bc7197e5d0d81a6f4bd">More...</a><br /></td></tr>
<tr class="separator:ab1e444dbc8fb1bc7197e5d0d81a6f4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72c1cc2cb341cf5b68dac5f774eb3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a72c1cc2cb341cf5b68dac5f774eb3622">UDMA_TX_HC_CHANS_FDEPTH</a>&#160;&#160;&#160;(CSL_NAVSS_UDMAP_TX_HC_CHANS_FDEPTH)</td></tr>
<tr class="memdesc:a72c1cc2cb341cf5b68dac5f774eb3622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx High Capacity Channel FDEPTH.  <a href="#a72c1cc2cb341cf5b68dac5f774eb3622">More...</a><br /></td></tr>
<tr class="separator:a72c1cc2cb341cf5b68dac5f774eb3622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6803f9430aa1cb2e90cb090b1f2d3e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6803f9430aa1cb2e90cb090b1f2d3e6c">UDMA_TX_CHANS_FDEPTH</a>&#160;&#160;&#160;(CSL_NAVSS_UDMAP_TX_CHANS_FDEPTH)</td></tr>
<tr class="memdesc:a6803f9430aa1cb2e90cb090b1f2d3e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx Normal Channel FDEPTH.  <a href="#a6803f9430aa1cb2e90cb090b1f2d3e6c">More...</a><br /></td></tr>
<tr class="separator:a6803f9430aa1cb2e90cb090b1f2d3e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA Ringacc address select (asel) endpoint</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_RingAccAselEndpointSoc"></a></p>
<p>List of all valid address select (asel) endpoints in the SOC. </p>
</div></td></tr>
<tr class="memitem:a9d28ec7d2b3263fcc71d1b755b4efe0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9d28ec7d2b3263fcc71d1b755b4efe0f">UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a9d28ec7d2b3263fcc71d1b755b4efe0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Physical address (normal)  <a href="#a9d28ec7d2b3263fcc71d1b755b4efe0f">More...</a><br /></td></tr>
<tr class="separator:a9d28ec7d2b3263fcc71d1b755b4efe0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UTC ID specific to a SOC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_UtcIdSoc"></a></p>
<p>List of all UTC's present in the SOC. </p>
</div></td></tr>
<tr class="memitem:a44e5e192e7d566bb11546fb2479ccb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a44e5e192e7d566bb11546fb2479ccb4a">UDMA_UTC_ID_MSMC_DRU0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gae010b1e70ac6d4b160d8678335be39de">UDMA_UTC_ID0</a>)</td></tr>
<tr class="separator:a44e5e192e7d566bb11546fb2479ccb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3201764a355fec6380a45db3c45af5ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3201764a355fec6380a45db3c45af5ee">UDMA_UTC_ID_VPAC_TC0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga48204a934e85c020ec90ef3e35e5a550">UDMA_UTC_ID1</a>)</td></tr>
<tr class="separator:a3201764a355fec6380a45db3c45af5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e57f21cde22f5d2e1f96ad6be657a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae5e57f21cde22f5d2e1f96ad6be657a7">UDMA_UTC_ID_VPAC_TC1</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga8451a5e312187ef01a18e6bf5b37f36b">UDMA_UTC_ID2</a>)</td></tr>
<tr class="separator:ae5e57f21cde22f5d2e1f96ad6be657a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168b56dc9d08a05fcc36cf0c8def792f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a168b56dc9d08a05fcc36cf0c8def792f">UDMA_UTC_ID_DMPAC_TC0</a>&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaacfbb90639d888cfecdf3eca8a634719">UDMA_UTC_ID3</a>)</td></tr>
<tr class="separator:a168b56dc9d08a05fcc36cf0c8def792f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Core ID specific to a SOC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_CoreId"></a></p>
<p>List of all cores present in the SOC. </p>
</div></td></tr>
<tr class="memitem:ae086607a5b83f3b4bcd4311310bca2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae086607a5b83f3b4bcd4311310bca2aa">UDMA_CORE_ID_MPU1_0</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ae086607a5b83f3b4bcd4311310bca2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d8047135b737b982ab17812b8e3ff9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1d8047135b737b982ab17812b8e3ff9b">UDMA_CORE_ID_MCU2_0</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:a1d8047135b737b982ab17812b8e3ff9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf3c054af6d2ac52c91ef7e125b7025e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abf3c054af6d2ac52c91ef7e125b7025e">UDMA_CORE_ID_MCU2_1</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:abf3c054af6d2ac52c91ef7e125b7025e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46643b1f82eff4306e635bf64195a8b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a46643b1f82eff4306e635bf64195a8b7">UDMA_CORE_ID_MCU3_0</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:a46643b1f82eff4306e635bf64195a8b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7208107c338a998cd5adfe477772f803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7208107c338a998cd5adfe477772f803">UDMA_CORE_ID_MCU3_1</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:a7208107c338a998cd5adfe477772f803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ac097b24aa9810767c5db02a820bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae9ac097b24aa9810767c5db02a820bf2">UDMA_CORE_ID_C7X_1</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ae9ac097b24aa9810767c5db02a820bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ddaf8f6593f475e1d5e0315ecdfe0d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2ddaf8f6593f475e1d5e0315ecdfe0d6">UDMA_CORE_ID_C7X_2</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:a2ddaf8f6593f475e1d5e0315ecdfe0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af755f527e9fc94e2ae13b889876b5592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">UDMA_NUM_MAIN_CORE</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:af755f527e9fc94e2ae13b889876b5592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a383940be8a38b0e3f909fd701e14a3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a383940be8a38b0e3f909fd701e14a3a8">UDMA_CORE_ID_MCU1_0</a>&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">UDMA_NUM_MAIN_CORE</a> + 0U)</td></tr>
<tr class="separator:a383940be8a38b0e3f909fd701e14a3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4516b6955fcf0e36bb97edf0c669d1fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4516b6955fcf0e36bb97edf0c669d1fb">UDMA_CORE_ID_MCU1_1</a>&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">UDMA_NUM_MAIN_CORE</a> + 1U)</td></tr>
<tr class="separator:a4516b6955fcf0e36bb97edf0c669d1fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c964b3e27b6aca5ecade8a9ffddb38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6c964b3e27b6aca5ecade8a9ffddb38d">UDMA_NUM_MCU_CORE</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:a6c964b3e27b6aca5ecade8a9ffddb38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c3d81881427e99aa375dd30d612be00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3c3d81881427e99aa375dd30d612be00">UDMA_NUM_CORE</a>&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">UDMA_NUM_MAIN_CORE</a> + <a class="el" href="udma__soc_8h.html#a6c964b3e27b6aca5ecade8a9ffddb38d">UDMA_NUM_MCU_CORE</a>)</td></tr>
<tr class="separator:a3c3d81881427e99aa375dd30d612be00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DRU core ID register to use for direct TR submission.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_DruSubmitCoreId"></a> Each CPU should have a unique submit register to avoid corrupting submit word when SW is running from multiple CPU at the same time.</p>
<p>Note: Since only 3 submit register set is present, we need to share some of them across cores. This means that Direct TR from these cores can't run simultaneously. In this case C7x1 and C7x2 are provided unique ID which are more likely to use direct TR mode and other cores share the same core ID.</p>
<p>List of all DRU cores ID to use for all the CPUs present in the SOC. </p>
</div></td></tr>
<tr class="memitem:afc432542a2a4389251c00da022e6beb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afc432542a2a4389251c00da022e6beb7">UDMA_DRU_CORE_ID_MPU1_0</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td></tr>
<tr class="separator:afc432542a2a4389251c00da022e6beb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a031926793a7d52c296b01c53ddff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a09a031926793a7d52c296b01c53ddff5">UDMA_DRU_CORE_ID_MCU2_0</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td></tr>
<tr class="separator:a09a031926793a7d52c296b01c53ddff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a916bb6e2e7559806f4d57695c538336f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a916bb6e2e7559806f4d57695c538336f">UDMA_DRU_CORE_ID_MCU2_1</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td></tr>
<tr class="separator:a916bb6e2e7559806f4d57695c538336f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83445e72cdcc47049480ebd5709761c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac83445e72cdcc47049480ebd5709761c">UDMA_DRU_CORE_ID_MCU3_0</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td></tr>
<tr class="separator:ac83445e72cdcc47049480ebd5709761c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3249d745ad5d07952a090d583d8cb17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3249d745ad5d07952a090d583d8cb17c">UDMA_DRU_CORE_ID_MCU3_1</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td></tr>
<tr class="separator:a3249d745ad5d07952a090d583d8cb17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa228e65582806fc906a561f100329e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa228e65582806fc906a561f100329e85">UDMA_DRU_CORE_ID_C7X_1</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#gaf3c1ee0d97839de6e621ac1c46f13801">CSL_DRU_CORE_ID_0</a>)</td></tr>
<tr class="separator:aa228e65582806fc906a561f100329e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15290bf1d25d6250bed05c766be1a068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a15290bf1d25d6250bed05c766be1a068">UDMA_DRU_CORE_ID_C7X_2</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#gab4f040b065384f0853295a372f835384">CSL_DRU_CORE_ID_1</a>)</td></tr>
<tr class="separator:a15290bf1d25d6250bed05c766be1a068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab023a9270c863349a141b47b0389450e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab023a9270c863349a141b47b0389450e">UDMA_DRU_CORE_ID_MCU1_0</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td></tr>
<tr class="separator:ab023a9270c863349a141b47b0389450e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25b6ad8c34e5c1737360e8eb41cd2dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a25b6ad8c34e5c1737360e8eb41cd2dda">UDMA_DRU_CORE_ID_MCU1_1</a>&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td></tr>
<tr class="separator:a25b6ad8c34e5c1737360e8eb41cd2dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">UDMA Resources ID</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_RmResId"></a></p>
<p>List of all UDMA Resources Id's. </p>
</div></td></tr>
<tr class="memitem:a0db767e607e289e0097964f5823961ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0db767e607e289e0097964f5823961ce">UDMA_RM_RES_ID_BC_UHC</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="memdesc:a0db767e607e289e0097964f5823961ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra High Capacity Block Copy Channels.  <a href="#a0db767e607e289e0097964f5823961ce">More...</a><br /></td></tr>
<tr class="separator:a0db767e607e289e0097964f5823961ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eea6a143c03d1836cb64561be088f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3eea6a143c03d1836cb64561be088f47">UDMA_RM_RES_ID_BC_HC</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:a3eea6a143c03d1836cb64561be088f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Capacity Block Copy Channels.  <a href="#a3eea6a143c03d1836cb64561be088f47">More...</a><br /></td></tr>
<tr class="separator:a3eea6a143c03d1836cb64561be088f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a931e1520f2d0c8efa58a1ee8f8f58e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a931e1520f2d0c8efa58a1ee8f8f58e54">UDMA_RM_RES_ID_BC</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="memdesc:a931e1520f2d0c8efa58a1ee8f8f58e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Capacity Block Copy Channels.  <a href="#a931e1520f2d0c8efa58a1ee8f8f58e54">More...</a><br /></td></tr>
<tr class="separator:a931e1520f2d0c8efa58a1ee8f8f58e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94d6966beb96e4dceae7d68233ec2d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a94d6966beb96e4dceae7d68233ec2d61">UDMA_RM_RES_ID_TX_UHC</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="memdesc:a94d6966beb96e4dceae7d68233ec2d61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra High Capacity TX and Block Copy Channels.  <a href="#a94d6966beb96e4dceae7d68233ec2d61">More...</a><br /></td></tr>
<tr class="separator:a94d6966beb96e4dceae7d68233ec2d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fdedfa7053f02d0b63633d634640624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8fdedfa7053f02d0b63633d634640624">UDMA_RM_RES_ID_TX_HC</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:a8fdedfa7053f02d0b63633d634640624"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Capacity TX and Block Copy Channels.  <a href="#a8fdedfa7053f02d0b63633d634640624">More...</a><br /></td></tr>
<tr class="separator:a8fdedfa7053f02d0b63633d634640624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284e0cead32aec29f1a0b6eb7e3d0c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a284e0cead32aec29f1a0b6eb7e3d0c13">UDMA_RM_RES_ID_TX</a>&#160;&#160;&#160;(5U)</td></tr>
<tr class="memdesc:a284e0cead32aec29f1a0b6eb7e3d0c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Capacity TX and Block Copy Channels.  <a href="#a284e0cead32aec29f1a0b6eb7e3d0c13">More...</a><br /></td></tr>
<tr class="separator:a284e0cead32aec29f1a0b6eb7e3d0c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bc872f030eb5920f0d8b92e4af53b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0bc872f030eb5920f0d8b92e4af53b17">UDMA_RM_RES_ID_RX_UHC</a>&#160;&#160;&#160;(6U)</td></tr>
<tr class="memdesc:a0bc872f030eb5920f0d8b92e4af53b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ultra High Capacity RX Channels.  <a href="#a0bc872f030eb5920f0d8b92e4af53b17">More...</a><br /></td></tr>
<tr class="separator:a0bc872f030eb5920f0d8b92e4af53b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd40bf8d50ea1e8832d5aa3e3c1eddb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abd40bf8d50ea1e8832d5aa3e3c1eddb3">UDMA_RM_RES_ID_RX_HC</a>&#160;&#160;&#160;(7U)</td></tr>
<tr class="memdesc:abd40bf8d50ea1e8832d5aa3e3c1eddb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">High Capacity RX Channels.  <a href="#abd40bf8d50ea1e8832d5aa3e3c1eddb3">More...</a><br /></td></tr>
<tr class="separator:abd40bf8d50ea1e8832d5aa3e3c1eddb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af691a82361ed05294167ebb20691c770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af691a82361ed05294167ebb20691c770">UDMA_RM_RES_ID_RX</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:af691a82361ed05294167ebb20691c770"><td class="mdescLeft">&#160;</td><td class="mdescRight">Normal Capacity RX Channels.  <a href="#af691a82361ed05294167ebb20691c770">More...</a><br /></td></tr>
<tr class="separator:af691a82361ed05294167ebb20691c770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a018be1389ac9bcee51a029be858c6229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a018be1389ac9bcee51a029be858c6229">UDMA_RM_RES_ID_GLOBAL_EVENT</a>&#160;&#160;&#160;(9U)</td></tr>
<tr class="memdesc:a018be1389ac9bcee51a029be858c6229"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global Event.  <a href="#a018be1389ac9bcee51a029be858c6229">More...</a><br /></td></tr>
<tr class="separator:a018be1389ac9bcee51a029be858c6229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631ceb75dee3d0d6dddb60da785e847f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a631ceb75dee3d0d6dddb60da785e847f">UDMA_RM_RES_ID_VINTR</a>&#160;&#160;&#160;(10U)</td></tr>
<tr class="memdesc:a631ceb75dee3d0d6dddb60da785e847f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Virtual Interrupts.  <a href="#a631ceb75dee3d0d6dddb60da785e847f">More...</a><br /></td></tr>
<tr class="separator:a631ceb75dee3d0d6dddb60da785e847f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae312a91d0442751c23a11fbce03bd5d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae312a91d0442751c23a11fbce03bd5d5">UDMA_RM_RES_ID_IR_INTR</a>&#160;&#160;&#160;(11U)</td></tr>
<tr class="memdesc:ae312a91d0442751c23a11fbce03bd5d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Router Interrupts.  <a href="#ae312a91d0442751c23a11fbce03bd5d5">More...</a><br /></td></tr>
<tr class="separator:ae312a91d0442751c23a11fbce03bd5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04b6236c2b448ec16c2eea2552d3eb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a04b6236c2b448ec16c2eea2552d3eb61">UDMA_RM_RES_ID_UTC</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:a04b6236c2b448ec16c2eea2552d3eb61"><td class="mdescLeft">&#160;</td><td class="mdescRight">UTC - Extended Channels (MSMC_DRU/VPAC_TC0/VPAC_TC1/DMPAC)  <a href="#a04b6236c2b448ec16c2eea2552d3eb61">More...</a><br /></td></tr>
<tr class="separator:a04b6236c2b448ec16c2eea2552d3eb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4af77e35f7866310ec9c2732c4798864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4af77e35f7866310ec9c2732c4798864">UDMA_RM_RES_ID_RX_FLOW</a>&#160;&#160;&#160;(13U)</td></tr>
<tr class="memdesc:a4af77e35f7866310ec9c2732c4798864"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free Flows.  <a href="#a4af77e35f7866310ec9c2732c4798864">More...</a><br /></td></tr>
<tr class="separator:a4af77e35f7866310ec9c2732c4798864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b351a7b0fd0de8afe65a1426beea1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0b351a7b0fd0de8afe65a1426beea1f4">UDMA_RM_RES_ID_RING</a>&#160;&#160;&#160;(14U)</td></tr>
<tr class="memdesc:a0b351a7b0fd0de8afe65a1426beea1f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Free Rings.  <a href="#a0b351a7b0fd0de8afe65a1426beea1f4">More...</a><br /></td></tr>
<tr class="separator:a0b351a7b0fd0de8afe65a1426beea1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4aa98037123571a2ec04f8b2ea05b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8e4aa98037123571a2ec04f8b2ea05b3">UDMA_RM_RES_ID_PROXY</a>&#160;&#160;&#160;(15U)</td></tr>
<tr class="memdesc:a8e4aa98037123571a2ec04f8b2ea05b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Proxy.  <a href="#a8e4aa98037123571a2ec04f8b2ea05b3">More...</a><br /></td></tr>
<tr class="separator:a8e4aa98037123571a2ec04f8b2ea05b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb0e63c0536f48e4dce3d1596aba93f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aabb0e63c0536f48e4dce3d1596aba93f">UDMA_RM_RES_ID_RING_MON</a>&#160;&#160;&#160;(16U)</td></tr>
<tr class="memdesc:aabb0e63c0536f48e4dce3d1596aba93f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ring Monitors.  <a href="#aabb0e63c0536f48e4dce3d1596aba93f">More...</a><br /></td></tr>
<tr class="separator:aabb0e63c0536f48e4dce3d1596aba93f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac29e6d541c5ece5a2b1873d30c25c4ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac29e6d541c5ece5a2b1873d30c25c4ac">UDMA_RM_NUM_BCDMA_RES</a>&#160;&#160;&#160;(12U)</td></tr>
<tr class="memdesc:ac29e6d541c5ece5a2b1873d30c25c4ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of BCDMA resources.  <a href="#ac29e6d541c5ece5a2b1873d30c25c4ac">More...</a><br /></td></tr>
<tr class="separator:ac29e6d541c5ece5a2b1873d30c25c4ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4596adb8c4fe9f924162478d1ba917f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4596adb8c4fe9f924162478d1ba917f0">UDMA_RM_NUM_UDMAP_RES</a>&#160;&#160;&#160;(17U)</td></tr>
<tr class="memdesc:a4596adb8c4fe9f924162478d1ba917f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of UDMAP resources.  <a href="#a4596adb8c4fe9f924162478d1ba917f0">More...</a><br /></td></tr>
<tr class="separator:a4596adb8c4fe9f924162478d1ba917f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5386182d627d9aaf3bbbeaa9570311a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab5386182d627d9aaf3bbbeaa9570311a">UDMA_RM_DEFAULT_BOARDCFG_NUM_RES</a>&#160;&#160;&#160;<a class="el" href="udma__soc_8h.html#abdf69f1f50f27881e9423e8dceafe0d4">UDMA_MAX</a>(<a class="el" href="udma__soc_8h.html#a4596adb8c4fe9f924162478d1ba917f0">UDMA_RM_NUM_UDMAP_RES</a>, <a class="el" href="udma__soc_8h.html#ac29e6d541c5ece5a2b1873d30c25c4ac">UDMA_RM_NUM_BCDMA_RES</a>)</td></tr>
<tr class="memdesc:ab5386182d627d9aaf3bbbeaa9570311a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of resources for which the range need to be queried from default BoardCfg.  <a href="#ab5386182d627d9aaf3bbbeaa9570311a">More...</a><br /></td></tr>
<tr class="separator:ab5386182d627d9aaf3bbbeaa9570311a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Main PSIL Channels</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_PsilChMain"></a></p>
<p>List of all Main PSIL channels and the corresponding counts </p>
</div></td></tr>
<tr class="memitem:a5c0140aba372d17b9f22d580e353b563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5c0140aba372d17b9f22d580e353b563">UDMA_PSIL_CH_MAIN_SAUL0_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:a5c0140aba372d17b9f22d580e353b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14b3c71aee7569c4df50e90acef881a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a14b3c71aee7569c4df50e90acef881a1">UDMA_PSIL_CH_MAIN_VPAC_TC0_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:a14b3c71aee7569c4df50e90acef881a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87b055206a044b11463e08f563a14fdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a87b055206a044b11463e08f563a14fdc">UDMA_PSIL_CH_MAIN_VPAC_TC1_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:a87b055206a044b11463e08f563a14fdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2468d7def35695f9759a4ad35213cd0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2468d7def35695f9759a4ad35213cd0c">UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:a2468d7def35695f9759a4ad35213cd0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0557e8e920948af7b7503cad134c2fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0557e8e920948af7b7503cad134c2fd6">UDMA_PSIL_CH_MAIN_CSI_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:a0557e8e920948af7b7503cad134c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5310c6a8742d34a412cac77983caadf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5310c6a8742d34a412cac77983caadf4">UDMA_PSIL_CH_MAIN_CPSW2_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:a5310c6a8742d34a412cac77983caadf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45760cde1f5b9506a6c09ca4e82b0cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a45760cde1f5b9506a6c09ca4e82b0cde">UDMA_PSIL_CH_MAIN_SAUL0_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:a45760cde1f5b9506a6c09ca4e82b0cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a067b7a2d70656db1c1b0019ef85918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7a067b7a2d70656db1c1b0019ef85918">UDMA_PSIL_CH_MAIN_VPAC_TC0_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:a7a067b7a2d70656db1c1b0019ef85918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a793eedc62237cb8fede9a026e980f05d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a793eedc62237cb8fede9a026e980f05d">UDMA_PSIL_CH_MAIN_VPAC_TC1_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:a793eedc62237cb8fede9a026e980f05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab608bb12c0cf9cded67dd36c5fa024a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aab608bb12c0cf9cded67dd36c5fa024a">UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:aab608bb12c0cf9cded67dd36c5fa024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04ec4d4a8bd8667da07a91d651be6d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a04ec4d4a8bd8667da07a91d651be6d56">UDMA_PSIL_CH_MAIN_CSI_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:a04ec4d4a8bd8667da07a91d651be6d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60617635d961aee1e6ec562eff05bd32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a60617635d961aee1e6ec562eff05bd32">UDMA_PSIL_CH_MAIN_CPSW2_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:a60617635d961aee1e6ec562eff05bd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a031a98db017c810a4bb8573a9bcb5423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a031a98db017c810a4bb8573a9bcb5423">UDMA_PSIL_CH_MAIN_SAUL0_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:a031a98db017c810a4bb8573a9bcb5423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d06f88fe012aa7ff0f6bb9fe8d854f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3d06f88fe012aa7ff0f6bb9fe8d854f2">UDMA_PSIL_CH_MAIN_VPAC_TC0_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:a3d06f88fe012aa7ff0f6bb9fe8d854f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43e5521775823dab183e8e1d91e2c9e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a43e5521775823dab183e8e1d91e2c9e4">UDMA_PSIL_CH_MAIN_VPAC_TC1_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:a43e5521775823dab183e8e1d91e2c9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a0778e5256ccafa9b5b9dc798e27e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a38a0778e5256ccafa9b5b9dc798e27e6">UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:a38a0778e5256ccafa9b5b9dc798e27e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa273d5d48a5a1f0b733ffd3e63b5e6f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa273d5d48a5a1f0b733ffd3e63b5e6f5">UDMA_PSIL_CH_MAIN_CSI_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:aa273d5d48a5a1f0b733ffd3e63b5e6f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aff2cdf2a83eac02a015e97c52daf4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6aff2cdf2a83eac02a015e97c52daf4b">UDMA_PSIL_CH_MAIN_CPSW2_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:a6aff2cdf2a83eac02a015e97c52daf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d626b4aeaba4e96801efea8ee2d0d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af9d626b4aeaba4e96801efea8ee2d0d6">UDMA_PSIL_CH_MAIN_SAUL0_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:af9d626b4aeaba4e96801efea8ee2d0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab58b5d5b93b14f2e49af5f667b08c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aab58b5d5b93b14f2e49af5f667b08c2e">UDMA_PSIL_CH_MAIN_VPAC_TC0_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:aab58b5d5b93b14f2e49af5f667b08c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a676edf858630b04373f0437d01f6fbbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a676edf858630b04373f0437d01f6fbbf">UDMA_PSIL_CH_MAIN_VPAC_TC1_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:a676edf858630b04373f0437d01f6fbbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad86a192fec19a25736ff1e7390cbbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adad86a192fec19a25736ff1e7390cbbd">UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:adad86a192fec19a25736ff1e7390cbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af526251788f28a2d61d275cb25617e97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af526251788f28a2d61d275cb25617e97">UDMA_PSIL_CH_MAIN_CSI_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:af526251788f28a2d61d275cb25617e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e57516cce08f7fb74c7310d5698d27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a38e57516cce08f7fb74c7310d5698d27">UDMA_PSIL_CH_MAIN_CPSW2_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:a38e57516cce08f7fb74c7310d5698d27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mcu PSIL Channels</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_PsilChMcu"></a></p>
<p>List of all Mcu PSIL channels and the corresponding counts </p>
</div></td></tr>
<tr class="memitem:ac4ca30b86ea823a4bd249bd4219a7f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac4ca30b86ea823a4bd249bd4219a7f52">UDMA_PSIL_CH_MCU_CPSW0_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:ac4ca30b86ea823a4bd249bd4219a7f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c404f2007702233951287c704c1437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad5c404f2007702233951287c704c1437">UDMA_PSIL_CH_MCU_SAUL0_TX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_OFFSET)</td></tr>
<tr class="separator:ad5c404f2007702233951287c704c1437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c5cb212d1cfa88354bf301339f4641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a10c5cb212d1cfa88354bf301339f4641">UDMA_PSIL_CH_MCU_CPSW0_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:a10c5cb212d1cfa88354bf301339f4641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76bb099d77f6438dc8f12141d5bf499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af76bb099d77f6438dc8f12141d5bf499">UDMA_PSIL_CH_MCU_SAUL0_RX</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_OFFSET)</td></tr>
<tr class="separator:af76bb099d77f6438dc8f12141d5bf499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4300cad443563d2a0f841581792a1e54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4300cad443563d2a0f841581792a1e54">UDMA_PSIL_CH_MCU_CPSW0_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:a4300cad443563d2a0f841581792a1e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb28a72921b808df6bdaee5a4bde5fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aeb28a72921b808df6bdaee5a4bde5fd8">UDMA_PSIL_CH_MCU_SAUL0_TX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_CNT)</td></tr>
<tr class="separator:aeb28a72921b808df6bdaee5a4bde5fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80dadc6f67a9d03aa87df58806985d63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a80dadc6f67a9d03aa87df58806985d63">UDMA_PSIL_CH_MCU_CPSW0_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:a80dadc6f67a9d03aa87df58806985d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3bb432d991c7dcebe6f8a6fcafa7a907"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3bb432d991c7dcebe6f8a6fcafa7a907">UDMA_PSIL_CH_MCU_SAUL0_RX_CNT</a>&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_CNT)</td></tr>
<tr class="separator:a3bb432d991c7dcebe6f8a6fcafa7a907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Main TX PDMA Channels</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_PdmaChMainTx"></a></p>
<p>List of all Main PDMA TX channels </p>
</div></td></tr>
<tr class="memitem:ac6e7f485b681077d69a777640991c010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac6e7f485b681077d69a777640991c010">UDMA_PDMA_CH_MAIN_MCASP0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP0_CH0_TX)</td></tr>
<tr class="separator:ac6e7f485b681077d69a777640991c010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41544080e4d25b2da070095afc096c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a41544080e4d25b2da070095afc096c50">UDMA_PDMA_CH_MAIN_MCASP1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP1_CH0_TX)</td></tr>
<tr class="separator:a41544080e4d25b2da070095afc096c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d054f49a0b6d0f7ba0c1f8fefc26c21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6d054f49a0b6d0f7ba0c1f8fefc26c21">UDMA_PDMA_CH_MAIN_MCASP2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP2_CH0_TX)</td></tr>
<tr class="separator:a6d054f49a0b6d0f7ba0c1f8fefc26c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0f9f700480d79747b3342f888797ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2e0f9f700480d79747b3342f888797ee">UDMA_PDMA_CH_MAIN_MCASP3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP3_CH0_TX)</td></tr>
<tr class="separator:a2e0f9f700480d79747b3342f888797ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69f4a90d8a6fb294d83975d976123cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a69f4a90d8a6fb294d83975d976123cbe">UDMA_PDMA_CH_MAIN_MCASP4_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP4_CH0_TX)</td></tr>
<tr class="separator:a69f4a90d8a6fb294d83975d976123cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399dee489922f3223e272d2f5f654dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a399dee489922f3223e272d2f5f654dd7">UDMA_PDMA_CH_MAIN_UART0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART0_CH0_TX)</td></tr>
<tr class="separator:a399dee489922f3223e272d2f5f654dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6222db27361d2224222ae28a1d15375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa6222db27361d2224222ae28a1d15375">UDMA_PDMA_CH_MAIN_UART1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART1_CH0_TX)</td></tr>
<tr class="separator:aa6222db27361d2224222ae28a1d15375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefcaf05336788b3e24489da56ed778f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aefcaf05336788b3e24489da56ed778f7">UDMA_PDMA_CH_MAIN_UART2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART2_CH0_TX)</td></tr>
<tr class="separator:aefcaf05336788b3e24489da56ed778f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31eaca2602c774b66d4a3403c9ff4627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a31eaca2602c774b66d4a3403c9ff4627">UDMA_PDMA_CH_MAIN_UART3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART3_CH0_TX)</td></tr>
<tr class="separator:a31eaca2602c774b66d4a3403c9ff4627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03eabdbb434d58e654e1acb25aa799a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a03eabdbb434d58e654e1acb25aa799a2">UDMA_PDMA_CH_MAIN_UART4_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART4_CH0_TX)</td></tr>
<tr class="separator:a03eabdbb434d58e654e1acb25aa799a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea595e58fa8a5ba30238267cb7c96fbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aea595e58fa8a5ba30238267cb7c96fbc">UDMA_PDMA_CH_MAIN_UART5_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART5_CH0_TX)</td></tr>
<tr class="separator:aea595e58fa8a5ba30238267cb7c96fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466c5852b43b2328795e5040fc29bc86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a466c5852b43b2328795e5040fc29bc86">UDMA_PDMA_CH_MAIN_UART6_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART6_CH0_TX)</td></tr>
<tr class="separator:a466c5852b43b2328795e5040fc29bc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad727ab466a1a490afc61ddc49bc3b53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad727ab466a1a490afc61ddc49bc3b53e">UDMA_PDMA_CH_MAIN_UART7_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART7_CH0_TX)</td></tr>
<tr class="separator:ad727ab466a1a490afc61ddc49bc3b53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a044e64caf9289daa5f7d1046923650d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a044e64caf9289daa5f7d1046923650d6">UDMA_PDMA_CH_MAIN_UART8_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART8_CH0_TX)</td></tr>
<tr class="separator:a044e64caf9289daa5f7d1046923650d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11984ab8e7d98ba9ef1c58db98f73ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a11984ab8e7d98ba9ef1c58db98f73ecc">UDMA_PDMA_CH_MAIN_UART9_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART9_CH0_TX)</td></tr>
<tr class="separator:a11984ab8e7d98ba9ef1c58db98f73ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4121e5166b6326fa85acc338b6f7b591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4121e5166b6326fa85acc338b6f7b591">UDMA_PDMA_CH_MAIN_MCSPI0_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH0_TX)</td></tr>
<tr class="separator:a4121e5166b6326fa85acc338b6f7b591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad28a8447cb4b338420b68a34b30c106f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad28a8447cb4b338420b68a34b30c106f">UDMA_PDMA_CH_MAIN_MCSPI0_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH1_TX)</td></tr>
<tr class="separator:ad28a8447cb4b338420b68a34b30c106f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead588a4cfdfb12774cce2fdf2fc2f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aead588a4cfdfb12774cce2fdf2fc2f5f">UDMA_PDMA_CH_MAIN_MCSPI0_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH2_TX)</td></tr>
<tr class="separator:aead588a4cfdfb12774cce2fdf2fc2f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4969173c884785b8c7813b6aa3ab29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adf4969173c884785b8c7813b6aa3ab29">UDMA_PDMA_CH_MAIN_MCSPI0_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH3_TX)</td></tr>
<tr class="separator:adf4969173c884785b8c7813b6aa3ab29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ef21b7b597365e42641fffd45cd42e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2ef21b7b597365e42641fffd45cd42e8">UDMA_PDMA_CH_MAIN_MCSPI1_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH0_TX)</td></tr>
<tr class="separator:a2ef21b7b597365e42641fffd45cd42e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d373f7c9122fc4de5f12b510ba50344"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2d373f7c9122fc4de5f12b510ba50344">UDMA_PDMA_CH_MAIN_MCSPI1_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH1_TX)</td></tr>
<tr class="separator:a2d373f7c9122fc4de5f12b510ba50344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c60ad679afa25448316a4f94013bfe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5c60ad679afa25448316a4f94013bfe9">UDMA_PDMA_CH_MAIN_MCSPI1_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH2_TX)</td></tr>
<tr class="separator:a5c60ad679afa25448316a4f94013bfe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fa3123f22fd6d305e4efbfe9f09cd56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3fa3123f22fd6d305e4efbfe9f09cd56">UDMA_PDMA_CH_MAIN_MCSPI1_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH3_TX)</td></tr>
<tr class="separator:a3fa3123f22fd6d305e4efbfe9f09cd56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87547598ebc2234bacf853b852aacd65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a87547598ebc2234bacf853b852aacd65">UDMA_PDMA_CH_MAIN_MCSPI2_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH0_TX)</td></tr>
<tr class="separator:a87547598ebc2234bacf853b852aacd65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfae98e6dcab2240da39a0abd6f7f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9dfae98e6dcab2240da39a0abd6f7f2a">UDMA_PDMA_CH_MAIN_MCSPI2_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH1_TX)</td></tr>
<tr class="separator:a9dfae98e6dcab2240da39a0abd6f7f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31c68d32002a11b68a99187a03b2531d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a31c68d32002a11b68a99187a03b2531d">UDMA_PDMA_CH_MAIN_MCSPI2_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH2_TX)</td></tr>
<tr class="separator:a31c68d32002a11b68a99187a03b2531d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9c4407916a2a4ddd2da403f2045323b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab9c4407916a2a4ddd2da403f2045323b">UDMA_PDMA_CH_MAIN_MCSPI2_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH3_TX)</td></tr>
<tr class="separator:ab9c4407916a2a4ddd2da403f2045323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacba409bac9d579283f1b1bcb324e609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aacba409bac9d579283f1b1bcb324e609">UDMA_PDMA_CH_MAIN_MCSPI3_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH0_TX)</td></tr>
<tr class="separator:aacba409bac9d579283f1b1bcb324e609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e67c9a4f1b0371bcebb03380250d11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2e67c9a4f1b0371bcebb03380250d11e">UDMA_PDMA_CH_MAIN_MCSPI3_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH1_TX)</td></tr>
<tr class="separator:a2e67c9a4f1b0371bcebb03380250d11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3285d9f891c02397150d9b5ac17c6562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3285d9f891c02397150d9b5ac17c6562">UDMA_PDMA_CH_MAIN_MCSPI3_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH2_TX)</td></tr>
<tr class="separator:a3285d9f891c02397150d9b5ac17c6562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65e37c871bde3cec2f285e0a3c4eb2d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a65e37c871bde3cec2f285e0a3c4eb2d9">UDMA_PDMA_CH_MAIN_MCSPI3_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH3_TX)</td></tr>
<tr class="separator:a65e37c871bde3cec2f285e0a3c4eb2d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ab6baa927beb9ef5f8b500ba98305b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae1ab6baa927beb9ef5f8b500ba98305b">UDMA_PDMA_CH_MAIN_MCSPI4_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH0_TX)</td></tr>
<tr class="separator:ae1ab6baa927beb9ef5f8b500ba98305b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e845d14cbebc5973838e6a00cd11f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4e845d14cbebc5973838e6a00cd11f08">UDMA_PDMA_CH_MAIN_MCSPI4_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH1_TX)</td></tr>
<tr class="separator:a4e845d14cbebc5973838e6a00cd11f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeba84f2dc8482e17f3ae42519a450ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aeba84f2dc8482e17f3ae42519a450ff3">UDMA_PDMA_CH_MAIN_MCSPI4_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH2_TX)</td></tr>
<tr class="separator:aeba84f2dc8482e17f3ae42519a450ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add479e2de1b5dec1b7acb0bc45de02c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#add479e2de1b5dec1b7acb0bc45de02c1">UDMA_PDMA_CH_MAIN_MCSPI4_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH3_TX)</td></tr>
<tr class="separator:add479e2de1b5dec1b7acb0bc45de02c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a98882dc84942b07b1a8542242c197a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5a98882dc84942b07b1a8542242c197a">UDMA_PDMA_CH_MAIN_MCSPI5_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH0_TX)</td></tr>
<tr class="separator:a5a98882dc84942b07b1a8542242c197a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1345062f3e60618ad5247bb2c1d58201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1345062f3e60618ad5247bb2c1d58201">UDMA_PDMA_CH_MAIN_MCSPI5_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH1_TX)</td></tr>
<tr class="separator:a1345062f3e60618ad5247bb2c1d58201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96afd6743acf1baa697d0eac46246136"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a96afd6743acf1baa697d0eac46246136">UDMA_PDMA_CH_MAIN_MCSPI5_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH2_TX)</td></tr>
<tr class="separator:a96afd6743acf1baa697d0eac46246136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62ebc5194c962693dfc95bc5e616a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab62ebc5194c962693dfc95bc5e616a8a">UDMA_PDMA_CH_MAIN_MCSPI5_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH3_TX)</td></tr>
<tr class="separator:ab62ebc5194c962693dfc95bc5e616a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53752fe2ec048847dd36fda03f472282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a53752fe2ec048847dd36fda03f472282">UDMA_PDMA_CH_MAIN_MCSPI6_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH0_TX)</td></tr>
<tr class="separator:a53752fe2ec048847dd36fda03f472282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77e1d894e4abf3d4e50dd5919e6adf47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a77e1d894e4abf3d4e50dd5919e6adf47">UDMA_PDMA_CH_MAIN_MCSPI6_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH1_TX)</td></tr>
<tr class="separator:a77e1d894e4abf3d4e50dd5919e6adf47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8409d294c6d751fa4e1445cceb8ba34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8409d294c6d751fa4e1445cceb8ba34b">UDMA_PDMA_CH_MAIN_MCSPI6_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH2_TX)</td></tr>
<tr class="separator:a8409d294c6d751fa4e1445cceb8ba34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49c63d808dcd7737589db16423e8b694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a49c63d808dcd7737589db16423e8b694">UDMA_PDMA_CH_MAIN_MCSPI6_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH3_TX)</td></tr>
<tr class="separator:a49c63d808dcd7737589db16423e8b694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e2b2ca2ebb51b05060ed91d6aab155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a71e2b2ca2ebb51b05060ed91d6aab155">UDMA_PDMA_CH_MAIN_MCSPI7_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH0_TX)</td></tr>
<tr class="separator:a71e2b2ca2ebb51b05060ed91d6aab155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf462093fb6162851f0c5f950faf2c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adf462093fb6162851f0c5f950faf2c92">UDMA_PDMA_CH_MAIN_MCSPI7_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH1_TX)</td></tr>
<tr class="separator:adf462093fb6162851f0c5f950faf2c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483f4e192fc48ccc4e161910586475f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a483f4e192fc48ccc4e161910586475f9">UDMA_PDMA_CH_MAIN_MCSPI7_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH2_TX)</td></tr>
<tr class="separator:a483f4e192fc48ccc4e161910586475f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3957d65a8c82f011e82ffffec51e4285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3957d65a8c82f011e82ffffec51e4285">UDMA_PDMA_CH_MAIN_MCSPI7_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH3_TX)</td></tr>
<tr class="separator:a3957d65a8c82f011e82ffffec51e4285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88aba3ce54fcbcef4efffc23d38944b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a88aba3ce54fcbcef4efffc23d38944b3">UDMA_PDMA_CH_MAIN_MCAN0_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH0_TX)</td></tr>
<tr class="separator:a88aba3ce54fcbcef4efffc23d38944b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeff7c43da3dc81313134901c5975dbfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aeff7c43da3dc81313134901c5975dbfd">UDMA_PDMA_CH_MAIN_MCAN0_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH1_TX)</td></tr>
<tr class="separator:aeff7c43da3dc81313134901c5975dbfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae903287467073414cba268ef31c99738"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae903287467073414cba268ef31c99738">UDMA_PDMA_CH_MAIN_MCAN0_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH2_TX)</td></tr>
<tr class="separator:ae903287467073414cba268ef31c99738"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8653d90f23efc926a097129049fdd8b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8653d90f23efc926a097129049fdd8b8">UDMA_PDMA_CH_MAIN_MCAN1_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH0_TX)</td></tr>
<tr class="separator:a8653d90f23efc926a097129049fdd8b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65539e688c089764370caff5d792aa5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a65539e688c089764370caff5d792aa5d">UDMA_PDMA_CH_MAIN_MCAN1_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH1_TX)</td></tr>
<tr class="separator:a65539e688c089764370caff5d792aa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09f7c021bd9083483429a0d10fa240fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a09f7c021bd9083483429a0d10fa240fa">UDMA_PDMA_CH_MAIN_MCAN1_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH2_TX)</td></tr>
<tr class="separator:a09f7c021bd9083483429a0d10fa240fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f5acf48f7715ac218f3ae9fcb9bc784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1f5acf48f7715ac218f3ae9fcb9bc784">UDMA_PDMA_CH_MAIN_MCAN2_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH0_TX)</td></tr>
<tr class="separator:a1f5acf48f7715ac218f3ae9fcb9bc784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1394eb042e66a5befb71996fa9b2b60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab1394eb042e66a5befb71996fa9b2b60">UDMA_PDMA_CH_MAIN_MCAN2_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH1_TX)</td></tr>
<tr class="separator:ab1394eb042e66a5befb71996fa9b2b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20724a4ef1e6c5d4196cda3f9e9bc3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a20724a4ef1e6c5d4196cda3f9e9bc3b3">UDMA_PDMA_CH_MAIN_MCAN2_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH2_TX)</td></tr>
<tr class="separator:a20724a4ef1e6c5d4196cda3f9e9bc3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f2f5d8c800e0d132236aaa2cf7a19b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1f2f5d8c800e0d132236aaa2cf7a19b3">UDMA_PDMA_CH_MAIN_MCAN3_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH0_TX)</td></tr>
<tr class="separator:a1f2f5d8c800e0d132236aaa2cf7a19b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a134eec707e68b0218f37d89ddaef7355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a134eec707e68b0218f37d89ddaef7355">UDMA_PDMA_CH_MAIN_MCAN3_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH1_TX)</td></tr>
<tr class="separator:a134eec707e68b0218f37d89ddaef7355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afebbbf7939a629273a6a8c3de44855a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afebbbf7939a629273a6a8c3de44855a9">UDMA_PDMA_CH_MAIN_MCAN3_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH2_TX)</td></tr>
<tr class="separator:afebbbf7939a629273a6a8c3de44855a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a0d3ab59a34d1b12d200cf3904e950a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5a0d3ab59a34d1b12d200cf3904e950a">UDMA_PDMA_CH_MAIN_MCAN4_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH0_TX)</td></tr>
<tr class="separator:a5a0d3ab59a34d1b12d200cf3904e950a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab340f0d62861fa3eadaec886c8b6eb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab340f0d62861fa3eadaec886c8b6eb61">UDMA_PDMA_CH_MAIN_MCAN4_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH1_TX)</td></tr>
<tr class="separator:ab340f0d62861fa3eadaec886c8b6eb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d4b9cc707f6408acc1372e64e7e9cbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7d4b9cc707f6408acc1372e64e7e9cbb">UDMA_PDMA_CH_MAIN_MCAN4_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH2_TX)</td></tr>
<tr class="separator:a7d4b9cc707f6408acc1372e64e7e9cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa97a67fdaf8ae0212f85145b515e5a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa97a67fdaf8ae0212f85145b515e5a81">UDMA_PDMA_CH_MAIN_MCAN5_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH0_TX)</td></tr>
<tr class="separator:aa97a67fdaf8ae0212f85145b515e5a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81af2fdeb9963f02788f696112d73aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a81af2fdeb9963f02788f696112d73aa8">UDMA_PDMA_CH_MAIN_MCAN5_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH1_TX)</td></tr>
<tr class="separator:a81af2fdeb9963f02788f696112d73aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab754591e3025e6e45c4246687a08bd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab754591e3025e6e45c4246687a08bd3e">UDMA_PDMA_CH_MAIN_MCAN5_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH2_TX)</td></tr>
<tr class="separator:ab754591e3025e6e45c4246687a08bd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8eb2c7f9bc75e2791aab361d109f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3c8eb2c7f9bc75e2791aab361d109f4d">UDMA_PDMA_CH_MAIN_MCAN6_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH0_TX)</td></tr>
<tr class="separator:a3c8eb2c7f9bc75e2791aab361d109f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e937933a40756f94a4472f0c4386b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0e937933a40756f94a4472f0c4386b56">UDMA_PDMA_CH_MAIN_MCAN6_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH1_TX)</td></tr>
<tr class="separator:a0e937933a40756f94a4472f0c4386b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01ff04ed7c7b85b96bf8c0a7a5def30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad01ff04ed7c7b85b96bf8c0a7a5def30">UDMA_PDMA_CH_MAIN_MCAN6_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH2_TX)</td></tr>
<tr class="separator:ad01ff04ed7c7b85b96bf8c0a7a5def30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a843df941b4c8533239ab038c179697d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a843df941b4c8533239ab038c179697d2">UDMA_PDMA_CH_MAIN_MCAN7_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH0_TX)</td></tr>
<tr class="separator:a843df941b4c8533239ab038c179697d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9715cdd98f747d3d455ea73b62d4d81c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9715cdd98f747d3d455ea73b62d4d81c">UDMA_PDMA_CH_MAIN_MCAN7_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH1_TX)</td></tr>
<tr class="separator:a9715cdd98f747d3d455ea73b62d4d81c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff083e0afd84c6af043cd3dd16d3981"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aaff083e0afd84c6af043cd3dd16d3981">UDMA_PDMA_CH_MAIN_MCAN7_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH2_TX)</td></tr>
<tr class="separator:aaff083e0afd84c6af043cd3dd16d3981"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a08400c20e1b30e382210858f64472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a35a08400c20e1b30e382210858f64472">UDMA_PDMA_CH_MAIN_MCAN8_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH0_TX)</td></tr>
<tr class="separator:a35a08400c20e1b30e382210858f64472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc4986d58e5a48f197db32f7e3495d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1cc4986d58e5a48f197db32f7e3495d6">UDMA_PDMA_CH_MAIN_MCAN8_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH1_TX)</td></tr>
<tr class="separator:a1cc4986d58e5a48f197db32f7e3495d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19bbd10efa0d56879e8eef9216c90ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a19bbd10efa0d56879e8eef9216c90ac8">UDMA_PDMA_CH_MAIN_MCAN8_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH2_TX)</td></tr>
<tr class="separator:a19bbd10efa0d56879e8eef9216c90ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58427f33f33a9852607bac9fd3709866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a58427f33f33a9852607bac9fd3709866">UDMA_PDMA_CH_MAIN_MCAN9_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH0_TX)</td></tr>
<tr class="separator:a58427f33f33a9852607bac9fd3709866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accde0a53f95f7d433e7839470ef81bbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#accde0a53f95f7d433e7839470ef81bbf">UDMA_PDMA_CH_MAIN_MCAN9_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH1_TX)</td></tr>
<tr class="separator:accde0a53f95f7d433e7839470ef81bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aaab24f5a9b8fa07ca5e5004fde267d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6aaab24f5a9b8fa07ca5e5004fde267d">UDMA_PDMA_CH_MAIN_MCAN9_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH2_TX)</td></tr>
<tr class="separator:a6aaab24f5a9b8fa07ca5e5004fde267d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3635bc8ba7396ae146e6d43c4b398221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3635bc8ba7396ae146e6d43c4b398221">UDMA_PDMA_CH_MAIN_MCAN10_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH0_TX)</td></tr>
<tr class="separator:a3635bc8ba7396ae146e6d43c4b398221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a5bf572b7a040d556efc2ab07f269e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a01a5bf572b7a040d556efc2ab07f269e">UDMA_PDMA_CH_MAIN_MCAN10_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH1_TX)</td></tr>
<tr class="separator:a01a5bf572b7a040d556efc2ab07f269e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21dfd7bbe0d08d4a7ea58befbd9fa15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa21dfd7bbe0d08d4a7ea58befbd9fa15">UDMA_PDMA_CH_MAIN_MCAN10_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH2_TX)</td></tr>
<tr class="separator:aa21dfd7bbe0d08d4a7ea58befbd9fa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc280f73c92fc731fa0674b422ce9716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afc280f73c92fc731fa0674b422ce9716">UDMA_PDMA_CH_MAIN_MCAN11_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH0_TX)</td></tr>
<tr class="separator:afc280f73c92fc731fa0674b422ce9716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb5a41e69b3c7fd42f4809c5e9c5d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1eb5a41e69b3c7fd42f4809c5e9c5d87">UDMA_PDMA_CH_MAIN_MCAN11_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH1_TX)</td></tr>
<tr class="separator:a1eb5a41e69b3c7fd42f4809c5e9c5d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb4654d0ee6d2b2f9abdfe2b1f478c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afb4654d0ee6d2b2f9abdfe2b1f478c7e">UDMA_PDMA_CH_MAIN_MCAN11_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH2_TX)</td></tr>
<tr class="separator:afb4654d0ee6d2b2f9abdfe2b1f478c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33ed76ddcfc7ea7aa7545209457b5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af33ed76ddcfc7ea7aa7545209457b5ea">UDMA_PDMA_CH_MAIN_MCAN12_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH0_TX)</td></tr>
<tr class="separator:af33ed76ddcfc7ea7aa7545209457b5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648cd42c68f8ccac1de18869ba591f63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a648cd42c68f8ccac1de18869ba591f63">UDMA_PDMA_CH_MAIN_MCAN12_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH1_TX)</td></tr>
<tr class="separator:a648cd42c68f8ccac1de18869ba591f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2e6cc837060aaec5ccc6811d2e1ba8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8e2e6cc837060aaec5ccc6811d2e1ba8">UDMA_PDMA_CH_MAIN_MCAN12_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH2_TX)</td></tr>
<tr class="separator:a8e2e6cc837060aaec5ccc6811d2e1ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca0e00479524686df14a7689a4651c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afca0e00479524686df14a7689a4651c8">UDMA_PDMA_CH_MAIN_MCAN13_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH0_TX)</td></tr>
<tr class="separator:afca0e00479524686df14a7689a4651c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23044c200639f7be4b2803fd8356750d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a23044c200639f7be4b2803fd8356750d">UDMA_PDMA_CH_MAIN_MCAN13_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH1_TX)</td></tr>
<tr class="separator:a23044c200639f7be4b2803fd8356750d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa786f27a6be67124f5c370cb3f7b8cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa786f27a6be67124f5c370cb3f7b8cd7">UDMA_PDMA_CH_MAIN_MCAN13_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH2_TX)</td></tr>
<tr class="separator:aa786f27a6be67124f5c370cb3f7b8cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8a7bf8962a9e53c865c65cc910a6afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae8a7bf8962a9e53c865c65cc910a6afe">UDMA_PDMA_CH_MAIN_MCAN14_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH0_TX)</td></tr>
<tr class="separator:ae8a7bf8962a9e53c865c65cc910a6afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a233467864567a102c043b4bc11786a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a233467864567a102c043b4bc11786a0d">UDMA_PDMA_CH_MAIN_MCAN14_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH1_TX)</td></tr>
<tr class="separator:a233467864567a102c043b4bc11786a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6157a4b1483b62746b6609a7beaa46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac6157a4b1483b62746b6609a7beaa46f">UDMA_PDMA_CH_MAIN_MCAN14_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH2_TX)</td></tr>
<tr class="separator:ac6157a4b1483b62746b6609a7beaa46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b64bb4ab8bd52d10fb83a3ee4b2d121"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0b64bb4ab8bd52d10fb83a3ee4b2d121">UDMA_PDMA_CH_MAIN_MCAN15_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH0_TX)</td></tr>
<tr class="separator:a0b64bb4ab8bd52d10fb83a3ee4b2d121"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1368529ea9d68cab8e48b4ea27a6148e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1368529ea9d68cab8e48b4ea27a6148e">UDMA_PDMA_CH_MAIN_MCAN15_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH1_TX)</td></tr>
<tr class="separator:a1368529ea9d68cab8e48b4ea27a6148e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7daed7a86264d37b672937603ed4a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7daed7a86264d37b672937603ed4a09a">UDMA_PDMA_CH_MAIN_MCAN15_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH2_TX)</td></tr>
<tr class="separator:a7daed7a86264d37b672937603ed4a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781f206116ee0e146a17d9ea9dcfb509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a781f206116ee0e146a17d9ea9dcfb509">UDMA_PDMA_CH_MAIN_MCAN16_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH0_TX)</td></tr>
<tr class="separator:a781f206116ee0e146a17d9ea9dcfb509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04fffe8a462a2b5acfef05793cd21f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a04fffe8a462a2b5acfef05793cd21f85">UDMA_PDMA_CH_MAIN_MCAN16_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH1_TX)</td></tr>
<tr class="separator:a04fffe8a462a2b5acfef05793cd21f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad611fb49e11da90fbda338748bdb302a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad611fb49e11da90fbda338748bdb302a">UDMA_PDMA_CH_MAIN_MCAN16_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH2_TX)</td></tr>
<tr class="separator:ad611fb49e11da90fbda338748bdb302a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9fc77078a49a94ce8a9918dae8d3ccd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af9fc77078a49a94ce8a9918dae8d3ccd">UDMA_PDMA_CH_MAIN_MCAN17_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH0_TX)</td></tr>
<tr class="separator:af9fc77078a49a94ce8a9918dae8d3ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf25b574bf33ace285cc5aac4ec4f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abaf25b574bf33ace285cc5aac4ec4f48">UDMA_PDMA_CH_MAIN_MCAN17_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH1_TX)</td></tr>
<tr class="separator:abaf25b574bf33ace285cc5aac4ec4f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd331aa092295ad69142761da0a58a1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afd331aa092295ad69142761da0a58a1f">UDMA_PDMA_CH_MAIN_MCAN17_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH2_TX)</td></tr>
<tr class="separator:afd331aa092295ad69142761da0a58a1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">MCU TX PDMA Channels</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_PdmaChMcuTx"></a></p>
<p>List of all MCU PDMA TX channels </p>
</div></td></tr>
<tr class="memitem:ab4acf348dd6dd983acc0c90ebb3e0687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab4acf348dd6dd983acc0c90ebb3e0687">UDMA_PDMA_CH_MCU_MCSPI0_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH0_TX)</td></tr>
<tr class="separator:ab4acf348dd6dd983acc0c90ebb3e0687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b9eae118f47a2a88df8114a442c097b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4b9eae118f47a2a88df8114a442c097b">UDMA_PDMA_CH_MCU_MCSPI0_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH1_TX)</td></tr>
<tr class="separator:a4b9eae118f47a2a88df8114a442c097b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe8fd43781de2282ffaa1d2b283c13d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afe8fd43781de2282ffaa1d2b283c13d3">UDMA_PDMA_CH_MCU_MCSPI0_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH2_TX)</td></tr>
<tr class="separator:afe8fd43781de2282ffaa1d2b283c13d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78ef898d6b4ee4f344deb02432cc88b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa78ef898d6b4ee4f344deb02432cc88b">UDMA_PDMA_CH_MCU_MCSPI0_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH3_TX)</td></tr>
<tr class="separator:aa78ef898d6b4ee4f344deb02432cc88b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab195663fa1c28ae03fdb7110c147084d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab195663fa1c28ae03fdb7110c147084d">UDMA_PDMA_CH_MCU_MCSPI1_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH0_TX)</td></tr>
<tr class="separator:ab195663fa1c28ae03fdb7110c147084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7744bae783970215fc88624144ab2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad7744bae783970215fc88624144ab2bb">UDMA_PDMA_CH_MCU_MCSPI1_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH1_TX)</td></tr>
<tr class="separator:ad7744bae783970215fc88624144ab2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e4f1c40b90bb97b1fd11f79655569fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0e4f1c40b90bb97b1fd11f79655569fd">UDMA_PDMA_CH_MCU_MCSPI1_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH2_TX)</td></tr>
<tr class="separator:a0e4f1c40b90bb97b1fd11f79655569fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297b851baa91a363fcfab8285310b6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a297b851baa91a363fcfab8285310b6f0">UDMA_PDMA_CH_MCU_MCSPI1_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH3_TX)</td></tr>
<tr class="separator:a297b851baa91a363fcfab8285310b6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dbd91218d0027c8304ca8caf9591992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0dbd91218d0027c8304ca8caf9591992">UDMA_PDMA_CH_MCU_MCSPI2_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH0_TX)</td></tr>
<tr class="separator:a0dbd91218d0027c8304ca8caf9591992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bad89bbc7ed29451bc97b5c969a06bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5bad89bbc7ed29451bc97b5c969a06bd">UDMA_PDMA_CH_MCU_MCSPI2_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH1_TX)</td></tr>
<tr class="separator:a5bad89bbc7ed29451bc97b5c969a06bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb8704691b45c9359570fb132efd26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abeb8704691b45c9359570fb132efd26e">UDMA_PDMA_CH_MCU_MCSPI2_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH2_TX)</td></tr>
<tr class="separator:abeb8704691b45c9359570fb132efd26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005cf03adab2c77976421f14434dfc91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a005cf03adab2c77976421f14434dfc91">UDMA_PDMA_CH_MCU_MCSPI2_CH3_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH3_TX)</td></tr>
<tr class="separator:a005cf03adab2c77976421f14434dfc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57a251a023ed2139e86c5850ce177b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae57a251a023ed2139e86c5850ce177b1">UDMA_PDMA_CH_MCU_MCAN0_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH0_TX)</td></tr>
<tr class="separator:ae57a251a023ed2139e86c5850ce177b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff4b445fe38f20588e304213d26ea998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aff4b445fe38f20588e304213d26ea998">UDMA_PDMA_CH_MCU_MCAN0_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH1_TX)</td></tr>
<tr class="separator:aff4b445fe38f20588e304213d26ea998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde9650fcdc16907ec327ec5ae6fc9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afde9650fcdc16907ec327ec5ae6fc9e7">UDMA_PDMA_CH_MCU_MCAN0_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH2_TX)</td></tr>
<tr class="separator:afde9650fcdc16907ec327ec5ae6fc9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af0351615a11814988867520dfb6182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7af0351615a11814988867520dfb6182">UDMA_PDMA_CH_MCU_MCAN1_CH0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH0_TX)</td></tr>
<tr class="separator:a7af0351615a11814988867520dfb6182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b123c6d762ecb106fc8ba75f35c85f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1b123c6d762ecb106fc8ba75f35c85f0">UDMA_PDMA_CH_MCU_MCAN1_CH1_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH1_TX)</td></tr>
<tr class="separator:a1b123c6d762ecb106fc8ba75f35c85f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c99da8f9524fce27141d55138c06a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3c99da8f9524fce27141d55138c06a28">UDMA_PDMA_CH_MCU_MCAN1_CH2_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH2_TX)</td></tr>
<tr class="separator:a3c99da8f9524fce27141d55138c06a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b76c91d460b3f7a0bd367720e9d217b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0b76c91d460b3f7a0bd367720e9d217b">UDMA_PDMA_CH_MCU_UART0_TX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_UART0_CH0_TX)</td></tr>
<tr class="separator:a0b76c91d460b3f7a0bd367720e9d217b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Main RX PDMA Channels</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_PdmaChMainRx"></a></p>
<p>List of all Main PDMA RX channels </p>
</div></td></tr>
<tr class="memitem:a3be2d4c0286efe2201c8aee74bd357cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3be2d4c0286efe2201c8aee74bd357cb">UDMA_PDMA_CH_MAIN_MCASP0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP0_CH0_RX)</td></tr>
<tr class="separator:a3be2d4c0286efe2201c8aee74bd357cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af740985fae7a0b32de3324aca5c96c40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af740985fae7a0b32de3324aca5c96c40">UDMA_PDMA_CH_MAIN_MCASP1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP1_CH0_RX)</td></tr>
<tr class="separator:af740985fae7a0b32de3324aca5c96c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fec823ea706f255fc9bda7f0ddcb6cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8fec823ea706f255fc9bda7f0ddcb6cc">UDMA_PDMA_CH_MAIN_MCASP2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP2_CH0_RX)</td></tr>
<tr class="separator:a8fec823ea706f255fc9bda7f0ddcb6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888fc109afdd4096c8ce86e12a0ff37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a888fc109afdd4096c8ce86e12a0ff37b">UDMA_PDMA_CH_MAIN_MCASP3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP3_CH0_RX)</td></tr>
<tr class="separator:a888fc109afdd4096c8ce86e12a0ff37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e4a44170907253f3aca2f6be3149f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a18e4a44170907253f3aca2f6be3149f2">UDMA_PDMA_CH_MAIN_MCASP4_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP4_CH0_RX)</td></tr>
<tr class="separator:a18e4a44170907253f3aca2f6be3149f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabb1c1cca204692681c62d327943db6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aabb1c1cca204692681c62d327943db6b">UDMA_PDMA_CH_MAIN_UART0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART0_CH0_RX)</td></tr>
<tr class="separator:aabb1c1cca204692681c62d327943db6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4743fe49fe01d86b628d0a8360832de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab4743fe49fe01d86b628d0a8360832de">UDMA_PDMA_CH_MAIN_UART1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART1_CH0_RX)</td></tr>
<tr class="separator:ab4743fe49fe01d86b628d0a8360832de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff42f7626a4b67d5d6df5448f398651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8ff42f7626a4b67d5d6df5448f398651">UDMA_PDMA_CH_MAIN_UART2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART2_CH0_RX)</td></tr>
<tr class="separator:a8ff42f7626a4b67d5d6df5448f398651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae89b7c59fd8eeca4d54118e0b7d1e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8ae89b7c59fd8eeca4d54118e0b7d1e6">UDMA_PDMA_CH_MAIN_UART3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART3_CH0_RX)</td></tr>
<tr class="separator:a8ae89b7c59fd8eeca4d54118e0b7d1e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca84671d64003af7e5b78ff81a51f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afca84671d64003af7e5b78ff81a51f1b">UDMA_PDMA_CH_MAIN_UART4_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART4_CH0_RX)</td></tr>
<tr class="separator:afca84671d64003af7e5b78ff81a51f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6055917dd74c05d1448336cfca053dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad6055917dd74c05d1448336cfca053dc">UDMA_PDMA_CH_MAIN_UART5_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART5_CH0_RX)</td></tr>
<tr class="separator:ad6055917dd74c05d1448336cfca053dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a467234f3eaf6dd88608a3a2aa244fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2a467234f3eaf6dd88608a3a2aa244fc">UDMA_PDMA_CH_MAIN_UART6_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART6_CH0_RX)</td></tr>
<tr class="separator:a2a467234f3eaf6dd88608a3a2aa244fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3579253da1e8dfdae49c492bc99d5b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3579253da1e8dfdae49c492bc99d5b29">UDMA_PDMA_CH_MAIN_UART7_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART7_CH0_RX)</td></tr>
<tr class="separator:a3579253da1e8dfdae49c492bc99d5b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7937eb226a394a4ad2a4fcf3b6ce116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae7937eb226a394a4ad2a4fcf3b6ce116">UDMA_PDMA_CH_MAIN_UART8_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART8_CH0_RX)</td></tr>
<tr class="separator:ae7937eb226a394a4ad2a4fcf3b6ce116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb316542f99cd1bdcb6f1d54062625a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abb316542f99cd1bdcb6f1d54062625a0">UDMA_PDMA_CH_MAIN_UART9_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART9_CH0_RX)</td></tr>
<tr class="separator:abb316542f99cd1bdcb6f1d54062625a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a1c0d71a2da65ead98b0cc5ff489d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4a1c0d71a2da65ead98b0cc5ff489d2f">UDMA_PDMA_CH_MAIN_MCSPI0_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH0_RX)</td></tr>
<tr class="separator:a4a1c0d71a2da65ead98b0cc5ff489d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcdae0c69d811c3c0dd6a13cc2580a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adcdae0c69d811c3c0dd6a13cc2580a62">UDMA_PDMA_CH_MAIN_MCSPI0_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH1_RX)</td></tr>
<tr class="separator:adcdae0c69d811c3c0dd6a13cc2580a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a488b790549500dbb2fe750e98eb6492b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a488b790549500dbb2fe750e98eb6492b">UDMA_PDMA_CH_MAIN_MCSPI0_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH2_RX)</td></tr>
<tr class="separator:a488b790549500dbb2fe750e98eb6492b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a7201fbdae5e695743a99806611fcfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6a7201fbdae5e695743a99806611fcfb">UDMA_PDMA_CH_MAIN_MCSPI0_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH3_RX)</td></tr>
<tr class="separator:a6a7201fbdae5e695743a99806611fcfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a815c03e731c1206f751efb9628f4398f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a815c03e731c1206f751efb9628f4398f">UDMA_PDMA_CH_MAIN_MCSPI1_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH0_RX)</td></tr>
<tr class="separator:a815c03e731c1206f751efb9628f4398f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7071c63928ea3bc129b70c6746c881a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7071c63928ea3bc129b70c6746c881a9">UDMA_PDMA_CH_MAIN_MCSPI1_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH1_RX)</td></tr>
<tr class="separator:a7071c63928ea3bc129b70c6746c881a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d6da1fddcd3feeaa4696c262cc3579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac6d6da1fddcd3feeaa4696c262cc3579">UDMA_PDMA_CH_MAIN_MCSPI1_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH2_RX)</td></tr>
<tr class="separator:ac6d6da1fddcd3feeaa4696c262cc3579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5046bfa1871cfe0b1a172d99d180131d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5046bfa1871cfe0b1a172d99d180131d">UDMA_PDMA_CH_MAIN_MCSPI1_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH3_RX)</td></tr>
<tr class="separator:a5046bfa1871cfe0b1a172d99d180131d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69347dd202a9d0ef1dfbcd8dc4d5230d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a69347dd202a9d0ef1dfbcd8dc4d5230d">UDMA_PDMA_CH_MAIN_MCSPI2_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH0_RX)</td></tr>
<tr class="separator:a69347dd202a9d0ef1dfbcd8dc4d5230d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7918887e0280a5ca6b78e56d3ecd60e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7918887e0280a5ca6b78e56d3ecd60e3">UDMA_PDMA_CH_MAIN_MCSPI2_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH1_RX)</td></tr>
<tr class="separator:a7918887e0280a5ca6b78e56d3ecd60e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf0a070560e42bca8cdb327610c5de9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abf0a070560e42bca8cdb327610c5de9c">UDMA_PDMA_CH_MAIN_MCSPI2_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH2_RX)</td></tr>
<tr class="separator:abf0a070560e42bca8cdb327610c5de9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0ff4ca04dc9c3b842efa3f18aa48c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2a0ff4ca04dc9c3b842efa3f18aa48c5">UDMA_PDMA_CH_MAIN_MCSPI2_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH3_RX)</td></tr>
<tr class="separator:a2a0ff4ca04dc9c3b842efa3f18aa48c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4db7a2f43334717e12518ef9914234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aee4db7a2f43334717e12518ef9914234">UDMA_PDMA_CH_MAIN_MCSPI3_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH0_RX)</td></tr>
<tr class="separator:aee4db7a2f43334717e12518ef9914234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bcbcb732667c39e017c860c155568da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9bcbcb732667c39e017c860c155568da">UDMA_PDMA_CH_MAIN_MCSPI3_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH1_RX)</td></tr>
<tr class="separator:a9bcbcb732667c39e017c860c155568da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0dbcc94a764bc9c592e388a2c4e89dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa0dbcc94a764bc9c592e388a2c4e89dc">UDMA_PDMA_CH_MAIN_MCSPI3_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH2_RX)</td></tr>
<tr class="separator:aa0dbcc94a764bc9c592e388a2c4e89dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c125ab29c823b5ad83ba3f403f8ace3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9c125ab29c823b5ad83ba3f403f8ace3">UDMA_PDMA_CH_MAIN_MCSPI3_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH3_RX)</td></tr>
<tr class="separator:a9c125ab29c823b5ad83ba3f403f8ace3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a422938e23d671f651df2456f218eea5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a422938e23d671f651df2456f218eea5b">UDMA_PDMA_CH_MAIN_MCSPI4_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH0_RX)</td></tr>
<tr class="separator:a422938e23d671f651df2456f218eea5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a10f18ff25194cfa71a561ac0cb006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a93a10f18ff25194cfa71a561ac0cb006">UDMA_PDMA_CH_MAIN_MCSPI4_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH1_RX)</td></tr>
<tr class="separator:a93a10f18ff25194cfa71a561ac0cb006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2240fc57c072ca02dcce0c15360bd71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac2240fc57c072ca02dcce0c15360bd71">UDMA_PDMA_CH_MAIN_MCSPI4_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH2_RX)</td></tr>
<tr class="separator:ac2240fc57c072ca02dcce0c15360bd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74c032fd3386474ff26d70724bff67d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a74c032fd3386474ff26d70724bff67d8">UDMA_PDMA_CH_MAIN_MCSPI4_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH3_RX)</td></tr>
<tr class="separator:a74c032fd3386474ff26d70724bff67d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50234b0af1161f1aa3b5e73c164f76f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a50234b0af1161f1aa3b5e73c164f76f0">UDMA_PDMA_CH_MAIN_MCSPI5_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH0_RX)</td></tr>
<tr class="separator:a50234b0af1161f1aa3b5e73c164f76f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7719ac0b4d02a8505b45be6e21667010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7719ac0b4d02a8505b45be6e21667010">UDMA_PDMA_CH_MAIN_MCSPI5_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH1_RX)</td></tr>
<tr class="separator:a7719ac0b4d02a8505b45be6e21667010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f829ce638829504c9c7844486813a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3f829ce638829504c9c7844486813a12">UDMA_PDMA_CH_MAIN_MCSPI5_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH2_RX)</td></tr>
<tr class="separator:a3f829ce638829504c9c7844486813a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c8e255cce1a4b7bda469a3a1f0549d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5c8e255cce1a4b7bda469a3a1f0549d9">UDMA_PDMA_CH_MAIN_MCSPI5_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH3_RX)</td></tr>
<tr class="separator:a5c8e255cce1a4b7bda469a3a1f0549d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cc82461166b3fb31b9eb9103e0234fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5cc82461166b3fb31b9eb9103e0234fe">UDMA_PDMA_CH_MAIN_MCSPI6_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH0_RX)</td></tr>
<tr class="separator:a5cc82461166b3fb31b9eb9103e0234fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6273361b57e9cd4fd490e9048014c9cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6273361b57e9cd4fd490e9048014c9cc">UDMA_PDMA_CH_MAIN_MCSPI6_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH1_RX)</td></tr>
<tr class="separator:a6273361b57e9cd4fd490e9048014c9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c2ee33e4736e17f2272b2741e5ba85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a13c2ee33e4736e17f2272b2741e5ba85">UDMA_PDMA_CH_MAIN_MCSPI6_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH2_RX)</td></tr>
<tr class="separator:a13c2ee33e4736e17f2272b2741e5ba85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698be3589e25ad9cd39e54b58b2f34d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a698be3589e25ad9cd39e54b58b2f34d3">UDMA_PDMA_CH_MAIN_MCSPI6_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH3_RX)</td></tr>
<tr class="separator:a698be3589e25ad9cd39e54b58b2f34d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ec9e044f66416f2475ae8d3131b9d3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0ec9e044f66416f2475ae8d3131b9d3d">UDMA_PDMA_CH_MAIN_MCSPI7_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH0_RX)</td></tr>
<tr class="separator:a0ec9e044f66416f2475ae8d3131b9d3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a529728a98b76d5ea68e73d5d905bb9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a529728a98b76d5ea68e73d5d905bb9ca">UDMA_PDMA_CH_MAIN_MCSPI7_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH1_RX)</td></tr>
<tr class="separator:a529728a98b76d5ea68e73d5d905bb9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2161e8a35738f930a49db6aad51de5bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2161e8a35738f930a49db6aad51de5bd">UDMA_PDMA_CH_MAIN_MCSPI7_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH2_RX)</td></tr>
<tr class="separator:a2161e8a35738f930a49db6aad51de5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae4602b5f14b834e263b77b1acca8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adae4602b5f14b834e263b77b1acca8bb">UDMA_PDMA_CH_MAIN_MCSPI7_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH3_RX)</td></tr>
<tr class="separator:adae4602b5f14b834e263b77b1acca8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13428522930c396bee86db30a4656bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a13428522930c396bee86db30a4656bcd">UDMA_PDMA_CH_MAIN_MCAN0_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH0_RX)</td></tr>
<tr class="separator:a13428522930c396bee86db30a4656bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6178f6fa701acac149e674da51b08034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6178f6fa701acac149e674da51b08034">UDMA_PDMA_CH_MAIN_MCAN0_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH1_RX)</td></tr>
<tr class="separator:a6178f6fa701acac149e674da51b08034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a11805e2e8e7eae0e1d413093e0b1ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9a11805e2e8e7eae0e1d413093e0b1ab">UDMA_PDMA_CH_MAIN_MCAN0_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH2_RX)</td></tr>
<tr class="separator:a9a11805e2e8e7eae0e1d413093e0b1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746a5520a7aeaca28d530246b8199b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a746a5520a7aeaca28d530246b8199b43">UDMA_PDMA_CH_MAIN_MCAN1_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH0_RX)</td></tr>
<tr class="separator:a746a5520a7aeaca28d530246b8199b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ea312083e8b83774875ac410ecbc9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9ea312083e8b83774875ac410ecbc9c7">UDMA_PDMA_CH_MAIN_MCAN1_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH1_RX)</td></tr>
<tr class="separator:a9ea312083e8b83774875ac410ecbc9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4937dd162425fee89253d9d400ba42be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4937dd162425fee89253d9d400ba42be">UDMA_PDMA_CH_MAIN_MCAN1_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH2_RX)</td></tr>
<tr class="separator:a4937dd162425fee89253d9d400ba42be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7485d99da679dd1440c2c94eb037ddcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a7485d99da679dd1440c2c94eb037ddcd">UDMA_PDMA_CH_MAIN_MCAN2_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH0_RX)</td></tr>
<tr class="separator:a7485d99da679dd1440c2c94eb037ddcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c0226e2b6cfcdef4e92aa26b6975e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9c0226e2b6cfcdef4e92aa26b6975e81">UDMA_PDMA_CH_MAIN_MCAN2_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH1_RX)</td></tr>
<tr class="separator:a9c0226e2b6cfcdef4e92aa26b6975e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2373517eda18b7c10a1fd46577a188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aba2373517eda18b7c10a1fd46577a188">UDMA_PDMA_CH_MAIN_MCAN2_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH2_RX)</td></tr>
<tr class="separator:aba2373517eda18b7c10a1fd46577a188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b38698b2a746ecb08320e1aa266c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a73b38698b2a746ecb08320e1aa266c89">UDMA_PDMA_CH_MAIN_MCAN3_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH0_RX)</td></tr>
<tr class="separator:a73b38698b2a746ecb08320e1aa266c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a983e5bbddd93d83d6f08fd5744742f16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a983e5bbddd93d83d6f08fd5744742f16">UDMA_PDMA_CH_MAIN_MCAN3_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH1_RX)</td></tr>
<tr class="separator:a983e5bbddd93d83d6f08fd5744742f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33e32f8cc75bca60a444db6a4fc634a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa33e32f8cc75bca60a444db6a4fc634a">UDMA_PDMA_CH_MAIN_MCAN3_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH2_RX)</td></tr>
<tr class="separator:aa33e32f8cc75bca60a444db6a4fc634a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a287001e6faa50c2b665aceda9cc38cd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a287001e6faa50c2b665aceda9cc38cd5">UDMA_PDMA_CH_MAIN_MCAN4_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH0_RX)</td></tr>
<tr class="separator:a287001e6faa50c2b665aceda9cc38cd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0429e1c9f552e6e1efec6ee05a9862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aaf0429e1c9f552e6e1efec6ee05a9862">UDMA_PDMA_CH_MAIN_MCAN4_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH1_RX)</td></tr>
<tr class="separator:aaf0429e1c9f552e6e1efec6ee05a9862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc5262329af9d0d74dab971b5163cdab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abc5262329af9d0d74dab971b5163cdab">UDMA_PDMA_CH_MAIN_MCAN4_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH2_RX)</td></tr>
<tr class="separator:abc5262329af9d0d74dab971b5163cdab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc22f2fb33984d8791ff25ff34289406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abc22f2fb33984d8791ff25ff34289406">UDMA_PDMA_CH_MAIN_MCAN5_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH0_RX)</td></tr>
<tr class="separator:abc22f2fb33984d8791ff25ff34289406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade57fdaa35d4d444ec87be2f9d1c4fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ade57fdaa35d4d444ec87be2f9d1c4fff">UDMA_PDMA_CH_MAIN_MCAN5_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH1_RX)</td></tr>
<tr class="separator:ade57fdaa35d4d444ec87be2f9d1c4fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a454df89dddd5cdf46963f358fea70d14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a454df89dddd5cdf46963f358fea70d14">UDMA_PDMA_CH_MAIN_MCAN5_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH2_RX)</td></tr>
<tr class="separator:a454df89dddd5cdf46963f358fea70d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fe22f52c7fba08d69c06d2aa7aeddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af7fe22f52c7fba08d69c06d2aa7aeddc">UDMA_PDMA_CH_MAIN_MCAN6_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH0_RX)</td></tr>
<tr class="separator:af7fe22f52c7fba08d69c06d2aa7aeddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06fcde32741cdd39ac2aa67d9e6787df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a06fcde32741cdd39ac2aa67d9e6787df">UDMA_PDMA_CH_MAIN_MCAN6_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH1_RX)</td></tr>
<tr class="separator:a06fcde32741cdd39ac2aa67d9e6787df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228a4a384b2001c68a4aa7e39d5c69f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a228a4a384b2001c68a4aa7e39d5c69f8">UDMA_PDMA_CH_MAIN_MCAN6_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH2_RX)</td></tr>
<tr class="separator:a228a4a384b2001c68a4aa7e39d5c69f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8b3d24ab6bbd79d77f003adc937c61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab8b3d24ab6bbd79d77f003adc937c61e">UDMA_PDMA_CH_MAIN_MCAN7_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH0_RX)</td></tr>
<tr class="separator:ab8b3d24ab6bbd79d77f003adc937c61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8899977c3107b4ad75acb75d4bc0a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae8899977c3107b4ad75acb75d4bc0a4a">UDMA_PDMA_CH_MAIN_MCAN7_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH1_RX)</td></tr>
<tr class="separator:ae8899977c3107b4ad75acb75d4bc0a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6b8dfadde7ae69fc005df3216e96406"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab6b8dfadde7ae69fc005df3216e96406">UDMA_PDMA_CH_MAIN_MCAN7_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH2_RX)</td></tr>
<tr class="separator:ab6b8dfadde7ae69fc005df3216e96406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6152034fb0ad4ab21b710e117cdc48d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad6152034fb0ad4ab21b710e117cdc48d">UDMA_PDMA_CH_MAIN_MCAN8_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH0_RX)</td></tr>
<tr class="separator:ad6152034fb0ad4ab21b710e117cdc48d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd84494cf358ab5a77ccff804b1fef6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2dd84494cf358ab5a77ccff804b1fef6">UDMA_PDMA_CH_MAIN_MCAN8_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH1_RX)</td></tr>
<tr class="separator:a2dd84494cf358ab5a77ccff804b1fef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43450d3d289f4d66e6437e22901ba4f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a43450d3d289f4d66e6437e22901ba4f8">UDMA_PDMA_CH_MAIN_MCAN8_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH2_RX)</td></tr>
<tr class="separator:a43450d3d289f4d66e6437e22901ba4f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3aa6ed0383643d0a9ef4581994aa3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad3aa6ed0383643d0a9ef4581994aa3d3">UDMA_PDMA_CH_MAIN_MCAN9_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH0_RX)</td></tr>
<tr class="separator:ad3aa6ed0383643d0a9ef4581994aa3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb0f4e70e7559161f537a4a347891054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abb0f4e70e7559161f537a4a347891054">UDMA_PDMA_CH_MAIN_MCAN9_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH1_RX)</td></tr>
<tr class="separator:abb0f4e70e7559161f537a4a347891054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fafc6c1beb7d3ff276f09d5cb4599f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2fafc6c1beb7d3ff276f09d5cb4599f5">UDMA_PDMA_CH_MAIN_MCAN9_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH2_RX)</td></tr>
<tr class="separator:a2fafc6c1beb7d3ff276f09d5cb4599f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b46cdc3109bd4417e6d5291c0d4609e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5b46cdc3109bd4417e6d5291c0d4609e">UDMA_PDMA_CH_MAIN_MCAN10_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH0_RX)</td></tr>
<tr class="separator:a5b46cdc3109bd4417e6d5291c0d4609e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740c0afb61b7e9c402ce55be30cd6d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a740c0afb61b7e9c402ce55be30cd6d29">UDMA_PDMA_CH_MAIN_MCAN10_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH1_RX)</td></tr>
<tr class="separator:a740c0afb61b7e9c402ce55be30cd6d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef1e7752b646e42c402caa3a4753b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aeef1e7752b646e42c402caa3a4753b71">UDMA_PDMA_CH_MAIN_MCAN10_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH2_RX)</td></tr>
<tr class="separator:aeef1e7752b646e42c402caa3a4753b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64034f11e3b81ebf6d325cd48cc7581f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a64034f11e3b81ebf6d325cd48cc7581f">UDMA_PDMA_CH_MAIN_MCAN11_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH0_RX)</td></tr>
<tr class="separator:a64034f11e3b81ebf6d325cd48cc7581f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eed774587a27d17728dad303f5ba50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1eed774587a27d17728dad303f5ba50c">UDMA_PDMA_CH_MAIN_MCAN11_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH1_RX)</td></tr>
<tr class="separator:a1eed774587a27d17728dad303f5ba50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9860677b095e1999526f25100142e984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a9860677b095e1999526f25100142e984">UDMA_PDMA_CH_MAIN_MCAN11_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH2_RX)</td></tr>
<tr class="separator:a9860677b095e1999526f25100142e984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98759c546e829eae95140d6347e9a31d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a98759c546e829eae95140d6347e9a31d">UDMA_PDMA_CH_MAIN_MCAN12_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH0_RX)</td></tr>
<tr class="separator:a98759c546e829eae95140d6347e9a31d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e4f385c99e3ff4b8429618a7a4ba3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a3e4f385c99e3ff4b8429618a7a4ba3c5">UDMA_PDMA_CH_MAIN_MCAN12_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH1_RX)</td></tr>
<tr class="separator:a3e4f385c99e3ff4b8429618a7a4ba3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37bdd66272329c83af3751530793ef16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a37bdd66272329c83af3751530793ef16">UDMA_PDMA_CH_MAIN_MCAN12_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH2_RX)</td></tr>
<tr class="separator:a37bdd66272329c83af3751530793ef16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8070e4ca78f7cfb02c705893daa7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1a8070e4ca78f7cfb02c705893daa7fd">UDMA_PDMA_CH_MAIN_MCAN13_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH0_RX)</td></tr>
<tr class="separator:a1a8070e4ca78f7cfb02c705893daa7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c1f0720c2e894b4fffae3be3534ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a35c1f0720c2e894b4fffae3be3534ce4">UDMA_PDMA_CH_MAIN_MCAN13_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH1_RX)</td></tr>
<tr class="separator:a35c1f0720c2e894b4fffae3be3534ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a915aa146d91a54d23bd4ce396478ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0a915aa146d91a54d23bd4ce396478ee">UDMA_PDMA_CH_MAIN_MCAN13_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH2_RX)</td></tr>
<tr class="separator:a0a915aa146d91a54d23bd4ce396478ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f5930eab8f642835a49da13508ac7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a68f5930eab8f642835a49da13508ac7d">UDMA_PDMA_CH_MAIN_MCAN14_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH0_RX)</td></tr>
<tr class="separator:a68f5930eab8f642835a49da13508ac7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa1acf6103a6f246aa9ea6c55d514f84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#afa1acf6103a6f246aa9ea6c55d514f84">UDMA_PDMA_CH_MAIN_MCAN14_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH1_RX)</td></tr>
<tr class="separator:afa1acf6103a6f246aa9ea6c55d514f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26e9ba1904ebf115dd62d4ab5aab2e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a26e9ba1904ebf115dd62d4ab5aab2e46">UDMA_PDMA_CH_MAIN_MCAN14_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH2_RX)</td></tr>
<tr class="separator:a26e9ba1904ebf115dd62d4ab5aab2e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c70e6817bb06ace0b47ab76566c2542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2c70e6817bb06ace0b47ab76566c2542">UDMA_PDMA_CH_MAIN_MCAN15_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH0_RX)</td></tr>
<tr class="separator:a2c70e6817bb06ace0b47ab76566c2542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e9c61c45bca3ed4a433cdb57ff50dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a2e9c61c45bca3ed4a433cdb57ff50dd0">UDMA_PDMA_CH_MAIN_MCAN15_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH1_RX)</td></tr>
<tr class="separator:a2e9c61c45bca3ed4a433cdb57ff50dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41cf8d3e72da1942aed3baa9c125972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad41cf8d3e72da1942aed3baa9c125972">UDMA_PDMA_CH_MAIN_MCAN15_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH2_RX)</td></tr>
<tr class="separator:ad41cf8d3e72da1942aed3baa9c125972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4946e803f3b54e39d4046ce83e824c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a4946e803f3b54e39d4046ce83e824c6e">UDMA_PDMA_CH_MAIN_MCAN16_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH0_RX)</td></tr>
<tr class="separator:a4946e803f3b54e39d4046ce83e824c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01eda3fd5137cc7e6a0787403d9845b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a01eda3fd5137cc7e6a0787403d9845b4">UDMA_PDMA_CH_MAIN_MCAN16_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH1_RX)</td></tr>
<tr class="separator:a01eda3fd5137cc7e6a0787403d9845b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f394f75d37397fe4ef57d18dbbd9247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6f394f75d37397fe4ef57d18dbbd9247">UDMA_PDMA_CH_MAIN_MCAN16_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH2_RX)</td></tr>
<tr class="separator:a6f394f75d37397fe4ef57d18dbbd9247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4d0aa516a914054059602b24cdfe5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab4d0aa516a914054059602b24cdfe5c8">UDMA_PDMA_CH_MAIN_MCAN17_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH0_RX)</td></tr>
<tr class="separator:ab4d0aa516a914054059602b24cdfe5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a628d9fae02a0e4dc4f8e261c7157dffa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a628d9fae02a0e4dc4f8e261c7157dffa">UDMA_PDMA_CH_MAIN_MCAN17_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH1_RX)</td></tr>
<tr class="separator:a628d9fae02a0e4dc4f8e261c7157dffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace64ee9bac1a3b711cac2de8197c73bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ace64ee9bac1a3b711cac2de8197c73bf">UDMA_PDMA_CH_MAIN_MCAN17_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH2_RX)</td></tr>
<tr class="separator:ace64ee9bac1a3b711cac2de8197c73bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">MCU RX PDMA Channels</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="Udma_PdmaChMcuRx"></a></p>
<p>List of all MCU PDMA RX channels </p>
</div></td></tr>
<tr class="memitem:a394d1ba3c415ecb67e72d4fe448276eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a394d1ba3c415ecb67e72d4fe448276eb">UDMA_PDMA_CH_MCU_ADC0_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC0_CH0_RX)</td></tr>
<tr class="separator:a394d1ba3c415ecb67e72d4fe448276eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae244276089924d11bd4ba618948a972b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae244276089924d11bd4ba618948a972b">UDMA_PDMA_CH_MCU_ADC0_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC0_CH1_RX)</td></tr>
<tr class="separator:ae244276089924d11bd4ba618948a972b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2ffc2937aac8e4c95934bd131c3028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#abc2ffc2937aac8e4c95934bd131c3028">UDMA_PDMA_CH_MCU_ADC1_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC1_CH0_RX)</td></tr>
<tr class="separator:abc2ffc2937aac8e4c95934bd131c3028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad78e33734168dd66065a98ca4ac23d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ad78e33734168dd66065a98ca4ac23d1b">UDMA_PDMA_CH_MCU_ADC1_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC1_CH1_RX)</td></tr>
<tr class="separator:ad78e33734168dd66065a98ca4ac23d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8234f9085f92d2f13588ec28e28ddfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aa8234f9085f92d2f13588ec28e28ddfe">UDMA_PDMA_CH_MCU_MCSPI0_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH0_RX)</td></tr>
<tr class="separator:aa8234f9085f92d2f13588ec28e28ddfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b729aeb862e0c3f2a6a65b4e98ae45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a91b729aeb862e0c3f2a6a65b4e98ae45">UDMA_PDMA_CH_MCU_MCSPI0_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH1_RX)</td></tr>
<tr class="separator:a91b729aeb862e0c3f2a6a65b4e98ae45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c88a5b6fd9efe3f34ecedc47696f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ac9c88a5b6fd9efe3f34ecedc47696f82">UDMA_PDMA_CH_MCU_MCSPI0_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH2_RX)</td></tr>
<tr class="separator:ac9c88a5b6fd9efe3f34ecedc47696f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29d67ad05dba6331dadbb91d244e8c96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a29d67ad05dba6331dadbb91d244e8c96">UDMA_PDMA_CH_MCU_MCSPI0_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH3_RX)</td></tr>
<tr class="separator:a29d67ad05dba6331dadbb91d244e8c96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f468c1cc34c1ba5ac4e07d4b5b6a7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a5f468c1cc34c1ba5ac4e07d4b5b6a7e7">UDMA_PDMA_CH_MCU_MCSPI1_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH0_RX)</td></tr>
<tr class="separator:a5f468c1cc34c1ba5ac4e07d4b5b6a7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2ba7ee3bf007bd7c9cc44da1e350fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ae2ba7ee3bf007bd7c9cc44da1e350fa3">UDMA_PDMA_CH_MCU_MCSPI1_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH1_RX)</td></tr>
<tr class="separator:ae2ba7ee3bf007bd7c9cc44da1e350fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40d56d40872141a5c5c98ec12fd2e5e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a40d56d40872141a5c5c98ec12fd2e5e4">UDMA_PDMA_CH_MCU_MCSPI1_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH2_RX)</td></tr>
<tr class="separator:a40d56d40872141a5c5c98ec12fd2e5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af573883418f256a0cc2e749cfef37472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#af573883418f256a0cc2e749cfef37472">UDMA_PDMA_CH_MCU_MCSPI1_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH3_RX)</td></tr>
<tr class="separator:af573883418f256a0cc2e749cfef37472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb24fe1a20b2ef8af0901e3b32dea4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adb24fe1a20b2ef8af0901e3b32dea4e0">UDMA_PDMA_CH_MCU_MCSPI2_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH0_RX)</td></tr>
<tr class="separator:adb24fe1a20b2ef8af0901e3b32dea4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30196176ffc14d8a08267b56c32b5abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a30196176ffc14d8a08267b56c32b5abc">UDMA_PDMA_CH_MCU_MCSPI2_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH1_RX)</td></tr>
<tr class="separator:a30196176ffc14d8a08267b56c32b5abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b1d249b9e3999bb8fdcf194ec12a1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a0b1d249b9e3999bb8fdcf194ec12a1b6">UDMA_PDMA_CH_MCU_MCSPI2_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH2_RX)</td></tr>
<tr class="separator:a0b1d249b9e3999bb8fdcf194ec12a1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16274ec7f69a8cf493630fd9d711058a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a16274ec7f69a8cf493630fd9d711058a">UDMA_PDMA_CH_MCU_MCSPI2_CH3_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH3_RX)</td></tr>
<tr class="separator:a16274ec7f69a8cf493630fd9d711058a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcceb2f806f2600f4e98042879a1f3fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#adcceb2f806f2600f4e98042879a1f3fb">UDMA_PDMA_CH_MCU_MCAN0_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH0_RX)</td></tr>
<tr class="separator:adcceb2f806f2600f4e98042879a1f3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a697371f4570a672c0cda3f0c676b5958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a697371f4570a672c0cda3f0c676b5958">UDMA_PDMA_CH_MCU_MCAN0_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH1_RX)</td></tr>
<tr class="separator:a697371f4570a672c0cda3f0c676b5958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c704509f75cab4cdbd0f4dd4a075dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab4c704509f75cab4cdbd0f4dd4a075dc">UDMA_PDMA_CH_MCU_MCAN0_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH2_RX)</td></tr>
<tr class="separator:ab4c704509f75cab4cdbd0f4dd4a075dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26edf1896c502338c53e8531cac525d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a26edf1896c502338c53e8531cac525d0">UDMA_PDMA_CH_MCU_MCAN1_CH0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH0_RX)</td></tr>
<tr class="separator:a26edf1896c502338c53e8531cac525d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e4c5d717448b7907638391aac3988f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a1e4c5d717448b7907638391aac3988f3">UDMA_PDMA_CH_MCU_MCAN1_CH1_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH1_RX)</td></tr>
<tr class="separator:a1e4c5d717448b7907638391aac3988f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6af610cfaa79a4c9df9483d3ce287553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a6af610cfaa79a4c9df9483d3ce287553">UDMA_PDMA_CH_MCU_MCAN1_CH2_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH2_RX)</td></tr>
<tr class="separator:a6af610cfaa79a4c9df9483d3ce287553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca91bffbdb12a8ae8363c5c495f244f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aca91bffbdb12a8ae8363c5c495f244f0">UDMA_PDMA_CH_MCU_UART0_RX</a>&#160;&#160;&#160;(CSL_PDMA_CH_MCU_UART0_CH0_RX)</td></tr>
<tr class="separator:aca91bffbdb12a8ae8363c5c495f244f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a8058b33fa8ebc45c10388bc297f1b965"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#a8058b33fa8ebc45c10388bc297f1b965">Udma_getCoreId</a> (void)</td></tr>
<tr class="memdesc:a8058b33fa8ebc45c10388bc297f1b965"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the core ID.  <a href="#a8058b33fa8ebc45c10388bc297f1b965">More...</a><br /></td></tr>
<tr class="separator:a8058b33fa8ebc45c10388bc297f1b965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3e87e0d3b0df1698553c80602cb5e11"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#ab3e87e0d3b0df1698553c80602cb5e11">Udma_getCoreSciDevId</a> (void)</td></tr>
<tr class="memdesc:ab3e87e0d3b0df1698553c80602cb5e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the core tisci device ID.  <a href="#ab3e87e0d3b0df1698553c80602cb5e11">More...</a><br /></td></tr>
<tr class="separator:ab3e87e0d3b0df1698553c80602cb5e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9f1d338b97fac74bcd76c6c80bceb5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="udma__soc_8h.html#aee9f1d338b97fac74bcd76c6c80bceb5">Udma_isCacheCoherent</a> (void)</td></tr>
<tr class="memdesc:aee9f1d338b97fac74bcd76c6c80bceb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns TRUE if the memory is cache coherent.  <a href="#aee9f1d338b97fac74bcd76c6c80bceb5">More...</a><br /></td></tr>
<tr class="separator:aee9f1d338b97fac74bcd76c6c80bceb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="abdf69f1f50f27881e9423e8dceafe0d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdf69f1f50f27881e9423e8dceafe0d4">&#9670;&nbsp;</a></span>UDMA_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_MAX</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">X, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Y&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;((X&gt;Y) ? X:Y)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab2427cc8c2dc8160f992c4add2b63315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2427cc8c2dc8160f992c4add2b63315">&#9670;&nbsp;</a></span>UDMA_INST_ID_MAIN_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_MAIN_0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga016acfa59d2d7ce9f1104e6452fad327">UDMA_INST_ID_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Main NAVSS UDMA instance. </p>

</div>
</div>
<a id="a79997ae48ca53d41e8004bf7d73c0155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79997ae48ca53d41e8004bf7d73c0155">&#9670;&nbsp;</a></span>UDMA_INST_ID_MCU_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_MCU_0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga6c14b28c61c1f4072d607ed453273527">UDMA_INST_ID_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCU NAVSS UDMA instance. </p>

</div>
</div>
<a id="a14550d81fcf0f34c7c5f0280868d3a45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14550d81fcf0f34c7c5f0280868d3a45">&#9670;&nbsp;</a></span>UDMA_INST_ID_BCDMA_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_BCDMA_0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BCDMA instance. </p>

</div>
</div>
<a id="aba58427e74cbc851f5eba46b47d7ec92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba58427e74cbc851f5eba46b47d7ec92">&#9670;&nbsp;</a></span>UDMA_INST_ID_UDMAP_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_UDMAP_START&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga016acfa59d2d7ce9f1104e6452fad327">UDMA_INST_ID_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of UDMAP instance. </p>

</div>
</div>
<a id="a9ea5df1cc6660c4f0850af7c5d984a6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea5df1cc6660c4f0850af7c5d984a6d">&#9670;&nbsp;</a></span>UDMA_INST_ID_UDMAP_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_UDMAP_MAX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga6c14b28c61c1f4072d607ed453273527">UDMA_INST_ID_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of UDMAP instance. </p>

</div>
</div>
<a id="acce60e041dea5beea9353d9f6e826dd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acce60e041dea5beea9353d9f6e826dd9">&#9670;&nbsp;</a></span>UDMA_NUM_UDMAP_INST_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_UDMAP_INST_ID&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#a9ea5df1cc6660c4f0850af7c5d984a6d">UDMA_INST_ID_UDMAP_MAX</a> - <a class="el" href="udma__soc_8h.html#aba58427e74cbc851f5eba46b47d7ec92">UDMA_INST_ID_UDMAP_START</a> + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of UDMAP instances. </p>

</div>
</div>
<a id="a85b868e867fba51afc72933365bee740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85b868e867fba51afc72933365bee740">&#9670;&nbsp;</a></span>UDMA_INST_ID_BCDMA_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_BCDMA_START&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of BCDMA instance. </p>

</div>
</div>
<a id="a8c4fb5c82d18531e8713b6dd12653984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c4fb5c82d18531e8713b6dd12653984">&#9670;&nbsp;</a></span>UDMA_INST_ID_BCDMA_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_BCDMA_MAX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of BCDMA instance. </p>

</div>
</div>
<a id="ae5821f8d17affa661624c0d3819d27f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5821f8d17affa661624c0d3819d27f4">&#9670;&nbsp;</a></span>UDMA_NUM_BCDMA_INST_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_BCDMA_INST_ID&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#a8c4fb5c82d18531e8713b6dd12653984">UDMA_INST_ID_BCDMA_MAX</a> - <a class="el" href="udma__soc_8h.html#a85b868e867fba51afc72933365bee740">UDMA_INST_ID_BCDMA_START</a> + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of BCDMA instances. </p>

</div>
</div>
<a id="a03cd302fd8f937dde5d0b33634fce16b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03cd302fd8f937dde5d0b33634fce16b">&#9670;&nbsp;</a></span>UDMA_NUM_PKTDMA_INST_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_PKTDMA_INST_ID&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of PKTDMA instances. </p>

</div>
</div>
<a id="ad35203330bdeb3b99eea31aaa6af4f03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad35203330bdeb3b99eea31aaa6af4f03">&#9670;&nbsp;</a></span>UDMA_INST_ID_START</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_START&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga016acfa59d2d7ce9f1104e6452fad327">UDMA_INST_ID_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start of UDMA instance. </p>

</div>
</div>
<a id="a15801b0e1d3fa515c16083a38fcef4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15801b0e1d3fa515c16083a38fcef4db">&#9670;&nbsp;</a></span>UDMA_INST_ID_MAX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_INST_ID_MAX&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaffe7679c7be238635b3680806c465a67">UDMA_INST_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of UDMA instance. </p>

</div>
</div>
<a id="a7c4df78cd4c5af513e2b5dde5077e8e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c4df78cd4c5af513e2b5dde5077e8e7">&#9670;&nbsp;</a></span>UDMA_NUM_INST_ID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_INST_ID&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#acce60e041dea5beea9353d9f6e826dd9">UDMA_NUM_UDMAP_INST_ID</a> + <a class="el" href="udma__soc_8h.html#ae5821f8d17affa661624c0d3819d27f4">UDMA_NUM_BCDMA_INST_ID</a> + <a class="el" href="udma__soc_8h.html#a03cd302fd8f937dde5d0b33634fce16b">UDMA_NUM_PKTDMA_INST_ID</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of UDMA instances. </p>

</div>
</div>
<a id="a3a9aafcf18b28ccd2f4f0d024ee25a71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9aafcf18b28ccd2f4f0d024ee25a71">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_UDMAP_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_UDMAP_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate UDMAP module is present or not in the SOC. </p>

</div>
</div>
<a id="aee5c3d0bd2de576d6e916aee61049daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5c3d0bd2de576d6e916aee61049daa">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_BCDMA_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_BCDMA_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate BCDMA module is present or not in the SOC. </p>

</div>
</div>
<a id="a3140328a4c80841b1213146b1c90c294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3140328a4c80841b1213146b1c90c294">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_PKTDMA_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_PKTDMA_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate PKTDMA module is present or not in the SOC. </p>

</div>
</div>
<a id="a41840ad220bd3c492d067ad61eb83655"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41840ad220bd3c492d067ad61eb83655">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_PROXY_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_PROXY_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Proxy is present or not in the SOC. </p>

</div>
</div>
<a id="aab7bb20e3eb07a0ef87ebbbd2ad41e13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab7bb20e3eb07a0ef87ebbbd2ad41e13">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_INTR_ROUTER_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_INTR_ROUTER_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Interrupt Router is present or not in the SOC. </p>

</div>
</div>
<a id="a27b732845bbb92c1a2094f4ccf24a02e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27b732845bbb92c1a2094f4ccf24a02e">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_CLEC_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_CLEC_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Clec is present or not in the SOC. </p>

</div>
</div>
<a id="adfceb91afd2ca54958eef19ef05f904e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfceb91afd2ca54958eef19ef05f904e">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_RA_NORMAL_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_RA_NORMAL_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Normal RA is present or not in the SOC. </p>

</div>
</div>
<a id="a683dea49672cb5521331e521447da8fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a683dea49672cb5521331e521447da8fd">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_RA_LCDMA_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_RA_LCDMA_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate LCDMA RA is present or not in the SOC. </p>

</div>
</div>
<a id="a7a05378f35d2ba17ab38afa48f8e5144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a05378f35d2ba17ab38afa48f8e5144">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_RING_MON_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_RING_MON_PRESENT&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate Ring Monitor is present or not in the SOC. </p>

</div>
</div>
<a id="aaa22c4b3fced07126411c751d3f93ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa22c4b3fced07126411c751d3f93ee4">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_VPAC1_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_VPAC1_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate VPAC1 is present or not in the SOC. </p>

</div>
</div>
<a id="a786f396fe55a7bb812734e14c92b26b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a786f396fe55a7bb812734e14c92b26b5">&#9670;&nbsp;</a></span>UDMA_SOC_CFG_APPLY_RING_WORKAROUND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_SOC_CFG_APPLY_RING_WORKAROUND&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flag to indicate the SOC needs ring reset workaround. </p>

</div>
</div>
<a id="a85642c5293bda403f5a54e4e618a76ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85642c5293bda403f5a54e4e618a76ea">&#9670;&nbsp;</a></span>UDMA_LOCAL_C7X_DRU_PRESENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_LOCAL_C7X_DRU_PRESENT&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1e444dbc8fb1bc7197e5d0d81a6f4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1e444dbc8fb1bc7197e5d0d81a6f4bd">&#9670;&nbsp;</a></span>UDMA_TX_UHC_CHANS_FDEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_TX_UHC_CHANS_FDEPTH&#160;&#160;&#160;(CSL_NAVSS_UDMAP_TX_UHC_CHANS_FDEPTH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Ultra High Capacity Channel FDEPTH. </p>

</div>
</div>
<a id="a72c1cc2cb341cf5b68dac5f774eb3622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72c1cc2cb341cf5b68dac5f774eb3622">&#9670;&nbsp;</a></span>UDMA_TX_HC_CHANS_FDEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_TX_HC_CHANS_FDEPTH&#160;&#160;&#160;(CSL_NAVSS_UDMAP_TX_HC_CHANS_FDEPTH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx High Capacity Channel FDEPTH. </p>

</div>
</div>
<a id="a6803f9430aa1cb2e90cb090b1f2d3e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6803f9430aa1cb2e90cb090b1f2d3e6c">&#9670;&nbsp;</a></span>UDMA_TX_CHANS_FDEPTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_TX_CHANS_FDEPTH&#160;&#160;&#160;(CSL_NAVSS_UDMAP_TX_CHANS_FDEPTH)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx Normal Channel FDEPTH. </p>

</div>
</div>
<a id="a9d28ec7d2b3263fcc71d1b755b4efe0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d28ec7d2b3263fcc71d1b755b4efe0f">&#9670;&nbsp;</a></span>UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RINGACC_ASEL_ENDPOINT_PHYSADDR&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Physical address (normal) </p>

</div>
</div>
<a id="aada0e8c9d949da2861bfca66d29715c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aada0e8c9d949da2861bfca66d29715c6">&#9670;&nbsp;</a></span>UDMA_RING_MODE_INVALID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RING_MODE_INVALID&#160;&#160;&#160;(<a class="el" href="group__CSL__RINGACC__ENUM.html#ga28c1ad9072201b1dc42f955c65419939">CSL_RINGACC_RING_MODE_INVALID</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Invalid Ring Mode. </p>

</div>
</div>
<a id="a2d07937d61a59b318170003ad06d456b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d07937d61a59b318170003ad06d456b">&#9670;&nbsp;</a></span>UDMA_NUM_MAPPED_TX_GROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_MAPPED_TX_GROUP&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Mapped TX Group. </p>

</div>
</div>
<a id="a1258ccfbc942638e000a3de996651d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1258ccfbc942638e000a3de996651d42">&#9670;&nbsp;</a></span>UDMA_NUM_MAPPED_RX_GROUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_MAPPED_RX_GROUP&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of Mapped RX Group. </p>

</div>
</div>
<a id="a8a01e10e4bc1e41f1976da0aa1029419"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a01e10e4bc1e41f1976da0aa1029419">&#9670;&nbsp;</a></span>UDMA_NUM_UTC_INSTANCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_UTC_INSTANCE&#160;&#160;&#160;(CSL_NAVSS_UTC_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of UTC instance. </p>

</div>
</div>
<a id="a44e5e192e7d566bb11546fb2479ccb4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e5e192e7d566bb11546fb2479ccb4a">&#9670;&nbsp;</a></span>UDMA_UTC_ID_MSMC_DRU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_ID_MSMC_DRU0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gae010b1e70ac6d4b160d8678335be39de">UDMA_UTC_ID0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3201764a355fec6380a45db3c45af5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3201764a355fec6380a45db3c45af5ee">&#9670;&nbsp;</a></span>UDMA_UTC_ID_VPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_ID_VPAC_TC0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga48204a934e85c020ec90ef3e35e5a550">UDMA_UTC_ID1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5e57f21cde22f5d2e1f96ad6be657a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5e57f21cde22f5d2e1f96ad6be657a7">&#9670;&nbsp;</a></span>UDMA_UTC_ID_VPAC_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_ID_VPAC_TC1&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#ga8451a5e312187ef01a18e6bf5b37f36b">UDMA_UTC_ID2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a168b56dc9d08a05fcc36cf0c8def792f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168b56dc9d08a05fcc36cf0c8def792f">&#9670;&nbsp;</a></span>UDMA_UTC_ID_DMPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_ID_DMPAC_TC0&#160;&#160;&#160;(<a class="el" href="group__DRV__UDMA__TYPE__MODULE.html#gaacfbb90639d888cfecdf3eca8a634719">UDMA_UTC_ID3</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8863f8529bc09a32eedb9caa5b792e41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8863f8529bc09a32eedb9caa5b792e41">&#9670;&nbsp;</a></span>UDMA_UTC_START_CH_DRU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_CH_DRU0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>External start channel of DRU0 UTC. </p>

</div>
</div>
<a id="a78bc7eeab723173ec21a89edee8ae57d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78bc7eeab723173ec21a89edee8ae57d">&#9670;&nbsp;</a></span>UDMA_UTC_NUM_CH_DRU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_NUM_CH_DRU0&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of channels present in DRU0 UTC. </p>

</div>
</div>
<a id="a1860a1b76a499d5a2f45538d76bd65ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1860a1b76a499d5a2f45538d76bd65ab">&#9670;&nbsp;</a></span>UDMA_UTC_START_THREAD_ID_DRU0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_THREAD_ID_DRU0&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start thread ID of DRU0 UTC. </p>

</div>
</div>
<a id="a450dd486a16d5ffd511ff4ce39879c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a450dd486a16d5ffd511ff4ce39879c4a">&#9670;&nbsp;</a></span>UDMA_UTC_START_CH_VPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_CH_VPAC_TC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_OFFSET \</div><div class="line">                                            - CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_OFFSET)</div></div><!-- fragment -->
<p>External start channel of VPAC TC0 UTC. </p>

</div>
</div>
<a id="ab57e3c1d5af52f54e91e534fbf9e3978"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab57e3c1d5af52f54e91e534fbf9e3978">&#9670;&nbsp;</a></span>UDMA_UTC_NUM_CH_VPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_NUM_CH_VPAC_TC0&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of channels present in VPAC TC0 UTC. </p>

</div>
</div>
<a id="af7401767cb26aadc4f7e05a1456d5889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7401767cb26aadc4f7e05a1456d5889">&#9670;&nbsp;</a></span>UDMA_UTC_START_THREAD_ID_VPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_THREAD_ID_VPAC_TC0&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start thread ID of VPAC TC0 UTC. </p>

</div>
</div>
<a id="a5e3383a85b47164878f1ed08de625fcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3383a85b47164878f1ed08de625fcd">&#9670;&nbsp;</a></span>UDMA_UTC_START_CH_VPAC_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_CH_VPAC_TC1</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_OFFSET \</div><div class="line">                                            - CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_OFFSET)</div></div><!-- fragment -->
<p>External start channel of VPAC TC1 UTC. </p>

</div>
</div>
<a id="a8291e12dadd2e6cf3dec3e68ccd95270"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8291e12dadd2e6cf3dec3e68ccd95270">&#9670;&nbsp;</a></span>UDMA_UTC_NUM_CH_VPAC_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_NUM_CH_VPAC_TC1&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of channels present in VPAC TC1 UTC. </p>

</div>
</div>
<a id="a59b6a57bea7fbe4e3c345f1ad715754d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59b6a57bea7fbe4e3c345f1ad715754d">&#9670;&nbsp;</a></span>UDMA_UTC_START_THREAD_ID_VPAC_TC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_THREAD_ID_VPAC_TC1&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start thread ID of VPAC TC1 UTC. </p>

</div>
</div>
<a id="a375bef4fc9413ded286859102b5a2c39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a375bef4fc9413ded286859102b5a2c39">&#9670;&nbsp;</a></span>UDMA_UTC_START_CH_DMPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_CH_DMPAC_TC0</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_OFFSET \</div><div class="line">                                            - CSL_PSILCFG_NAVSS_MAIN_MSMC0_PSILS_THREAD_OFFSET)</div></div><!-- fragment -->
<p>External start channel of DMPAC TC0 UTC. </p>

</div>
</div>
<a id="a0f3342e5586d8c852beac98319858be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f3342e5586d8c852beac98319858be5">&#9670;&nbsp;</a></span>UDMA_UTC_NUM_CH_DMPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_NUM_CH_DMPAC_TC0&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of channels present in DMPAC TC0 UTC. </p>

</div>
</div>
<a id="a27116155d961ab989680e8732b2923a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27116155d961ab989680e8732b2923a9">&#9670;&nbsp;</a></span>UDMA_UTC_START_THREAD_ID_DMPAC_TC0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_UTC_START_THREAD_ID_DMPAC_TC0&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Start thread ID of DMPAC TC0 UTC. </p>

</div>
</div>
<a id="ae086607a5b83f3b4bcd4311310bca2aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae086607a5b83f3b4bcd4311310bca2aa">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MPU1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MPU1_0&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d8047135b737b982ab17812b8e3ff9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8047135b737b982ab17812b8e3ff9b">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU2_0&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf3c054af6d2ac52c91ef7e125b7025e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf3c054af6d2ac52c91ef7e125b7025e">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU2_1&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a46643b1f82eff4306e635bf64195a8b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46643b1f82eff4306e635bf64195a8b7">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU3_0&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7208107c338a998cd5adfe477772f803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7208107c338a998cd5adfe477772f803">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU3_1&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae9ac097b24aa9810767c5db02a820bf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ac097b24aa9810767c5db02a820bf2">&#9670;&nbsp;</a></span>UDMA_CORE_ID_C7X_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_C7X_1&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ddaf8f6593f475e1d5e0315ecdfe0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ddaf8f6593f475e1d5e0315ecdfe0d6">&#9670;&nbsp;</a></span>UDMA_CORE_ID_C7X_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_C7X_2&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af755f527e9fc94e2ae13b889876b5592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af755f527e9fc94e2ae13b889876b5592">&#9670;&nbsp;</a></span>UDMA_NUM_MAIN_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_MAIN_CORE&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a383940be8a38b0e3f909fd701e14a3a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a383940be8a38b0e3f909fd701e14a3a8">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU1_0&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">UDMA_NUM_MAIN_CORE</a> + 0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4516b6955fcf0e36bb97edf0c669d1fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4516b6955fcf0e36bb97edf0c669d1fb">&#9670;&nbsp;</a></span>UDMA_CORE_ID_MCU1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_CORE_ID_MCU1_1&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">UDMA_NUM_MAIN_CORE</a> + 1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6c964b3e27b6aca5ecade8a9ffddb38d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c964b3e27b6aca5ecade8a9ffddb38d">&#9670;&nbsp;</a></span>UDMA_NUM_MCU_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_MCU_CORE&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c3d81881427e99aa375dd30d612be00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c3d81881427e99aa375dd30d612be00">&#9670;&nbsp;</a></span>UDMA_NUM_CORE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_NUM_CORE&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#af755f527e9fc94e2ae13b889876b5592">UDMA_NUM_MAIN_CORE</a> + <a class="el" href="udma__soc_8h.html#a6c964b3e27b6aca5ecade8a9ffddb38d">UDMA_NUM_MCU_CORE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc432542a2a4389251c00da022e6beb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc432542a2a4389251c00da022e6beb7">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_MPU1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_MPU1_0&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09a031926793a7d52c296b01c53ddff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a031926793a7d52c296b01c53ddff5">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_MCU2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_MCU2_0&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a916bb6e2e7559806f4d57695c538336f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a916bb6e2e7559806f4d57695c538336f">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_MCU2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_MCU2_1&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac83445e72cdcc47049480ebd5709761c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83445e72cdcc47049480ebd5709761c">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_MCU3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_MCU3_0&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3249d745ad5d07952a090d583d8cb17c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3249d745ad5d07952a090d583d8cb17c">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_MCU3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_MCU3_1&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa228e65582806fc906a561f100329e85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa228e65582806fc906a561f100329e85">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_C7X_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_C7X_1&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#gaf3c1ee0d97839de6e621ac1c46f13801">CSL_DRU_CORE_ID_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15290bf1d25d6250bed05c766be1a068"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15290bf1d25d6250bed05c766be1a068">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_C7X_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_C7X_2&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#gab4f040b065384f0853295a372f835384">CSL_DRU_CORE_ID_1</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab023a9270c863349a141b47b0389450e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab023a9270c863349a141b47b0389450e">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_MCU1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_MCU1_0&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a25b6ad8c34e5c1737360e8eb41cd2dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25b6ad8c34e5c1737360e8eb41cd2dda">&#9670;&nbsp;</a></span>UDMA_DRU_CORE_ID_MCU1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_DRU_CORE_ID_MCU1_1&#160;&#160;&#160;(<a class="el" href="group__CSL__DRU__ENUM.html#ga1b50f3dd6ddb89b6428a4e9f3ee0f547">CSL_DRU_CORE_ID_2</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0db767e607e289e0097964f5823961ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0db767e607e289e0097964f5823961ce">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_BC_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_BC_UHC&#160;&#160;&#160;(0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra High Capacity Block Copy Channels. </p>

</div>
</div>
<a id="a3eea6a143c03d1836cb64561be088f47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3eea6a143c03d1836cb64561be088f47">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_BC_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_BC_HC&#160;&#160;&#160;(1U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High Capacity Block Copy Channels. </p>

</div>
</div>
<a id="a931e1520f2d0c8efa58a1ee8f8f58e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a931e1520f2d0c8efa58a1ee8f8f58e54">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_BC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_BC&#160;&#160;&#160;(2U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normal Capacity Block Copy Channels. </p>

</div>
</div>
<a id="a94d6966beb96e4dceae7d68233ec2d61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94d6966beb96e4dceae7d68233ec2d61">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_TX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_TX_UHC&#160;&#160;&#160;(3U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra High Capacity TX and Block Copy Channels. </p>

</div>
</div>
<a id="a8fdedfa7053f02d0b63633d634640624"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fdedfa7053f02d0b63633d634640624">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_TX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_TX_HC&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High Capacity TX and Block Copy Channels. </p>

</div>
</div>
<a id="a284e0cead32aec29f1a0b6eb7e3d0c13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a284e0cead32aec29f1a0b6eb7e3d0c13">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_TX&#160;&#160;&#160;(5U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normal Capacity TX and Block Copy Channels. </p>

</div>
</div>
<a id="a0bc872f030eb5920f0d8b92e4af53b17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bc872f030eb5920f0d8b92e4af53b17">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RX_UHC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RX_UHC&#160;&#160;&#160;(6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ultra High Capacity RX Channels. </p>

</div>
</div>
<a id="abd40bf8d50ea1e8832d5aa3e3c1eddb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd40bf8d50ea1e8832d5aa3e3c1eddb3">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RX_HC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RX_HC&#160;&#160;&#160;(7U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>High Capacity RX Channels. </p>

</div>
</div>
<a id="af691a82361ed05294167ebb20691c770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af691a82361ed05294167ebb20691c770">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RX&#160;&#160;&#160;(8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Normal Capacity RX Channels. </p>

</div>
</div>
<a id="a018be1389ac9bcee51a029be858c6229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a018be1389ac9bcee51a029be858c6229">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_GLOBAL_EVENT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_GLOBAL_EVENT&#160;&#160;&#160;(9U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Global Event. </p>

</div>
</div>
<a id="a631ceb75dee3d0d6dddb60da785e847f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631ceb75dee3d0d6dddb60da785e847f">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_VINTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_VINTR&#160;&#160;&#160;(10U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Virtual Interrupts. </p>

</div>
</div>
<a id="ae312a91d0442751c23a11fbce03bd5d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae312a91d0442751c23a11fbce03bd5d5">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_IR_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_IR_INTR&#160;&#160;&#160;(11U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Router Interrupts. </p>

</div>
</div>
<a id="a04b6236c2b448ec16c2eea2552d3eb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04b6236c2b448ec16c2eea2552d3eb61">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_UTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_UTC&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>UTC - Extended Channels (MSMC_DRU/VPAC_TC0/VPAC_TC1/DMPAC) </p>

</div>
</div>
<a id="a4af77e35f7866310ec9c2732c4798864"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4af77e35f7866310ec9c2732c4798864">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RX_FLOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RX_FLOW&#160;&#160;&#160;(13U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free Flows. </p>

</div>
</div>
<a id="a0b351a7b0fd0de8afe65a1426beea1f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b351a7b0fd0de8afe65a1426beea1f4">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RING&#160;&#160;&#160;(14U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Free Rings. </p>

</div>
</div>
<a id="a8e4aa98037123571a2ec04f8b2ea05b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4aa98037123571a2ec04f8b2ea05b3">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_PROXY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_PROXY&#160;&#160;&#160;(15U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Proxy. </p>

</div>
</div>
<a id="aabb0e63c0536f48e4dce3d1596aba93f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb0e63c0536f48e4dce3d1596aba93f">&#9670;&nbsp;</a></span>UDMA_RM_RES_ID_RING_MON</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_RES_ID_RING_MON&#160;&#160;&#160;(16U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ring Monitors. </p>

</div>
</div>
<a id="ac29e6d541c5ece5a2b1873d30c25c4ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac29e6d541c5ece5a2b1873d30c25c4ac">&#9670;&nbsp;</a></span>UDMA_RM_NUM_BCDMA_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_NUM_BCDMA_RES&#160;&#160;&#160;(12U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of BCDMA resources. </p>

</div>
</div>
<a id="a4596adb8c4fe9f924162478d1ba917f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4596adb8c4fe9f924162478d1ba917f0">&#9670;&nbsp;</a></span>UDMA_RM_NUM_UDMAP_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_NUM_UDMAP_RES&#160;&#160;&#160;(17U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of UDMAP resources. </p>

</div>
</div>
<a id="ab5386182d627d9aaf3bbbeaa9570311a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5386182d627d9aaf3bbbeaa9570311a">&#9670;&nbsp;</a></span>UDMA_RM_DEFAULT_BOARDCFG_NUM_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_DEFAULT_BOARDCFG_NUM_RES&#160;&#160;&#160;<a class="el" href="udma__soc_8h.html#abdf69f1f50f27881e9423e8dceafe0d4">UDMA_MAX</a>(<a class="el" href="udma__soc_8h.html#a4596adb8c4fe9f924162478d1ba917f0">UDMA_RM_NUM_UDMAP_RES</a>, <a class="el" href="udma__soc_8h.html#ac29e6d541c5ece5a2b1873d30c25c4ac">UDMA_RM_NUM_BCDMA_RES</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of resources for which the range need to be queried from default BoardCfg. </p>

</div>
</div>
<a id="a696ccd3f681d225dfbb9394e1108c261"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696ccd3f681d225dfbb9394e1108c261">&#9670;&nbsp;</a></span>UDMA_RM_NUM_SHARED_RES</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_NUM_SHARED_RES&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Total number of shared resources - Free_Flows/Global_Event/IR Intr/VINT. </p>

</div>
</div>
<a id="abeeff22048042cdf140ed3c40875cdb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeeff22048042cdf140ed3c40875cdb5">&#9670;&nbsp;</a></span>UDMA_RM_SHARED_RES_MAX_INST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_RM_SHARED_RES_MAX_INST&#160;&#160;&#160;(<a class="el" href="udma__soc_8h.html#a3c3d81881427e99aa375dd30d612be00">UDMA_NUM_CORE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum no.of instances to split a shared resource. This should be max(UDMA_NUM_CORE,UDMA_NUM_INST_ID) </p>

</div>
</div>
<a id="af661ab58e393126d8aefc70becd88af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af661ab58e393126d8aefc70becd88af7">&#9670;&nbsp;</a></span>UDMA_C7X_CORE_INTR_OFFSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_C7X_CORE_INTR_OFFSET&#160;&#160;&#160;(48U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae29f58b1f00a6a88b1e4229b24f12b57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae29f58b1f00a6a88b1e4229b24f12b57">&#9670;&nbsp;</a></span>UDMA_C7X_CORE_NUM_INTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_C7X_CORE_NUM_INTR&#160;&#160;&#160;(64U - UDMA_C7X_CORE_INTR_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c0140aba372d17b9f22d580e353b563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0140aba372d17b9f22d580e353b563">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_SAUL0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_SAUL0_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a14b3c71aee7569c4df50e90acef881a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14b3c71aee7569c4df50e90acef881a1">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87b055206a044b11463e08f563a14fdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87b055206a044b11463e08f563a14fdc">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2468d7def35695f9759a4ad35213cd0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2468d7def35695f9759a4ad35213cd0c">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0557e8e920948af7b7503cad134c2fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0557e8e920948af7b7503cad134c2fd6">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CSI_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CSI_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5310c6a8742d34a412cac77983caadf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5310c6a8742d34a412cac77983caadf4">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CPSW2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CPSW2_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a45760cde1f5b9506a6c09ca4e82b0cde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45760cde1f5b9506a6c09ca4e82b0cde">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_SAUL0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_SAUL0_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a067b7a2d70656db1c1b0019ef85918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a067b7a2d70656db1c1b0019ef85918">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a793eedc62237cb8fede9a026e980f05d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a793eedc62237cb8fede9a026e980f05d">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab608bb12c0cf9cded67dd36c5fa024a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab608bb12c0cf9cded67dd36c5fa024a">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04ec4d4a8bd8667da07a91d651be6d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04ec4d4a8bd8667da07a91d651be6d56">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CSI_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CSI_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a60617635d961aee1e6ec562eff05bd32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60617635d961aee1e6ec562eff05bd32">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CPSW2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CPSW2_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a031a98db017c810a4bb8573a9bcb5423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a031a98db017c810a4bb8573a9bcb5423">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_SAUL0_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_SAUL0_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3d06f88fe012aa7ff0f6bb9fe8d854f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d06f88fe012aa7ff0f6bb9fe8d854f2">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC0_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43e5521775823dab183e8e1d91e2c9e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43e5521775823dab183e8e1d91e2c9e4">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC1_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38a0778e5256ccafa9b5b9dc798e27e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a0778e5256ccafa9b5b9dc798e27e6">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa273d5d48a5a1f0b733ffd3e63b5e6f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa273d5d48a5a1f0b733ffd3e63b5e6f5">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CSI_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CSI_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aff2cdf2a83eac02a015e97c52daf4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aff2cdf2a83eac02a015e97c52daf4b">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CPSW2_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CPSW2_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9d626b4aeaba4e96801efea8ee2d0d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9d626b4aeaba4e96801efea8ee2d0d6">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_SAUL0_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_SAUL0_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_SAUL0_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aab58b5d5b93b14f2e49af5f667b08c2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab58b5d5b93b14f2e49af5f667b08c2e">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC0_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC0_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC0_CC_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a676edf858630b04373f0437d01f6fbbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a676edf858630b04373f0437d01f6fbbf">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_VPAC_TC1_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_VPAC_TC1_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_VPAC_TC1_CC_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adad86a192fec19a25736ff1e7390cbbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adad86a192fec19a25736ff1e7390cbbd">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_DMPAC_TC0_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_DMPAC_TC0_CC_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af526251788f28a2d61d275cb25617e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af526251788f28a2d61d275cb25617e97">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CSI_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CSI_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CSI_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a38e57516cce08f7fb74c7310d5698d27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e57516cce08f7fb74c7310d5698d27">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MAIN_CPSW2_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MAIN_CPSW2_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MAIN_CPSW2_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac4ca30b86ea823a4bd249bd4219a7f52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ca30b86ea823a4bd249bd4219a7f52">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_CPSW0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_CPSW0_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad5c404f2007702233951287c704c1437"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5c404f2007702233951287c704c1437">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_SAUL0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_SAUL0_TX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10c5cb212d1cfa88354bf301339f4641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10c5cb212d1cfa88354bf301339f4641">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_CPSW0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_CPSW0_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af76bb099d77f6438dc8f12141d5bf499"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76bb099d77f6438dc8f12141d5bf499">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_SAUL0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_SAUL0_RX&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_OFFSET)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4300cad443563d2a0f841581792a1e54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4300cad443563d2a0f841581792a1e54">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_CPSW0_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_CPSW0_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb28a72921b808df6bdaee5a4bde5fd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb28a72921b808df6bdaee5a4bde5fd8">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_SAUL0_TX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_SAUL0_TX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILD_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a80dadc6f67a9d03aa87df58806985d63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80dadc6f67a9d03aa87df58806985d63">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_CPSW0_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_CPSW0_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_CPSW0_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3bb432d991c7dcebe6f8a6fcafa7a907"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3bb432d991c7dcebe6f8a6fcafa7a907">&#9670;&nbsp;</a></span>UDMA_PSIL_CH_MCU_SAUL0_RX_CNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PSIL_CH_MCU_SAUL0_RX_CNT&#160;&#160;&#160;(CSL_PSILCFG_NAVSS_MCU_SAUL0_PSILS_THREAD_CNT)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6e7f485b681077d69a777640991c010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6e7f485b681077d69a777640991c010">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP0_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a41544080e4d25b2da070095afc096c50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41544080e4d25b2da070095afc096c50">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP1_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6d054f49a0b6d0f7ba0c1f8fefc26c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d054f49a0b6d0f7ba0c1f8fefc26c21">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP2_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e0f9f700480d79747b3342f888797ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0f9f700480d79747b3342f888797ee">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP3_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69f4a90d8a6fb294d83975d976123cbe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69f4a90d8a6fb294d83975d976123cbe">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP4_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP4_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP4_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a399dee489922f3223e272d2f5f654dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a399dee489922f3223e272d2f5f654dd7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART0_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6222db27361d2224222ae28a1d15375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6222db27361d2224222ae28a1d15375">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART1_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aefcaf05336788b3e24489da56ed778f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefcaf05336788b3e24489da56ed778f7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART2_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31eaca2602c774b66d4a3403c9ff4627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31eaca2602c774b66d4a3403c9ff4627">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART3_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a03eabdbb434d58e654e1acb25aa799a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03eabdbb434d58e654e1acb25aa799a2">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART4_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART4_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART4_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aea595e58fa8a5ba30238267cb7c96fbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea595e58fa8a5ba30238267cb7c96fbc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART5_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART5_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART5_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a466c5852b43b2328795e5040fc29bc86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466c5852b43b2328795e5040fc29bc86">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART6_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART6_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART6_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad727ab466a1a490afc61ddc49bc3b53e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad727ab466a1a490afc61ddc49bc3b53e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART7_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART7_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART7_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a044e64caf9289daa5f7d1046923650d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a044e64caf9289daa5f7d1046923650d6">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART8_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART8_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART8_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a11984ab8e7d98ba9ef1c58db98f73ecc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11984ab8e7d98ba9ef1c58db98f73ecc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART9_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART9_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART9_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4121e5166b6326fa85acc338b6f7b591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4121e5166b6326fa85acc338b6f7b591">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad28a8447cb4b338420b68a34b30c106f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad28a8447cb4b338420b68a34b30c106f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aead588a4cfdfb12774cce2fdf2fc2f5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aead588a4cfdfb12774cce2fdf2fc2f5f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf4969173c884785b8c7813b6aa3ab29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4969173c884785b8c7813b6aa3ab29">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2ef21b7b597365e42641fffd45cd42e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ef21b7b597365e42641fffd45cd42e8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2d373f7c9122fc4de5f12b510ba50344"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d373f7c9122fc4de5f12b510ba50344">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c60ad679afa25448316a4f94013bfe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c60ad679afa25448316a4f94013bfe9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3fa3123f22fd6d305e4efbfe9f09cd56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fa3123f22fd6d305e4efbfe9f09cd56">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a87547598ebc2234bacf853b852aacd65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87547598ebc2234bacf853b852aacd65">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9dfae98e6dcab2240da39a0abd6f7f2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9dfae98e6dcab2240da39a0abd6f7f2a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a31c68d32002a11b68a99187a03b2531d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31c68d32002a11b68a99187a03b2531d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab9c4407916a2a4ddd2da403f2045323b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9c4407916a2a4ddd2da403f2045323b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aacba409bac9d579283f1b1bcb324e609"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacba409bac9d579283f1b1bcb324e609">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e67c9a4f1b0371bcebb03380250d11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e67c9a4f1b0371bcebb03380250d11e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3285d9f891c02397150d9b5ac17c6562"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3285d9f891c02397150d9b5ac17c6562">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65e37c871bde3cec2f285e0a3c4eb2d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65e37c871bde3cec2f285e0a3c4eb2d9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae1ab6baa927beb9ef5f8b500ba98305b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1ab6baa927beb9ef5f8b500ba98305b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4e845d14cbebc5973838e6a00cd11f08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e845d14cbebc5973838e6a00cd11f08">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeba84f2dc8482e17f3ae42519a450ff3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeba84f2dc8482e17f3ae42519a450ff3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add479e2de1b5dec1b7acb0bc45de02c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add479e2de1b5dec1b7acb0bc45de02c1">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a98882dc84942b07b1a8542242c197a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a98882dc84942b07b1a8542242c197a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1345062f3e60618ad5247bb2c1d58201"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1345062f3e60618ad5247bb2c1d58201">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a96afd6743acf1baa697d0eac46246136"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96afd6743acf1baa697d0eac46246136">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab62ebc5194c962693dfc95bc5e616a8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62ebc5194c962693dfc95bc5e616a8a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a53752fe2ec048847dd36fda03f472282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53752fe2ec048847dd36fda03f472282">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a77e1d894e4abf3d4e50dd5919e6adf47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77e1d894e4abf3d4e50dd5919e6adf47">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8409d294c6d751fa4e1445cceb8ba34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8409d294c6d751fa4e1445cceb8ba34b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a49c63d808dcd7737589db16423e8b694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49c63d808dcd7737589db16423e8b694">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a71e2b2ca2ebb51b05060ed91d6aab155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e2b2ca2ebb51b05060ed91d6aab155">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adf462093fb6162851f0c5f950faf2c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf462093fb6162851f0c5f950faf2c92">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a483f4e192fc48ccc4e161910586475f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483f4e192fc48ccc4e161910586475f9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3957d65a8c82f011e82ffffec51e4285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3957d65a8c82f011e82ffffec51e4285">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a88aba3ce54fcbcef4efffc23d38944b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88aba3ce54fcbcef4efffc23d38944b3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN0_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN0_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeff7c43da3dc81313134901c5975dbfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeff7c43da3dc81313134901c5975dbfd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN0_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN0_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae903287467073414cba268ef31c99738"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae903287467073414cba268ef31c99738">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN0_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN0_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8653d90f23efc926a097129049fdd8b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8653d90f23efc926a097129049fdd8b8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN1_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN1_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a65539e688c089764370caff5d792aa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65539e688c089764370caff5d792aa5d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN1_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN1_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a09f7c021bd9083483429a0d10fa240fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09f7c021bd9083483429a0d10fa240fa">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN1_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN1_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f5acf48f7715ac218f3ae9fcb9bc784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f5acf48f7715ac218f3ae9fcb9bc784">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN2_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN2_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab1394eb042e66a5befb71996fa9b2b60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1394eb042e66a5befb71996fa9b2b60">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN2_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN2_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a20724a4ef1e6c5d4196cda3f9e9bc3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20724a4ef1e6c5d4196cda3f9e9bc3b3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN2_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN2_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1f2f5d8c800e0d132236aaa2cf7a19b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f2f5d8c800e0d132236aaa2cf7a19b3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN3_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN3_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a134eec707e68b0218f37d89ddaef7355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a134eec707e68b0218f37d89ddaef7355">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN3_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN3_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afebbbf7939a629273a6a8c3de44855a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afebbbf7939a629273a6a8c3de44855a9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN3_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN3_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5a0d3ab59a34d1b12d200cf3904e950a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a0d3ab59a34d1b12d200cf3904e950a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN4_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN4_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab340f0d62861fa3eadaec886c8b6eb61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab340f0d62861fa3eadaec886c8b6eb61">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN4_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN4_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7d4b9cc707f6408acc1372e64e7e9cbb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d4b9cc707f6408acc1372e64e7e9cbb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN4_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN4_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa97a67fdaf8ae0212f85145b515e5a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa97a67fdaf8ae0212f85145b515e5a81">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN5_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN5_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a81af2fdeb9963f02788f696112d73aa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81af2fdeb9963f02788f696112d73aa8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN5_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN5_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab754591e3025e6e45c4246687a08bd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab754591e3025e6e45c4246687a08bd3e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN5_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN5_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c8eb2c7f9bc75e2791aab361d109f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c8eb2c7f9bc75e2791aab361d109f4d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN6_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN6_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e937933a40756f94a4472f0c4386b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e937933a40756f94a4472f0c4386b56">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN6_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN6_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad01ff04ed7c7b85b96bf8c0a7a5def30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01ff04ed7c7b85b96bf8c0a7a5def30">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN6_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN6_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a843df941b4c8533239ab038c179697d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a843df941b4c8533239ab038c179697d2">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN7_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN7_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9715cdd98f747d3d455ea73b62d4d81c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9715cdd98f747d3d455ea73b62d4d81c">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN7_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN7_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaff083e0afd84c6af043cd3dd16d3981"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaff083e0afd84c6af043cd3dd16d3981">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN7_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN7_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35a08400c20e1b30e382210858f64472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a08400c20e1b30e382210858f64472">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN8_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN8_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1cc4986d58e5a48f197db32f7e3495d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc4986d58e5a48f197db32f7e3495d6">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN8_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN8_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a19bbd10efa0d56879e8eef9216c90ac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19bbd10efa0d56879e8eef9216c90ac8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN8_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN8_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a58427f33f33a9852607bac9fd3709866"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58427f33f33a9852607bac9fd3709866">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN9_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN9_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="accde0a53f95f7d433e7839470ef81bbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accde0a53f95f7d433e7839470ef81bbf">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN9_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN9_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6aaab24f5a9b8fa07ca5e5004fde267d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aaab24f5a9b8fa07ca5e5004fde267d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN9_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN9_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3635bc8ba7396ae146e6d43c4b398221"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3635bc8ba7396ae146e6d43c4b398221">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN10_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN10_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01a5bf572b7a040d556efc2ab07f269e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01a5bf572b7a040d556efc2ab07f269e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN10_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN10_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa21dfd7bbe0d08d4a7ea58befbd9fa15"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21dfd7bbe0d08d4a7ea58befbd9fa15">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN10_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN10_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afc280f73c92fc731fa0674b422ce9716"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc280f73c92fc731fa0674b422ce9716">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN11_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN11_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eb5a41e69b3c7fd42f4809c5e9c5d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eb5a41e69b3c7fd42f4809c5e9c5d87">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN11_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN11_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afb4654d0ee6d2b2f9abdfe2b1f478c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb4654d0ee6d2b2f9abdfe2b1f478c7e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN11_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN11_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af33ed76ddcfc7ea7aa7545209457b5ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33ed76ddcfc7ea7aa7545209457b5ea">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN12_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN12_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a648cd42c68f8ccac1de18869ba591f63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a648cd42c68f8ccac1de18869ba591f63">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN12_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN12_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8e2e6cc837060aaec5ccc6811d2e1ba8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2e6cc837060aaec5ccc6811d2e1ba8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN12_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN12_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afca0e00479524686df14a7689a4651c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca0e00479524686df14a7689a4651c8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN13_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN13_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a23044c200639f7be4b2803fd8356750d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23044c200639f7be4b2803fd8356750d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN13_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN13_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa786f27a6be67124f5c370cb3f7b8cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa786f27a6be67124f5c370cb3f7b8cd7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN13_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN13_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8a7bf8962a9e53c865c65cc910a6afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8a7bf8962a9e53c865c65cc910a6afe">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN14_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN14_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a233467864567a102c043b4bc11786a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a233467864567a102c043b4bc11786a0d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN14_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN14_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6157a4b1483b62746b6609a7beaa46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6157a4b1483b62746b6609a7beaa46f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN14_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN14_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b64bb4ab8bd52d10fb83a3ee4b2d121"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b64bb4ab8bd52d10fb83a3ee4b2d121">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN15_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN15_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1368529ea9d68cab8e48b4ea27a6148e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1368529ea9d68cab8e48b4ea27a6148e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN15_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN15_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7daed7a86264d37b672937603ed4a09a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7daed7a86264d37b672937603ed4a09a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN15_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN15_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a781f206116ee0e146a17d9ea9dcfb509"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a781f206116ee0e146a17d9ea9dcfb509">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN16_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN16_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a04fffe8a462a2b5acfef05793cd21f85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04fffe8a462a2b5acfef05793cd21f85">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN16_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN16_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad611fb49e11da90fbda338748bdb302a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad611fb49e11da90fbda338748bdb302a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN16_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN16_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af9fc77078a49a94ce8a9918dae8d3ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9fc77078a49a94ce8a9918dae8d3ccd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN17_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN17_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abaf25b574bf33ace285cc5aac4ec4f48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaf25b574bf33ace285cc5aac4ec4f48">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN17_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN17_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afd331aa092295ad69142761da0a58a1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd331aa092295ad69142761da0a58a1f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN17_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN17_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4acf348dd6dd983acc0c90ebb3e0687"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4acf348dd6dd983acc0c90ebb3e0687">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4b9eae118f47a2a88df8114a442c097b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b9eae118f47a2a88df8114a442c097b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afe8fd43781de2282ffaa1d2b283c13d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe8fd43781de2282ffaa1d2b283c13d3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa78ef898d6b4ee4f344deb02432cc88b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa78ef898d6b4ee4f344deb02432cc88b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab195663fa1c28ae03fdb7110c147084d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab195663fa1c28ae03fdb7110c147084d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad7744bae783970215fc88624144ab2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7744bae783970215fc88624144ab2bb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0e4f1c40b90bb97b1fd11f79655569fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e4f1c40b90bb97b1fd11f79655569fd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a297b851baa91a363fcfab8285310b6f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a297b851baa91a363fcfab8285310b6f0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0dbd91218d0027c8304ca8caf9591992"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dbd91218d0027c8304ca8caf9591992">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5bad89bbc7ed29451bc97b5c969a06bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bad89bbc7ed29451bc97b5c969a06bd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abeb8704691b45c9359570fb132efd26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abeb8704691b45c9359570fb132efd26e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a005cf03adab2c77976421f14434dfc91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a005cf03adab2c77976421f14434dfc91">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH3_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH3_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH3_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae57a251a023ed2139e86c5850ce177b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae57a251a023ed2139e86c5850ce177b1">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN0_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN0_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aff4b445fe38f20588e304213d26ea998"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff4b445fe38f20588e304213d26ea998">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN0_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN0_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afde9650fcdc16907ec327ec5ae6fc9e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afde9650fcdc16907ec327ec5ae6fc9e7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN0_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN0_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7af0351615a11814988867520dfb6182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af0351615a11814988867520dfb6182">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN1_CH0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN1_CH0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1b123c6d762ecb106fc8ba75f35c85f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b123c6d762ecb106fc8ba75f35c85f0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN1_CH1_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN1_CH1_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH1_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3c99da8f9524fce27141d55138c06a28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c99da8f9524fce27141d55138c06a28">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN1_CH2_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN1_CH2_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH2_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b76c91d460b3f7a0bd367720e9d217b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b76c91d460b3f7a0bd367720e9d217b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_UART0_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_UART0_TX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_UART0_CH0_TX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3be2d4c0286efe2201c8aee74bd357cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3be2d4c0286efe2201c8aee74bd357cb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af740985fae7a0b32de3324aca5c96c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af740985fae7a0b32de3324aca5c96c40">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP1_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8fec823ea706f255fc9bda7f0ddcb6cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fec823ea706f255fc9bda7f0ddcb6cc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP2_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a888fc109afdd4096c8ce86e12a0ff37b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888fc109afdd4096c8ce86e12a0ff37b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP3_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a18e4a44170907253f3aca2f6be3149f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e4a44170907253f3aca2f6be3149f2">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCASP4_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCASP4_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCASP4_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aabb1c1cca204692681c62d327943db6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabb1c1cca204692681c62d327943db6b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4743fe49fe01d86b628d0a8360832de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4743fe49fe01d86b628d0a8360832de">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART1_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ff42f7626a4b67d5d6df5448f398651"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff42f7626a4b67d5d6df5448f398651">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART2_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8ae89b7c59fd8eeca4d54118e0b7d1e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae89b7c59fd8eeca4d54118e0b7d1e6">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART3_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afca84671d64003af7e5b78ff81a51f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca84671d64003af7e5b78ff81a51f1b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART4_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART4_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART4_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6055917dd74c05d1448336cfca053dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6055917dd74c05d1448336cfca053dc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART5_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART5_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART5_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a467234f3eaf6dd88608a3a2aa244fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a467234f3eaf6dd88608a3a2aa244fc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART6_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART6_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART6_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3579253da1e8dfdae49c492bc99d5b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3579253da1e8dfdae49c492bc99d5b29">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART7_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART7_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART7_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae7937eb226a394a4ad2a4fcf3b6ce116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7937eb226a394a4ad2a4fcf3b6ce116">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART8_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART8_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART8_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb316542f99cd1bdcb6f1d54062625a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb316542f99cd1bdcb6f1d54062625a0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_UART9_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_UART9_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_UART9_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4a1c0d71a2da65ead98b0cc5ff489d2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a1c0d71a2da65ead98b0cc5ff489d2f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcdae0c69d811c3c0dd6a13cc2580a62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcdae0c69d811c3c0dd6a13cc2580a62">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a488b790549500dbb2fe750e98eb6492b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a488b790549500dbb2fe750e98eb6492b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6a7201fbdae5e695743a99806611fcfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a7201fbdae5e695743a99806611fcfb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI0_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI0_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI0_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a815c03e731c1206f751efb9628f4398f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a815c03e731c1206f751efb9628f4398f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7071c63928ea3bc129b70c6746c881a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7071c63928ea3bc129b70c6746c881a9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac6d6da1fddcd3feeaa4696c262cc3579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d6da1fddcd3feeaa4696c262cc3579">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5046bfa1871cfe0b1a172d99d180131d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5046bfa1871cfe0b1a172d99d180131d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI1_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI1_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI1_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a69347dd202a9d0ef1dfbcd8dc4d5230d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69347dd202a9d0ef1dfbcd8dc4d5230d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7918887e0280a5ca6b78e56d3ecd60e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7918887e0280a5ca6b78e56d3ecd60e3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abf0a070560e42bca8cdb327610c5de9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf0a070560e42bca8cdb327610c5de9c">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2a0ff4ca04dc9c3b842efa3f18aa48c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0ff4ca04dc9c3b842efa3f18aa48c5">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI2_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI2_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI2_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aee4db7a2f43334717e12518ef9914234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4db7a2f43334717e12518ef9914234">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9bcbcb732667c39e017c860c155568da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bcbcb732667c39e017c860c155568da">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa0dbcc94a764bc9c592e388a2c4e89dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0dbcc94a764bc9c592e388a2c4e89dc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c125ab29c823b5ad83ba3f403f8ace3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c125ab29c823b5ad83ba3f403f8ace3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI3_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI3_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI3_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a422938e23d671f651df2456f218eea5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a422938e23d671f651df2456f218eea5b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a93a10f18ff25194cfa71a561ac0cb006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a10f18ff25194cfa71a561ac0cb006">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac2240fc57c072ca02dcce0c15360bd71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2240fc57c072ca02dcce0c15360bd71">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a74c032fd3386474ff26d70724bff67d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74c032fd3386474ff26d70724bff67d8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI4_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI4_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI4_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a50234b0af1161f1aa3b5e73c164f76f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a50234b0af1161f1aa3b5e73c164f76f0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7719ac0b4d02a8505b45be6e21667010"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7719ac0b4d02a8505b45be6e21667010">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3f829ce638829504c9c7844486813a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f829ce638829504c9c7844486813a12">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5c8e255cce1a4b7bda469a3a1f0549d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c8e255cce1a4b7bda469a3a1f0549d9">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI5_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI5_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI5_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5cc82461166b3fb31b9eb9103e0234fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cc82461166b3fb31b9eb9103e0234fe">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6273361b57e9cd4fd490e9048014c9cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6273361b57e9cd4fd490e9048014c9cc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13c2ee33e4736e17f2272b2741e5ba85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c2ee33e4736e17f2272b2741e5ba85">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a698be3589e25ad9cd39e54b58b2f34d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a698be3589e25ad9cd39e54b58b2f34d3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI6_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI6_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI6_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0ec9e044f66416f2475ae8d3131b9d3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ec9e044f66416f2475ae8d3131b9d3d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a529728a98b76d5ea68e73d5d905bb9ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a529728a98b76d5ea68e73d5d905bb9ca">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2161e8a35738f930a49db6aad51de5bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2161e8a35738f930a49db6aad51de5bd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adae4602b5f14b834e263b77b1acca8bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae4602b5f14b834e263b77b1acca8bb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCSPI7_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCSPI7_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCSPI7_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a13428522930c396bee86db30a4656bcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13428522930c396bee86db30a4656bcd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN0_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6178f6fa701acac149e674da51b08034"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6178f6fa701acac149e674da51b08034">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN0_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9a11805e2e8e7eae0e1d413093e0b1ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a11805e2e8e7eae0e1d413093e0b1ab">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN0_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN0_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN0_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a746a5520a7aeaca28d530246b8199b43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a746a5520a7aeaca28d530246b8199b43">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN1_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN1_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9ea312083e8b83774875ac410ecbc9c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ea312083e8b83774875ac410ecbc9c7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN1_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN1_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4937dd162425fee89253d9d400ba42be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4937dd162425fee89253d9d400ba42be">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN1_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN1_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN1_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7485d99da679dd1440c2c94eb037ddcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7485d99da679dd1440c2c94eb037ddcd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN2_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN2_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9c0226e2b6cfcdef4e92aa26b6975e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c0226e2b6cfcdef4e92aa26b6975e81">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN2_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN2_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aba2373517eda18b7c10a1fd46577a188"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba2373517eda18b7c10a1fd46577a188">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN2_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN2_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN2_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a73b38698b2a746ecb08320e1aa266c89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b38698b2a746ecb08320e1aa266c89">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN3_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN3_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a983e5bbddd93d83d6f08fd5744742f16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a983e5bbddd93d83d6f08fd5744742f16">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN3_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN3_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa33e32f8cc75bca60a444db6a4fc634a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa33e32f8cc75bca60a444db6a4fc634a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN3_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN3_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN3_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a287001e6faa50c2b665aceda9cc38cd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a287001e6faa50c2b665aceda9cc38cd5">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN4_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN4_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aaf0429e1c9f552e6e1efec6ee05a9862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf0429e1c9f552e6e1efec6ee05a9862">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN4_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN4_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc5262329af9d0d74dab971b5163cdab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc5262329af9d0d74dab971b5163cdab">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN4_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN4_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN4_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc22f2fb33984d8791ff25ff34289406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc22f2fb33984d8791ff25ff34289406">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN5_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN5_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade57fdaa35d4d444ec87be2f9d1c4fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade57fdaa35d4d444ec87be2f9d1c4fff">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN5_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN5_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a454df89dddd5cdf46963f358fea70d14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a454df89dddd5cdf46963f358fea70d14">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN5_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN5_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN5_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af7fe22f52c7fba08d69c06d2aa7aeddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fe22f52c7fba08d69c06d2aa7aeddc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN6_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN6_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a06fcde32741cdd39ac2aa67d9e6787df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06fcde32741cdd39ac2aa67d9e6787df">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN6_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN6_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a228a4a384b2001c68a4aa7e39d5c69f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228a4a384b2001c68a4aa7e39d5c69f8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN6_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN6_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN6_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab8b3d24ab6bbd79d77f003adc937c61e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8b3d24ab6bbd79d77f003adc937c61e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN7_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN7_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae8899977c3107b4ad75acb75d4bc0a4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8899977c3107b4ad75acb75d4bc0a4a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN7_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN7_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab6b8dfadde7ae69fc005df3216e96406"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6b8dfadde7ae69fc005df3216e96406">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN7_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN7_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN7_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad6152034fb0ad4ab21b710e117cdc48d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6152034fb0ad4ab21b710e117cdc48d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN8_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN8_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2dd84494cf358ab5a77ccff804b1fef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd84494cf358ab5a77ccff804b1fef6">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN8_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN8_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a43450d3d289f4d66e6437e22901ba4f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43450d3d289f4d66e6437e22901ba4f8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN8_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN8_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN8_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad3aa6ed0383643d0a9ef4581994aa3d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3aa6ed0383643d0a9ef4581994aa3d3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN9_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN9_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abb0f4e70e7559161f537a4a347891054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb0f4e70e7559161f537a4a347891054">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN9_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN9_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2fafc6c1beb7d3ff276f09d5cb4599f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fafc6c1beb7d3ff276f09d5cb4599f5">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN9_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN9_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN9_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5b46cdc3109bd4417e6d5291c0d4609e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b46cdc3109bd4417e6d5291c0d4609e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN10_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN10_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a740c0afb61b7e9c402ce55be30cd6d29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a740c0afb61b7e9c402ce55be30cd6d29">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN10_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN10_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeef1e7752b646e42c402caa3a4753b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef1e7752b646e42c402caa3a4753b71">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN10_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN10_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN10_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a64034f11e3b81ebf6d325cd48cc7581f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64034f11e3b81ebf6d325cd48cc7581f">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN11_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN11_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1eed774587a27d17728dad303f5ba50c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eed774587a27d17728dad303f5ba50c">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN11_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN11_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a9860677b095e1999526f25100142e984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9860677b095e1999526f25100142e984">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN11_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN11_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN11_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a98759c546e829eae95140d6347e9a31d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98759c546e829eae95140d6347e9a31d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN12_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN12_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a3e4f385c99e3ff4b8429618a7a4ba3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e4f385c99e3ff4b8429618a7a4ba3c5">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN12_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN12_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a37bdd66272329c83af3751530793ef16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a37bdd66272329c83af3751530793ef16">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN12_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN12_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN12_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1a8070e4ca78f7cfb02c705893daa7fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8070e4ca78f7cfb02c705893daa7fd">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN13_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN13_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a35c1f0720c2e894b4fffae3be3534ce4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c1f0720c2e894b4fffae3be3534ce4">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN13_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN13_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0a915aa146d91a54d23bd4ce396478ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a915aa146d91a54d23bd4ce396478ee">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN13_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN13_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN13_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a68f5930eab8f642835a49da13508ac7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f5930eab8f642835a49da13508ac7d">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN14_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN14_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="afa1acf6103a6f246aa9ea6c55d514f84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa1acf6103a6f246aa9ea6c55d514f84">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN14_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN14_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26e9ba1904ebf115dd62d4ab5aab2e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26e9ba1904ebf115dd62d4ab5aab2e46">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN14_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN14_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN14_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c70e6817bb06ace0b47ab76566c2542"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c70e6817bb06ace0b47ab76566c2542">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN15_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN15_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2e9c61c45bca3ed4a433cdb57ff50dd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e9c61c45bca3ed4a433cdb57ff50dd0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN15_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN15_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad41cf8d3e72da1942aed3baa9c125972"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad41cf8d3e72da1942aed3baa9c125972">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN15_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN15_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN15_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4946e803f3b54e39d4046ce83e824c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4946e803f3b54e39d4046ce83e824c6e">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN16_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN16_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a01eda3fd5137cc7e6a0787403d9845b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01eda3fd5137cc7e6a0787403d9845b4">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN16_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN16_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6f394f75d37397fe4ef57d18dbbd9247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f394f75d37397fe4ef57d18dbbd9247">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN16_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN16_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN16_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4d0aa516a914054059602b24cdfe5c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4d0aa516a914054059602b24cdfe5c8">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN17_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN17_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a628d9fae02a0e4dc4f8e261c7157dffa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a628d9fae02a0e4dc4f8e261c7157dffa">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN17_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN17_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ace64ee9bac1a3b711cac2de8197c73bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace64ee9bac1a3b711cac2de8197c73bf">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MAIN_MCAN17_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MAIN_MCAN17_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MAIN_MCAN17_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a394d1ba3c415ecb67e72d4fe448276eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a394d1ba3c415ecb67e72d4fe448276eb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_ADC0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_ADC0_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae244276089924d11bd4ba618948a972b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae244276089924d11bd4ba618948a972b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_ADC0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_ADC0_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC0_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="abc2ffc2937aac8e4c95934bd131c3028"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2ffc2937aac8e4c95934bd131c3028">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_ADC1_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_ADC1_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC1_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad78e33734168dd66065a98ca4ac23d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e33734168dd66065a98ca4ac23d1b">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_ADC1_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_ADC1_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_ADC1_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa8234f9085f92d2f13588ec28e28ddfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8234f9085f92d2f13588ec28e28ddfe">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a91b729aeb862e0c3f2a6a65b4e98ae45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b729aeb862e0c3f2a6a65b4e98ae45">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ac9c88a5b6fd9efe3f34ecedc47696f82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9c88a5b6fd9efe3f34ecedc47696f82">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a29d67ad05dba6331dadbb91d244e8c96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29d67ad05dba6331dadbb91d244e8c96">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI0_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI0_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI0_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5f468c1cc34c1ba5ac4e07d4b5b6a7e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f468c1cc34c1ba5ac4e07d4b5b6a7e7">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae2ba7ee3bf007bd7c9cc44da1e350fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2ba7ee3bf007bd7c9cc44da1e350fa3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a40d56d40872141a5c5c98ec12fd2e5e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40d56d40872141a5c5c98ec12fd2e5e4">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="af573883418f256a0cc2e749cfef37472"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af573883418f256a0cc2e749cfef37472">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI1_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI1_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI1_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb24fe1a20b2ef8af0901e3b32dea4e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb24fe1a20b2ef8af0901e3b32dea4e0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a30196176ffc14d8a08267b56c32b5abc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30196176ffc14d8a08267b56c32b5abc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a0b1d249b9e3999bb8fdcf194ec12a1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b1d249b9e3999bb8fdcf194ec12a1b6">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a16274ec7f69a8cf493630fd9d711058a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16274ec7f69a8cf493630fd9d711058a">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCSPI2_CH3_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCSPI2_CH3_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCSPI2_CH3_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adcceb2f806f2600f4e98042879a1f3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adcceb2f806f2600f4e98042879a1f3fb">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN0_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN0_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a697371f4570a672c0cda3f0c676b5958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a697371f4570a672c0cda3f0c676b5958">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN0_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN0_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ab4c704509f75cab4cdbd0f4dd4a075dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4c704509f75cab4cdbd0f4dd4a075dc">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN0_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN0_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN0_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a26edf1896c502338c53e8531cac525d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26edf1896c502338c53e8531cac525d0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN1_CH0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN1_CH0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1e4c5d717448b7907638391aac3988f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e4c5d717448b7907638391aac3988f3">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN1_CH1_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN1_CH1_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH1_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6af610cfaa79a4c9df9483d3ce287553"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6af610cfaa79a4c9df9483d3ce287553">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_MCAN1_CH2_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_MCAN1_CH2_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_MCAN1_CH2_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aca91bffbdb12a8ae8363c5c495f244f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca91bffbdb12a8ae8363c5c495f244f0">&#9670;&nbsp;</a></span>UDMA_PDMA_CH_MCU_UART0_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UDMA_PDMA_CH_MCU_UART0_RX&#160;&#160;&#160;(CSL_PDMA_CH_MCU_UART0_CH0_RX)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a8058b33fa8ebc45c10388bc297f1b965"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8058b33fa8ebc45c10388bc297f1b965">&#9670;&nbsp;</a></span>Udma_getCoreId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Udma_getCoreId </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the core ID. </p>
<dl class="section return"><dt>Returns</dt><dd>Core ID <a class="el" href="udma__soc_8h.html#Udma_CoreId">Udma_CoreId</a> </dd></dl>

</div>
</div>
<a id="ab3e87e0d3b0df1698553c80602cb5e11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3e87e0d3b0df1698553c80602cb5e11">&#9670;&nbsp;</a></span>Udma_getCoreSciDevId()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t Udma_getCoreSciDevId </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the core tisci device ID. </p>
<dl class="section return"><dt>Returns</dt><dd>Core tisci Dev ID </dd></dl>

</div>
</div>
<a id="aee9f1d338b97fac74bcd76c6c80bceb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee9f1d338b97fac74bcd76c6c80bceb5">&#9670;&nbsp;</a></span>Udma_isCacheCoherent()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t Udma_isCacheCoherent </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns TRUE if the memory is cache coherent. </p>
<dl class="section return"><dt>Returns</dt><dd>TRUE/FALSE </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_93501a11e921083efbd154e0cdff5f10.html">packages</a></li><li class="navelem"><a class="el" href="dir_b59fa847594ba2e55d37d32c1afb17da.html">ti</a></li><li class="navelem"><a class="el" href="dir_942fd6eb55710291a36b82388287297e.html">drv</a></li><li class="navelem"><a class="el" href="dir_b1762e82483349a7af12f96c6aefd468.html">udma</a></li><li class="navelem"><a class="el" href="dir_96540cc6209364ed210dc0b0123b12f3.html">soc</a></li><li class="navelem"><a class="el" href="dir_4293ec9f7c03bc51784efde9fe31981b.html">j721s2</a></li><li class="navelem"><a class="el" href="udma__soc_8h.html">udma_soc.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.15 </li>
  </ul>
</div>
</body>
</html>
