###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       175225   # Number of WRITE/WRITEP commands
num_reads_done                 =       592616   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       436201   # Number of read row buffer hits
num_read_cmds                  =       592613   # Number of READ/READP commands
num_writes_done                =       175225   # Number of read requests issued
num_write_row_hits             =       127341   # Number of write row buffer hits
num_act_cmds                   =       205138   # Number of ACT commands
num_pre_cmds                   =       205107   # Number of PRE commands
num_ondemand_pres              =       180438   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9398896   # Cyles of rank active rank.0
rank_active_cycles.1           =      9164479   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       601104   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       835521   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       715110   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         7335   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2360   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2779   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2991   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4792   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8293   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1663   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1204   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1919   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19395   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           15   # Write cmd latency (cycles)
write_latency[20-39]           =          344   # Write cmd latency (cycles)
write_latency[40-59]           =          613   # Write cmd latency (cycles)
write_latency[60-79]           =         1283   # Write cmd latency (cycles)
write_latency[80-99]           =         2735   # Write cmd latency (cycles)
write_latency[100-119]         =         3728   # Write cmd latency (cycles)
write_latency[120-139]         =         5615   # Write cmd latency (cycles)
write_latency[140-159]         =         7074   # Write cmd latency (cycles)
write_latency[160-179]         =         8546   # Write cmd latency (cycles)
write_latency[180-199]         =         9499   # Write cmd latency (cycles)
write_latency[200-]            =       135773   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       244053   # Read request latency (cycles)
read_latency[40-59]            =        72434   # Read request latency (cycles)
read_latency[60-79]            =        98852   # Read request latency (cycles)
read_latency[80-99]            =        31139   # Read request latency (cycles)
read_latency[100-119]          =        24959   # Read request latency (cycles)
read_latency[120-139]          =        21836   # Read request latency (cycles)
read_latency[140-159]          =        11933   # Read request latency (cycles)
read_latency[160-179]          =         9122   # Read request latency (cycles)
read_latency[180-199]          =         7095   # Read request latency (cycles)
read_latency[200-]             =        71190   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.74723e+08   # Write energy
read_energy                    =  2.38942e+09   # Read energy
act_energy                     =  5.61258e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.8853e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.0105e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86491e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.71863e+09   # Active standby energy rank.1
average_read_latency           =      107.423   # Average read request latency (cycles)
average_interarrival           =      13.0231   # Average request interarrival latency (cycles)
total_energy                   =  1.68032e+10   # Total energy (pJ)
average_power                  =      1680.32   # Average power (mW)
average_bandwidth              =      6.55224   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       199674   # Number of WRITE/WRITEP commands
num_reads_done                 =       616519   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       446116   # Number of read row buffer hits
num_read_cmds                  =       616517   # Number of READ/READP commands
num_writes_done                =       199674   # Number of read requests issued
num_write_row_hits             =       141642   # Number of write row buffer hits
num_act_cmds                   =       229342   # Number of ACT commands
num_pre_cmds                   =       229311   # Number of PRE commands
num_ondemand_pres              =       205317   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9307015   # Cyles of rank active rank.0
rank_active_cycles.1           =      9270466   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       692985   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       729534   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       764920   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6133   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2277   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2772   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2987   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4621   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8440   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1620   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1150   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1911   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19362   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          296   # Write cmd latency (cycles)
write_latency[40-59]           =          554   # Write cmd latency (cycles)
write_latency[60-79]           =         1296   # Write cmd latency (cycles)
write_latency[80-99]           =         3119   # Write cmd latency (cycles)
write_latency[100-119]         =         4444   # Write cmd latency (cycles)
write_latency[120-139]         =         6700   # Write cmd latency (cycles)
write_latency[140-159]         =         8410   # Write cmd latency (cycles)
write_latency[160-179]         =        10282   # Write cmd latency (cycles)
write_latency[180-199]         =        11444   # Write cmd latency (cycles)
write_latency[200-]            =       153120   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       237900   # Read request latency (cycles)
read_latency[40-59]            =        71058   # Read request latency (cycles)
read_latency[60-79]            =       106567   # Read request latency (cycles)
read_latency[80-99]            =        33328   # Read request latency (cycles)
read_latency[100-119]          =        26871   # Read request latency (cycles)
read_latency[120-139]          =        23156   # Read request latency (cycles)
read_latency[140-159]          =        12893   # Read request latency (cycles)
read_latency[160-179]          =         9910   # Read request latency (cycles)
read_latency[180-199]          =         7718   # Read request latency (cycles)
read_latency[200-]             =        87116   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.96773e+08   # Write energy
read_energy                    =   2.4858e+09   # Read energy
act_energy                     =   6.2748e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.32633e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.50176e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80758e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.78477e+09   # Active standby energy rank.1
average_read_latency           =      121.861   # Average read request latency (cycles)
average_interarrival           =      12.2516   # Average request interarrival latency (cycles)
total_energy                   =  1.70899e+10   # Total energy (pJ)
average_power                  =      1708.99   # Average power (mW)
average_bandwidth              =      6.96485   # Average bandwidth
