Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 21 13:38:49 2025
| Host         : guanhau running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Table_Tennis_timing_summary_routed.rpt -pb Table_Tennis_timing_summary_routed.pb -rpx Table_Tennis_timing_summary_routed.rpx -warn_on_violation
| Design       : Table_Tennis
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 47 register/latch pins with no clock driven by root clock pin: i_clk (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: counter_reg[24]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  145          inf        0.000                      0                  145           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_FSM_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_FSM_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.455ns  (logic 3.461ns (36.611%)  route 5.993ns (63.389%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  FSM_sequential_FSM_state_reg[2]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.398     0.398 f  FSM_sequential_FSM_state_reg[2]/Q
                         net (fo=32, routed)          1.157     1.555    FSM_state[2]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.242     1.797 r  o_FSM_state_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           4.836     6.633    o_FSM_state_OBUF[1]
    U9                   OBUF (Prop_obuf_I_O)         2.821     9.455 r  o_FSM_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.455    o_FSM_state[1]
    U9                                                                r  o_FSM_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_FSM_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_FSM_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.281ns  (logic 3.545ns (38.201%)  route 5.736ns (61.799%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  FSM_sequential_FSM_state_reg[2]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.398     0.398 r  FSM_sequential_FSM_state_reg[2]/Q
                         net (fo=32, routed)          1.016     1.414    FSM_state[2]
    SLICE_X109Y45        LUT3 (Prop_lut3_I1_O)        0.242     1.656 r  o_FSM_state_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.720     6.376    o_FSM_state_OBUF[2]
    AA12                 OBUF (Prop_obuf_I_O)         2.905     9.281 r  o_FSM_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.281    o_FSM_state[2]
    AA12                                                              r  o_FSM_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_FSM_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_FSM_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.040ns  (logic 3.306ns (36.572%)  route 5.734ns (63.428%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  FSM_sequential_FSM_state_reg[2]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.398     0.398 f  FSM_sequential_FSM_state_reg[2]/Q
                         net (fo=32, routed)          1.163     1.561    FSM_state[2]
    SLICE_X110Y44        LUT2 (Prop_lut2_I1_O)        0.232     1.793 r  o_FSM_state_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           4.571     6.364    o_FSM_state_OBUF[0]
    U10                  OBUF (Prop_obuf_I_O)         2.676     9.040 r  o_FSM_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.040    o_FSM_state[0]
    U10                                                               r  o_FSM_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 o_led_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.781ns  (logic 3.018ns (52.198%)  route 2.763ns (47.802%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y46        FDCE                         0.000     0.000 r  o_led_reg[7]/C
    SLICE_X111Y46        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  o_led_reg[7]/Q
                         net (fo=1, routed)           2.763     3.142    o_led_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         2.639     5.781 r  o_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.781    o_led[7]
    U14                                                               r  o_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            counter_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.019ns  (logic 1.384ns (27.569%)  route 3.636ns (72.431%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    F22                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  i_rst_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.599    i_rst_IBUF
    SLICE_X113Y53        LUT1 (Prop_lut1_I0_O)        0.105     3.704 f  FSM_sequential_FSM_state[2]_i_2/O
                         net (fo=55, routed)          1.315     5.019    FSM_sequential_FSM_state[2]_i_2_n_0
    SLICE_X108Y48        FDCE                                         f  counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            counter_reg[20]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 1.384ns (28.178%)  route 3.527ns (71.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    F22                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  i_rst_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.599    i_rst_IBUF
    SLICE_X113Y53        LUT1 (Prop_lut1_I0_O)        0.105     3.704 f  FSM_sequential_FSM_state[2]_i_2/O
                         net (fo=55, routed)          1.207     4.911    FSM_sequential_FSM_state[2]_i_2_n_0
    SLICE_X108Y47        FDCE                                         f  counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            counter_reg[21]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 1.384ns (28.178%)  route 3.527ns (71.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    F22                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  i_rst_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.599    i_rst_IBUF
    SLICE_X113Y53        LUT1 (Prop_lut1_I0_O)        0.105     3.704 f  FSM_sequential_FSM_state[2]_i_2/O
                         net (fo=55, routed)          1.207     4.911    FSM_sequential_FSM_state[2]_i_2_n_0
    SLICE_X108Y47        FDCE                                         f  counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            counter_reg[22]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 1.384ns (28.178%)  route 3.527ns (71.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    F22                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  i_rst_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.599    i_rst_IBUF
    SLICE_X113Y53        LUT1 (Prop_lut1_I0_O)        0.105     3.704 f  FSM_sequential_FSM_state[2]_i_2/O
                         net (fo=55, routed)          1.207     4.911    FSM_sequential_FSM_state[2]_i_2_n_0
    SLICE_X108Y47        FDCE                                         f  counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            counter_reg[23]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.911ns  (logic 1.384ns (28.178%)  route 3.527ns (71.822%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    F22                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  i_rst_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.599    i_rst_IBUF
    SLICE_X113Y53        LUT1 (Prop_lut1_I0_O)        0.105     3.704 f  FSM_sequential_FSM_state[2]_i_2/O
                         net (fo=55, routed)          1.207     4.911    FSM_sequential_FSM_state[2]_i_2_n_0
    SLICE_X108Y47        FDCE                                         f  counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.776ns  (logic 1.384ns (28.972%)  route 3.392ns (71.028%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    F22                  IBUF (Prop_ibuf_I_O)         1.279     1.279 r  i_rst_IBUF_inst/O
                         net (fo=1, routed)           2.320     3.599    i_rst_IBUF
    SLICE_X113Y53        LUT1 (Prop_lut1_I0_O)        0.105     3.704 f  FSM_sequential_FSM_state[2]_i_2/O
                         net (fo=55, routed)          1.072     4.776    FSM_sequential_FSM_state[2]_i_2_n_0
    SLICE_X108Y42        FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 l_score_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_led_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.468%)  route 0.143ns (43.532%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE                         0.000     0.000 r  l_score_reg[0]/C
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l_score_reg[0]/Q
                         net (fo=6, routed)           0.143     0.284    p_0_in[4]
    SLICE_X111Y46        LUT5 (Prop_lut5_I1_O)        0.045     0.329 r  o_led[4]_i_1/O
                         net (fo=1, routed)           0.000     0.329    o_led0_in[4]
    SLICE_X111Y46        FDCE                                         r  o_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_led_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.001%)  route 0.146ns (43.999%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE                         0.000     0.000 r  ball_reg[1]/C
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  ball_reg[1]/Q
                         net (fo=5, routed)           0.146     0.287    ball_reg_n_0_[1]
    SLICE_X111Y46        LUT5 (Prop_lut5_I4_O)        0.045     0.332 r  o_led[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    o_led0_in[1]
    SLICE_X111Y46        FDCE                                         r  o_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 l_score_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            l_score_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.769%)  route 0.154ns (45.231%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDCE                         0.000     0.000 r  l_score_reg[0]/C
    SLICE_X109Y45        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  l_score_reg[0]/Q
                         net (fo=6, routed)           0.154     0.295    p_0_in[4]
    SLICE_X109Y45        LUT5 (Prop_lut5_I3_O)        0.045     0.340 r  l_score[3]_i_2/O
                         net (fo=1, routed)           0.000     0.340    l_score[3]_i_2_n_0
    SLICE_X109Y45        FDCE                                         r  l_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_score_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_score_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.186ns (53.976%)  route 0.159ns (46.024%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE                         0.000     0.000 r  r_score_reg[1]/C
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_score_reg[1]/Q
                         net (fo=5, routed)           0.159     0.300    p_0_in[1]
    SLICE_X111Y45        LUT5 (Prop_lut5_I2_O)        0.045     0.345 r  r_score[3]_i_2/O
                         net (fo=1, routed)           0.000     0.345    r_score[3]_i_2_n_0
    SLICE_X111Y45        FDCE                                         r  r_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ball_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ball_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.226ns (63.669%)  route 0.129ns (36.331%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y45        FDCE                         0.000     0.000 r  ball_reg[2]/C
    SLICE_X110Y45        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  ball_reg[2]/Q
                         net (fo=5, routed)           0.129     0.257    ball_reg_n_0_[2]
    SLICE_X110Y45        LUT5 (Prop_lut5_I3_O)        0.098     0.355 r  ball[1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    ball[1]
    SLICE_X110Y45        FDCE                                         r  ball_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_score_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_led_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.227ns (63.484%)  route 0.131ns (36.516%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE                         0.000     0.000 r  r_score_reg[2]/C
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  r_score_reg[2]/Q
                         net (fo=4, routed)           0.131     0.259    p_0_in[2]
    SLICE_X112Y45        LUT5 (Prop_lut5_I1_O)        0.099     0.358 r  o_led[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    o_led0_in[2]
    SLICE_X112Y45        FDCE                                         r  o_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_score_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_score_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.607%)  route 0.179ns (49.393%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE                         0.000     0.000 r  r_score_reg[1]/C
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_score_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    p_0_in[1]
    SLICE_X111Y44        LUT4 (Prop_lut4_I3_O)        0.042     0.362 r  r_score[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    r_score[2]_i_1_n_0
    SLICE_X111Y44        FDCE                                         r  r_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_score_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r_score_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (51.013%)  route 0.179ns (48.987%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y44        FDCE                         0.000     0.000 r  r_score_reg[1]/C
    SLICE_X111Y44        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r_score_reg[1]/Q
                         net (fo=5, routed)           0.179     0.320    p_0_in[1]
    SLICE_X111Y44        LUT3 (Prop_lut3_I1_O)        0.045     0.365 r  r_score[1]_i_1/O
                         net (fo=1, routed)           0.000     0.365    r_score[1]_i_1_n_0
    SLICE_X111Y44        FDCE                                         r  r_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_FSM_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            o_led_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (55.053%)  route 0.171ns (44.947%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y46        FDCE                         0.000     0.000 r  FSM_sequential_FSM_state_reg[0]/C
    SLICE_X112Y46        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  FSM_sequential_FSM_state_reg[0]/Q
                         net (fo=29, routed)          0.171     0.335    FSM_state[0]
    SLICE_X111Y46        LUT5 (Prop_lut5_I0_O)        0.045     0.380 r  o_led[7]_i_1/O
                         net (fo=1, routed)           0.000     0.380    o_led0_in[7]
    SLICE_X111Y46        FDCE                                         r  o_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.274ns (70.967%)  route 0.112ns (29.033%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDCE                         0.000     0.000 r  counter_reg[14]/C
    SLICE_X108Y45        FDCE (Prop_fdce_C_Q)         0.164     0.164 r  counter_reg[14]/Q
                         net (fo=1, routed)           0.112     0.276    counter_reg_n_0_[14]
    SLICE_X108Y45        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.386 r  counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    counter_reg[12]_i_1_n_5
    SLICE_X108Y45        FDCE                                         r  counter_reg[14]/D
  -------------------------------------------------------------------    -------------------





