0.6
2017.4
Dec 15 2017
21:07:18
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sim_1/new/VGA_Simulation.v,1540822770,verilog,,,,VGA_Simulation,,,,,,,,
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1540730809,verilog,,E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v,,blk_mem_gen_0,,,,,,,,
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Generic_counter.v,1541016215,verilog,,E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/VGA_Interface.v,,Generic_counter,,,,,,,,
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Location_counter.v,1540657821,verilog,,E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/SomeLogic.v,,Location_counter,,,,,,,,
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/SomeLogic.v,1540739364,verilog,,E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/VGA_Interface.v,,SomeLogic,,,,,,,,
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/VGA_Interface.v,1541015875,verilog,,E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sim_1/new/VGA_Simulation.v,,VGA_Interface,,,,,,,,
E:/edinburgh/DigitalSystemDesign/Assessment1/Assessment1.srcs/sources_1/new/Wrapper.v,1540655307,verilog,,,,Wrapper,,,,,,,,
