INFO-FLOW: Workspace /home/psc/Documents/DCT/HLS_Realization/dct/solution1 opened at Mon Jun 19 20:01:17 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'.
Execute     set_part xcvu47p-fsvh2892-3-e 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data single -quiet 
Command       ap_part_info done; 1 sec.
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu47p:-fsvh2892:-3-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu47p-fsvh2892-3-e'
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.15 sec.
Execute     ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -speed fast 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.0.1 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Command   open_solution done; 1.18 sec.
Execute   set_part xcvu47p-fsvh2892-3-e 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data single -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     add_library xilinx/virtexuplus/virtexuplus:xcvu47p:-fsvh2892:-3-e 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       config_chip_info -quiet -speed fast 
Execute     add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -version 1.0.1 -vivado_optimization_level 2 -vivado_phys_opt place -vivado_report_level 0 
Execute     get_config_export -vivado_impl_strategy 
Execute   config_sdx -optimization_level none -target none 
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'dct.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling dct.c as C
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       is_encrypted dct.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/usr/local/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "dct.c"   -std=c11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c" 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E dct.c -std=c11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot -I /usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c
Command       clang done; 0.76 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c std=c11 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c -- -std=c11 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/usr/local/Xilinx/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c"  -o "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -std=c11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot -I /usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/useless.bc
Command       clang done; 0.76 sec.
INFO-FLOW: Done: GCC PP time: 1.5 seconds per iteration
Execute       source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c std=c11 -directive=/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c -- -std=c11 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c std=c11 -directive=/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c -- -std=c11 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/xilinx-dataflow-lawyer.dct.pp.0.c.diag.yml /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c -- -std=c11 -fhls -ferror-limit=0 -fstrict-dataflow > /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/xilinx-dataflow-lawyer.dct.pp.0.c.out.log 2> /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/xilinx-dataflow-lawyer.dct.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c std=c11 
Execute         ap_eval exec -ignorestderr /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/tidy-3.1.dct.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c -- -std=c11 -fhls -ferror-limit=0 > /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/tidy-3.1.dct.pp.0.c.out.log 2> /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/tidy-3.1.dct.pp.0.c.err.log 
Execute         source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pp.0.c -- -std=c11 -fhls -ferror-limit=0 > /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/xilinx-legacy-rewriter.dct.pp.0.c.out.log 2> /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/xilinx-legacy-rewriter.dct.pp.0.c.err.log 
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pragma.1.c std=c11 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pragma.1.c -- -std=c11 -fhls -ferror-limit=0
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pragma.2.c"  -std=c11  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "/usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.bc" 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.pragma.2.c -std=c11 -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot -I /usr/local/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.bc
Command       clang done; 0.77 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/dct.g.bc -hls-opt -except-internalize DCT -L/usr/local/Xilinx/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 0.38 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20636
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20636
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.pp.bc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/usr/local/Xilinx/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.39 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top DCT -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.0.bc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix': changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20641
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.1.bc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6634 ; free virtual = 20641
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.g.1.bc to /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.o.1.bc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'write_matrix' (dct.c:92).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:97) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:100) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_2D' (dct.c:56).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'transpose_matrix' (dct.c:26).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:29) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:32) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'read_matrix' (dct.c:76).
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:81) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1.1' (dct.c:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'DCT_1D' (dct.c:41).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
WARNING: [XFORM 203-503] Ignored partial unroll directive for loop 'Loop-1' (dct.c:43) because its parent loop or function is pipelined.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:97) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:100) in function 'write_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'memset_DCT_1D_out_buf_row' in function 'DCT_2D' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (dct.c:61) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (dct.c:69) in function 'DCT_2D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:29) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:32) in function 'transpose_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:81) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:84) in function 'read_matrix' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (dct.c:43) in function 'DCT_1D' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (dct.c:48) in function 'DCT_1D' completely with a factor of 8.
INFO: [XFORM 203-101] Partitioning array 'output_buf_2d' (dct.c:111) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'output' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'input_buf_2d' (dct.c:110) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'input' (dct.c:108) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_row' (dct.c:59) in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_out_buf_col' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'DCT_1D_in_buf_col' in dimension 2 automatically.
Command         transform done; 0.26 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D.1' (dct.c:50:1)...63 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'DCT_1D' (dct.c:50:1)...63 expression(s) balanced.
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 880.688 ; gain = 457.652 ; free physical = 6619 ; free virtual = 20625
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.o.2.bc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:35:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:87:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DCT_1D_out_buf_row[0' (dct.c:59:38)
INFO: [HLS 200-472] Inferring partial write operation for 'output[0]' (dct.c:52:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output_buf_2d[0]' (dct.c:111:36)
INFO: [HLS 200-472] Inferring partial write operation for 'input_buf_2d[0]' (dct.c:110:35)
Command         transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 960.688 ; gain = 537.652 ; free physical = 6559 ; free virtual = 20565
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.21 sec.
Command     elaborate done; 4.02 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'DCT' ...
Execute       ap_set_top_model DCT 
WARNING: [SYN 201-103] Legalizing function name 'DCT_1D.1' to 'DCT_1D_1'.
WARNING: [SYN 201-103] Legalizing function name 'transpose_matrix.1' to 'transpose_matrix_1'.
Execute       get_model_list DCT -filter all-wo-channel -topdown 
Execute       preproc_iomode -model DCT 
Execute       preproc_iomode -model write_matrix 
Execute       preproc_iomode -model DCT_2D 
Execute       preproc_iomode -model transpose_matrix.1 
Execute       preproc_iomode -model DCT_1D 
Execute       preproc_iomode -model transpose_matrix 
Execute       preproc_iomode -model DCT_1D.1 
Execute       preproc_iomode -model read_matrix 
Execute       get_model_list DCT -filter all-wo-channel 
INFO-FLOW: Model list for configure: read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT
INFO-FLOW: Configuring Module : read_matrix ...
Execute       set_default_model read_matrix 
Execute       apply_spec_resource_limit read_matrix 
INFO-FLOW: Configuring Module : DCT_1D.1 ...
Execute       set_default_model DCT_1D.1 
Execute       apply_spec_resource_limit DCT_1D.1 
INFO-FLOW: Configuring Module : transpose_matrix ...
Execute       set_default_model transpose_matrix 
Execute       apply_spec_resource_limit transpose_matrix 
INFO-FLOW: Configuring Module : DCT_1D ...
Execute       set_default_model DCT_1D 
Execute       apply_spec_resource_limit DCT_1D 
INFO-FLOW: Configuring Module : transpose_matrix.1 ...
Execute       set_default_model transpose_matrix.1 
Execute       apply_spec_resource_limit transpose_matrix.1 
INFO-FLOW: Configuring Module : DCT_2D ...
Execute       set_default_model DCT_2D 
Execute       apply_spec_resource_limit DCT_2D 
INFO-FLOW: Configuring Module : write_matrix ...
Execute       set_default_model write_matrix 
Execute       apply_spec_resource_limit write_matrix 
INFO-FLOW: Configuring Module : DCT ...
Execute       set_default_model DCT 
Execute       apply_spec_resource_limit DCT 
INFO-FLOW: Model list for preprocess: read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT
INFO-FLOW: Preprocessing Module: read_matrix ...
Execute       set_default_model read_matrix 
Execute       cdfg_preprocess -model read_matrix 
Execute       rtl_gen_preprocess read_matrix 
INFO-FLOW: Preprocessing Module: DCT_1D.1 ...
Execute       set_default_model DCT_1D.1 
Execute       cdfg_preprocess -model DCT_1D.1 
Execute       rtl_gen_preprocess DCT_1D.1 
INFO-FLOW: Preprocessing Module: transpose_matrix ...
Execute       set_default_model transpose_matrix 
Execute       cdfg_preprocess -model transpose_matrix 
Execute       rtl_gen_preprocess transpose_matrix 
INFO-FLOW: Preprocessing Module: DCT_1D ...
Execute       set_default_model DCT_1D 
Execute       cdfg_preprocess -model DCT_1D 
Execute       rtl_gen_preprocess DCT_1D 
INFO-FLOW: Preprocessing Module: transpose_matrix.1 ...
Execute       set_default_model transpose_matrix.1 
Execute       cdfg_preprocess -model transpose_matrix.1 
Execute       rtl_gen_preprocess transpose_matrix.1 
INFO-FLOW: Preprocessing Module: DCT_2D ...
Execute       set_default_model DCT_2D 
Execute       cdfg_preprocess -model DCT_2D 
Execute       rtl_gen_preprocess DCT_2D 
INFO-FLOW: Preprocessing Module: write_matrix ...
Execute       set_default_model write_matrix 
Execute       cdfg_preprocess -model write_matrix 
Execute       rtl_gen_preprocess write_matrix 
INFO-FLOW: Preprocessing Module: DCT ...
Execute       set_default_model DCT 
Execute       cdfg_preprocess -model DCT 
Execute       rtl_gen_preprocess DCT 
INFO-FLOW: Model list for synthesis: read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model read_matrix 
Execute       schedule -model read_matrix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'read_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_23', dct.c:87) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.57 seconds; current allocated memory: 189.235 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.sched.adb -f 
INFO-FLOW: Finish scheduling read_matrix.
Execute       set_default_model read_matrix 
Execute       bind -model read_matrix 
BIND OPTION: model=read_matrix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 190.141 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.verbose.bind.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.bind.adb -f 
INFO-FLOW: Finish binding read_matrix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DCT_1D.1 
Execute       schedule -model DCT_1D.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 190.904 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.sched.adb -f 
INFO-FLOW: Finish scheduling DCT_1D.1.
Execute       set_default_model DCT_1D.1 
Execute       bind -model DCT_1D.1 
BIND OPTION: model=DCT_1D.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 191.624 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.verbose.bind.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.bind.adb -f 
INFO-FLOW: Finish binding DCT_1D.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model transpose_matrix 
Execute       schedule -model transpose_matrix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_16', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 192.212 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.sched.adb -f 
INFO-FLOW: Finish scheduling transpose_matrix.
Execute       set_default_model transpose_matrix 
Execute       bind -model transpose_matrix 
BIND OPTION: model=transpose_matrix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 192.995 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.verbose.bind.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.bind.adb -f 
INFO-FLOW: Finish binding transpose_matrix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DCT_1D 
Execute       schedule -model DCT_1D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_1D'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 193.621 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.sched.adb -f 
INFO-FLOW: Finish scheduling DCT_1D.
Execute       set_default_model DCT_1D 
Execute       bind -model DCT_1D 
BIND OPTION: model=DCT_1D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 194.338 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.verbose.bind.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.bind.adb -f 
INFO-FLOW: Finish binding DCT_1D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model transpose_matrix.1 
Execute       schedule -model transpose_matrix.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'transpose_matrix.1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_9', dct.c:35) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 195.039 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.sched.adb -f 
INFO-FLOW: Finish scheduling transpose_matrix.1.
Execute       set_default_model transpose_matrix.1 
Execute       bind -model transpose_matrix.1 
BIND OPTION: model=transpose_matrix.1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 195.993 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.verbose.bind.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.bind.adb -f 
INFO-FLOW: Finish binding transpose_matrix.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DCT_2D 
Execute       schedule -model DCT_2D 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DCT_2D'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-62] II = 5 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 6 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-62] II = 7 is infeasible due to multiple pipeline iteration latency = 8 and incompatible II = 4 of 'call' operation ('_ln67', dct.c:67) to 'transpose_matrix'.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 8, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-68] The II Violation in module 'DCT_2D' (Function: DCT_2D): Unable to enforce a carried dependence constraint (II = 10, distance = 1, offset = 1)
   between 'call' operation ('_ln63', dct.c:63) to 'DCT_1D.1' and 'store' operation ('DCT_1D_out_buf_row_0_1_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('DCT_1D_out_buf_row_0_3_write_ln59', dct.c:59) of constant 0 on array 'DCT_1D_out_buf_row[0]', dct.c:59 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'DCT_1D_out_buf_row_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 28, Depth = 52.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.32 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 196.618 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.sched.adb -f 
INFO-FLOW: Finish scheduling DCT_2D.
Execute       set_default_model DCT_2D 
Execute       bind -model DCT_2D 
BIND OPTION: model=DCT_2D
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.28 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 197.492 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.verbose.bind.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.bind.adb -f 
INFO-FLOW: Finish binding DCT_2D.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_matrix 
Execute       schedule -model write_matrix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'write_matrix'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('input_0_load_2', dct.c:103) on array 'input_0' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'input_0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 198.199 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.sched.adb -f 
INFO-FLOW: Finish scheduling write_matrix.
Execute       set_default_model write_matrix 
Execute       bind -model write_matrix 
BIND OPTION: model=write_matrix
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 199.103 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.verbose.bind.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.bind.adb -f 
INFO-FLOW: Finish binding write_matrix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model DCT 
Execute       schedule -model DCT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 199.519 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.verbose.sched.rpt 
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.sched.adb -f 
INFO-FLOW: Finish scheduling DCT.
Execute       set_default_model DCT 
Execute       bind -model DCT 
BIND OPTION: model=DCT
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.53 sec.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 200.662 MB.
Execute       syn_report -verbosereport -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.verbose.bind.rpt 
Command       syn_report done; 0.18 sec.
Execute       db_write -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.bind.adb -f 
INFO-FLOW: Finish binding DCT.
Execute       get_model_list DCT -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess read_matrix 
Execute       rtl_gen_preprocess DCT_1D.1 
Execute       rtl_gen_preprocess transpose_matrix 
Execute       rtl_gen_preprocess DCT_1D 
Execute       rtl_gen_preprocess transpose_matrix.1 
Execute       rtl_gen_preprocess DCT_2D 
Execute       rtl_gen_preprocess write_matrix 
Execute       rtl_gen_preprocess DCT 
INFO-FLOW: Model list for RTL generation: read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model read_matrix -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 201.521 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl read_matrix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/read_matrix -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl read_matrix -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/read_matrix 
Execute       gen_rtl read_matrix -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/read_matrix 
Execute       syn_report -csynth -model read_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/read_matrix_csynth.rpt 
Execute       syn_report -rtlxml -model read_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/read_matrix_csynth.xml 
Execute       syn_report -verbosereport -model read_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.verbose.rpt 
Execute       db_write -model read_matrix -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.adb 
Execute       gen_tb_info read_matrix -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DCT_1D.1 -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'DCT_ama_addmuladd_18s_18s_13ns_14ns_29_1_1' to 'DCT_ama_addmuladdbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_29s_29_1_1' to 'DCT_mac_muladd_16cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_29_1_1' to 'DCT_mul_mul_16s_1dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13ns_28_1_1' to 'DCT_mul_mul_16s_1eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_28_1_1' to 'DCT_mac_muladd_16fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_28s_28_1_1' to 'DCT_mac_muladd_16g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_28_1_1' to 'DCT_mul_mul_16s_1hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_28s_29_1_1' to 'DCT_mac_muladd_16ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_14ns_28_1_1' to 'DCT_mac_muladd_16jbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_29s_29_1_1' to 'DCT_mac_muladd_16kbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12s_29s_29_1_1' to 'DCT_mac_muladd_16lbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mul_mul_16s_13s_29_1_1' to 'DCT_mul_mul_16s_1mb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_28s_29_1_1' to 'DCT_mac_muladd_16ncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_14ns_28_1_1' to 'DCT_mac_muladd_16ocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_29s_29_1_1' to 'DCT_mac_muladd_16pcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_29s_29_1_1' to 'DCT_mac_muladd_16qcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_28s_29_1_1' to 'DCT_mac_muladd_16rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11ns_29s_29_1_1' to 'DCT_mac_muladd_16sc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_28s_29_1_1' to 'DCT_mac_muladd_16tde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13s_27s_29_1_1' to 'DCT_mac_muladd_16udo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_12ns_14ns_27_1_1' to 'DCT_mac_muladd_16vdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_13ns_26s_28_1_1' to 'DCT_mac_muladd_16wdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_mac_muladd_16s_11s_14ns_26_1_1' to 'DCT_mac_muladd_16xdS' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1mb6': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D_1'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 206.771 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl DCT_1D.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/DCT_1D_1 -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl DCT_1D.1 -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/DCT_1D_1 
Execute       gen_rtl DCT_1D.1 -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/DCT_1D_1 
Execute       syn_report -csynth -model DCT_1D.1 -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_1D_1_csynth.rpt 
Execute       syn_report -rtlxml -model DCT_1D.1 -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_1D_1_csynth.xml 
Execute       syn_report -verbosereport -model DCT_1D.1 -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model DCT_1D.1 -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.adb 
Execute       gen_tb_info DCT_1D.1 -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model transpose_matrix -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 210.623 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl transpose_matrix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/transpose_matrix -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl transpose_matrix -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/transpose_matrix 
Execute       gen_rtl transpose_matrix -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/transpose_matrix 
Execute       syn_report -csynth -model transpose_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/transpose_matrix_csynth.rpt 
Execute       syn_report -rtlxml -model transpose_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/transpose_matrix_csynth.xml 
Execute       syn_report -verbosereport -model transpose_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.verbose.rpt 
Execute       db_write -model transpose_matrix -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.adb 
Execute       gen_tb_info transpose_matrix -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_1D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DCT_1D -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'DCT_ama_addmuladdbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16cud': 7 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16fYi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ibs': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16jbC': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16kbM': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16lbW': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16ocq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16pcA': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16qcK': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16sc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16tde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16vdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16wdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mac_muladd_16xdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1dEe': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1eOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1hbi': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'DCT_mul_mul_16s_1mb6': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_1D'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 215.309 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl DCT_1D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/DCT_1D -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl DCT_1D -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/DCT_1D 
Execute       gen_rtl DCT_1D -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/DCT_1D 
Execute       syn_report -csynth -model DCT_1D -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_1D_csynth.rpt 
Execute       syn_report -rtlxml -model DCT_1D -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_1D_csynth.xml 
Execute       syn_report -verbosereport -model DCT_1D -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.verbose.rpt 
Command       syn_report done; 0.11 sec.
Execute       db_write -model DCT_1D -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.adb 
Execute       gen_tb_info DCT_1D -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'transpose_matrix_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model transpose_matrix.1 -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'transpose_matrix_1'.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 219.307 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl transpose_matrix.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/transpose_matrix_1 -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl transpose_matrix.1 -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/transpose_matrix_1 
Execute       gen_rtl transpose_matrix.1 -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/transpose_matrix_1 
Execute       syn_report -csynth -model transpose_matrix.1 -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/transpose_matrix_1_csynth.rpt 
Execute       syn_report -rtlxml -model transpose_matrix.1 -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/transpose_matrix_1_csynth.xml 
Execute       syn_report -verbosereport -model transpose_matrix.1 -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.verbose.rpt 
Execute       db_write -model transpose_matrix.1 -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.adb 
Execute       gen_tb_info transpose_matrix.1 -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT_2D' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DCT_2D -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_0' to 'DCT_2D_DCT_1D_in_yd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_1' to 'DCT_2D_DCT_1D_in_zec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_2' to 'DCT_2D_DCT_1D_in_Aem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_3' to 'DCT_2D_DCT_1D_in_Bew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_4' to 'DCT_2D_DCT_1D_in_CeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_5' to 'DCT_2D_DCT_1D_in_DeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_6' to 'DCT_2D_DCT_1D_in_Ee0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_in_buf_col_7' to 'DCT_2D_DCT_1D_in_Ffa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_0' to 'DCT_2D_DCT_1D_outGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_1' to 'DCT_2D_DCT_1D_outHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_2' to 'DCT_2D_DCT_1D_outIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_3' to 'DCT_2D_DCT_1D_outJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_4' to 'DCT_2D_DCT_1D_outKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_5' to 'DCT_2D_DCT_1D_outLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_6' to 'DCT_2D_DCT_1D_outMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_col_7' to 'DCT_2D_DCT_1D_outNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_0' to 'DCT_2D_DCT_1D_outOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_1' to 'DCT_2D_DCT_1D_outPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_2' to 'DCT_2D_DCT_1D_outQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_3' to 'DCT_2D_DCT_1D_outRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_4' to 'DCT_2D_DCT_1D_outShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_5' to 'DCT_2D_DCT_1D_outThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_6' to 'DCT_2D_DCT_1D_outUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'DCT_2D_DCT_1D_out_buf_row_7' to 'DCT_2D_DCT_1D_outVhK' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT_2D'.
Command       create_rtl_model done; 0.16 sec.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 226.038 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl DCT_2D -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/DCT_2D -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl DCT_2D -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/DCT_2D 
Execute       gen_rtl DCT_2D -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/DCT_2D 
Execute       syn_report -csynth -model DCT_2D -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_2D_csynth.rpt 
Execute       syn_report -rtlxml -model DCT_2D -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_2D_csynth.xml 
Execute       syn_report -verbosereport -model DCT_2D -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.verbose.rpt 
Command       syn_report done; 0.16 sec.
Execute       db_write -model DCT_2D -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.adb 
Execute       gen_tb_info DCT_2D -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_matrix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model write_matrix -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_matrix'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 230.069 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_matrix -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/write_matrix -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl write_matrix -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/write_matrix 
Execute       gen_rtl write_matrix -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/write_matrix 
Execute       syn_report -csynth -model write_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/write_matrix_csynth.rpt 
Execute       syn_report -rtlxml -model write_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/write_matrix_csynth.xml 
Execute       syn_report -verbosereport -model write_matrix -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.verbose.rpt 
Execute       db_write -model write_matrix -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.adb 
Execute       gen_tb_info write_matrix -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DCT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model DCT -vendor xilinx -mg_file /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/input_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DCT/output_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DCT' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'DCT'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 236.663 MB.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       gen_rtl DCT -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/systemc/DCT -synmodules read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT 
Execute       gen_rtl DCT -istop -style xilinx -f -lang vhdl -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/vhdl/DCT 
Execute       gen_rtl DCT -istop -style xilinx -f -lang vlog -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/verilog/DCT 
Execute       syn_report -csynth -model DCT -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_csynth.rpt 
Execute       syn_report -rtlxml -model DCT -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/syn/report/DCT_csynth.xml 
Execute       syn_report -verbosereport -model DCT -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.verbose.rpt 
Command       syn_report done; 0.21 sec.
Execute       db_write -model DCT -f -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.adb 
Execute       gen_tb_info DCT -p /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT 
Execute       export_constraint_db -f -tool general -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute       syn_report -designview -model DCT -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.design.xml 
Command       syn_report done; 0.17 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model DCT -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model DCT -o /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks DCT 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain DCT 
INFO-FLOW: Model list for RTL component generation: read_matrix DCT_1D.1 transpose_matrix DCT_1D transpose_matrix.1 DCT_2D write_matrix DCT
INFO-FLOW: Handling components in module [read_matrix] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
INFO-FLOW: Handling components in module [DCT_1D_1] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
INFO-FLOW: Found component DCT_ama_addmuladdbkb.
INFO-FLOW: Append model DCT_ama_addmuladdbkb
INFO-FLOW: Found component DCT_mac_muladd_16cud.
INFO-FLOW: Append model DCT_mac_muladd_16cud
INFO-FLOW: Found component DCT_mul_mul_16s_1dEe.
INFO-FLOW: Append model DCT_mul_mul_16s_1dEe
INFO-FLOW: Found component DCT_mul_mul_16s_1eOg.
INFO-FLOW: Append model DCT_mul_mul_16s_1eOg
INFO-FLOW: Found component DCT_mac_muladd_16fYi.
INFO-FLOW: Append model DCT_mac_muladd_16fYi
INFO-FLOW: Found component DCT_mac_muladd_16g8j.
INFO-FLOW: Append model DCT_mac_muladd_16g8j
INFO-FLOW: Found component DCT_mul_mul_16s_1hbi.
INFO-FLOW: Append model DCT_mul_mul_16s_1hbi
INFO-FLOW: Found component DCT_mac_muladd_16ibs.
INFO-FLOW: Append model DCT_mac_muladd_16ibs
INFO-FLOW: Found component DCT_mac_muladd_16jbC.
INFO-FLOW: Append model DCT_mac_muladd_16jbC
INFO-FLOW: Found component DCT_mac_muladd_16kbM.
INFO-FLOW: Append model DCT_mac_muladd_16kbM
INFO-FLOW: Found component DCT_mac_muladd_16lbW.
INFO-FLOW: Append model DCT_mac_muladd_16lbW
INFO-FLOW: Found component DCT_mul_mul_16s_1mb6.
INFO-FLOW: Append model DCT_mul_mul_16s_1mb6
INFO-FLOW: Found component DCT_mac_muladd_16ncg.
INFO-FLOW: Append model DCT_mac_muladd_16ncg
INFO-FLOW: Found component DCT_mac_muladd_16ocq.
INFO-FLOW: Append model DCT_mac_muladd_16ocq
INFO-FLOW: Found component DCT_mac_muladd_16pcA.
INFO-FLOW: Append model DCT_mac_muladd_16pcA
INFO-FLOW: Found component DCT_mac_muladd_16qcK.
INFO-FLOW: Append model DCT_mac_muladd_16qcK
INFO-FLOW: Found component DCT_mac_muladd_16rcU.
INFO-FLOW: Append model DCT_mac_muladd_16rcU
INFO-FLOW: Found component DCT_mac_muladd_16sc4.
INFO-FLOW: Append model DCT_mac_muladd_16sc4
INFO-FLOW: Found component DCT_mac_muladd_16tde.
INFO-FLOW: Append model DCT_mac_muladd_16tde
INFO-FLOW: Found component DCT_mac_muladd_16udo.
INFO-FLOW: Append model DCT_mac_muladd_16udo
INFO-FLOW: Found component DCT_mac_muladd_16vdy.
INFO-FLOW: Append model DCT_mac_muladd_16vdy
INFO-FLOW: Found component DCT_mac_muladd_16wdI.
INFO-FLOW: Append model DCT_mac_muladd_16wdI
INFO-FLOW: Found component DCT_mac_muladd_16xdS.
INFO-FLOW: Append model DCT_mac_muladd_16xdS
INFO-FLOW: Handling components in module [transpose_matrix] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
INFO-FLOW: Handling components in module [DCT_1D] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
INFO-FLOW: Handling components in module [transpose_matrix_1] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
INFO-FLOW: Handling components in module [DCT_2D] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
INFO-FLOW: Found component DCT_2D_DCT_1D_in_yd2.
INFO-FLOW: Append model DCT_2D_DCT_1D_in_yd2
INFO-FLOW: Found component DCT_2D_DCT_1D_outGfk.
INFO-FLOW: Append model DCT_2D_DCT_1D_outGfk
INFO-FLOW: Found component DCT_2D_DCT_1D_outOgC.
INFO-FLOW: Append model DCT_2D_DCT_1D_outOgC
INFO-FLOW: Handling components in module [write_matrix] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
INFO-FLOW: Handling components in module [DCT] ... 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
INFO-FLOW: Found component DCT_input_buf_2d_0.
INFO-FLOW: Append model DCT_input_buf_2d_0
INFO-FLOW: Append model read_matrix
INFO-FLOW: Append model DCT_1D_1
INFO-FLOW: Append model transpose_matrix
INFO-FLOW: Append model DCT_1D
INFO-FLOW: Append model transpose_matrix_1
INFO-FLOW: Append model DCT_2D
INFO-FLOW: Append model write_matrix
INFO-FLOW: Append model DCT
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: DCT_ama_addmuladdbkb DCT_mac_muladd_16cud DCT_mul_mul_16s_1dEe DCT_mul_mul_16s_1eOg DCT_mac_muladd_16fYi DCT_mac_muladd_16g8j DCT_mul_mul_16s_1hbi DCT_mac_muladd_16ibs DCT_mac_muladd_16jbC DCT_mac_muladd_16kbM DCT_mac_muladd_16lbW DCT_mul_mul_16s_1mb6 DCT_mac_muladd_16ncg DCT_mac_muladd_16ocq DCT_mac_muladd_16pcA DCT_mac_muladd_16qcK DCT_mac_muladd_16rcU DCT_mac_muladd_16sc4 DCT_mac_muladd_16tde DCT_mac_muladd_16udo DCT_mac_muladd_16vdy DCT_mac_muladd_16wdI DCT_mac_muladd_16xdS DCT_2D_DCT_1D_in_yd2 DCT_2D_DCT_1D_outGfk DCT_2D_DCT_1D_outOgC DCT_input_buf_2d_0 read_matrix DCT_1D_1 transpose_matrix DCT_1D transpose_matrix_1 DCT_2D write_matrix DCT
INFO-FLOW: To file: write model DCT_ama_addmuladdbkb
INFO-FLOW: To file: write model DCT_mac_muladd_16cud
INFO-FLOW: To file: write model DCT_mul_mul_16s_1dEe
INFO-FLOW: To file: write model DCT_mul_mul_16s_1eOg
INFO-FLOW: To file: write model DCT_mac_muladd_16fYi
INFO-FLOW: To file: write model DCT_mac_muladd_16g8j
INFO-FLOW: To file: write model DCT_mul_mul_16s_1hbi
INFO-FLOW: To file: write model DCT_mac_muladd_16ibs
INFO-FLOW: To file: write model DCT_mac_muladd_16jbC
INFO-FLOW: To file: write model DCT_mac_muladd_16kbM
INFO-FLOW: To file: write model DCT_mac_muladd_16lbW
INFO-FLOW: To file: write model DCT_mul_mul_16s_1mb6
INFO-FLOW: To file: write model DCT_mac_muladd_16ncg
INFO-FLOW: To file: write model DCT_mac_muladd_16ocq
INFO-FLOW: To file: write model DCT_mac_muladd_16pcA
INFO-FLOW: To file: write model DCT_mac_muladd_16qcK
INFO-FLOW: To file: write model DCT_mac_muladd_16rcU
INFO-FLOW: To file: write model DCT_mac_muladd_16sc4
INFO-FLOW: To file: write model DCT_mac_muladd_16tde
INFO-FLOW: To file: write model DCT_mac_muladd_16udo
INFO-FLOW: To file: write model DCT_mac_muladd_16vdy
INFO-FLOW: To file: write model DCT_mac_muladd_16wdI
INFO-FLOW: To file: write model DCT_mac_muladd_16xdS
INFO-FLOW: To file: write model DCT_2D_DCT_1D_in_yd2
INFO-FLOW: To file: write model DCT_2D_DCT_1D_outGfk
INFO-FLOW: To file: write model DCT_2D_DCT_1D_outOgC
INFO-FLOW: To file: write model DCT_input_buf_2d_0
INFO-FLOW: To file: write model read_matrix
INFO-FLOW: To file: write model DCT_1D_1
INFO-FLOW: To file: write model transpose_matrix
INFO-FLOW: To file: write model DCT_1D
INFO-FLOW: To file: write model transpose_matrix_1
INFO-FLOW: To file: write model DCT_2D
INFO-FLOW: To file: write model write_matrix
INFO-FLOW: To file: write model DCT
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model DCT -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 146.32 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/psc/Documents/DCT/HLS_Realization/dct/solution1
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Command       ap_source done; 0.34 sec.
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_in_yd2_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outGfk_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'DCT_2D_DCT_1D_outOgC_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'DCT_input_buf_2d_0_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/psc/Documents/DCT/HLS_Realization/dct/solution1
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DCT xml_exists=0
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=34
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=35 #gSsdmPorts=34
Execute       source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.dataonly.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute       sc_get_clocks DCT 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 960.688 ; gain = 537.652 ; free physical = 6449 ; free virtual = 20507
INFO: [VHDL 208-304] Generating VHDL RTL for DCT.
INFO: [VLOG 209-307] Generating Verilog RTL for DCT.
Command     autosyn done; 6.71 sec.
Command   csynth_design done; 10.73 sec.
Command ap_source done; 12.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/psc/Documents/DCT/HLS_Realization/dct/solution1 opened at Mon Jun 19 20:05:25 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'.
Execute     set_part xcvu47p-fsvh2892-3-e 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu47p:-fsvh2892:-3-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu47p-fsvh2892-3-e'
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -speed fast 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.0.1 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Command   open_solution done; 1.14 sec.
Execute   cosim_design 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     is_encrypted /home/psc/Documents/DCT/HLS_Realization/tb_test_result.txt 
Execute     is_encrypted /home/psc/Documents/DCT/HLS_Realization/tb_test_output.txt 
Execute     is_encrypted /home/psc/Documents/DCT/HLS_Realization/tb_test_input.txt 
Execute     is_encrypted /home/psc/Documents/DCT/HLS_Realization/tb_DCT.c 
Execute     is_encrypted /home/psc/Documents/DCT/HLS_Realization/dct.h 
Execute     is_encrypted /home/psc/Documents/DCT/HLS_Realization/dct.c 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: /home/psc/Documents/DCT/HLS_Realization/tb_DCT.c /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/tb_DCT.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/tb_DCT.c_pre.c std=gnu89 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/tb_DCT.c_pre.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/tb_DCT.c_pre.c.tb.c std=gnu89 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/tb_DCT.c_pre.c.tb.c -- -std=gnu89 -fhls -ferror-limit=0
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
INFO-FLOW: TB processing: /home/psc/Documents/DCT/HLS_Realization/dct.c /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/dct.c_pre.c
Execute     tidy_31 xilinx-tb-xfmat /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/dct.c_pre.c std=c11 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/dct.c_pre.c -- -std=c11 -fhls -ferror-limit=0
Execute     tidy_31 xilinx-tb31-process /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/dct.c_pre.c.tb.c std=c11 
INFO-FLOW: exec /usr/local/Xilinx/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/dct.c_pre.c.tb.c -- -std=c11 -fhls -ferror-limit=0
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.14 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 16.49 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 25.61 sec.
Command ap_source done; 26.75 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/psc/Documents/DCT/HLS_Realization/dct/solution1 opened at Mon Jun 19 20:08:10 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'.
Execute     set_part xcvu47p-fsvh2892-3-e 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu47p:-fsvh2892:-3-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu47p-fsvh2892-3-e'
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -speed fast 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.0.1 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Command   open_solution done; 1.15 sec.
Execute   export_design -rtl verilog -format ip_catalog -version 1.0.1 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=1.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog -version 1.0.1
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DCT xml_exists=1
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Command     ap_source done; 0.13 sec.
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=34
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=35 #gSsdmPorts=34
Execute     source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.dataonly.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute     sc_get_clocks DCT 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=34
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DCT
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DCT
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/ip/pack.sh
Command   export_design done; 17.06 sec.
Command ap_source done; 18.21 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/psc/Documents/DCT/HLS_Realization/dct/solution1 opened at Mon Jun 19 20:10:40 CST 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
WARNING: [HLS 200-40] Cannot find library '/usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplusHBM/virtexuplusHBM.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/virtexuplusHBM/virtexuplusHBM'.
Execute     set_part xcvu47p-fsvh2892-3-e 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data single -quiet 
Command       ap_part_info done; 0.96 sec.
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu47p:-fsvh2892:-3-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute         config_chip_info -quiet -speed fast 
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu47p-fsvh2892-3-e'
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.1 sec.
Execute     ap_part_info -data single -name xcvu47p-fsvh2892-3-e 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data resources 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 162960} {LUT 1303680} {FF 2607360} {DSP48E 9024} {BRAM 4032} {URAM 960} {SLR 3} 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info 
Execute     config_chip_info -quiet -speed fast 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=1.0.1 
Execute     config_export -vivado_optimization_level=2 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_sdx -optimization_level=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -optimization_level' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_export -vivado_optimization_level=2 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
Execute       config_export -vivado_optimization_level=2 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Execute         get_clock_period -default -name=default 
Execute         config_clock -quiet -name default -uncertainty 1.25 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
Command   open_solution done; 1.13 sec.
Execute   export_design -flow syn -rtl verilog -format ip_catalog -version 1.0.1 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog -version=1.0.1 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -flow syn -rtl verilog -version 1.0.1
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_config_sdx -target 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=DCT xml_exists=1
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute       ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Command     ap_source done; 0.12 sec.
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=34
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=16
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=0 #modelList=35 #gSsdmPorts=34
Execute     source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /usr/local/Xilinx/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -xo 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.dataonly.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute     sc_get_clocks DCT 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     get_config_sdx -target 
Execute     get_config_sdx -profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=34
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DCT
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=DCT
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.rtl_wrap.cfg.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/.verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:CMD:   auto_impl: eval: -tool vivado -flow syn -rtl verilog
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/verilog
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/read_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_1D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/transpose_matrix_1.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT_2D.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/write_matrix.compgen.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.constraint.tcl 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/DCT.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-files /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/sim_tbs
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute       source /usr/local/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     get_config_export -vivado_report_level 
Execute     get_config_export -vivado_ip_cache 
Execute     get_config_export -vivado_enable_slr_assignment 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data names -quiet 
Execute     ap_part_info -name xcvu47p-fsvh2892-3-e -data info -quiet 
Execute     get_config_export -vivado_bd_cell_properties 
Execute     get_config_export -vivado_synth_design_args 
Execute     source /home/psc/Documents/DCT/HLS_Realization/dct/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_synth_run_properties 
INFO-FLOW: DBG:CMD: auto_impl: vlog syn exec /home/psc/Documents/DCT/HLS_Realization/dct/solution1/impl/verilog/implsyn.sh
Command   export_design done; 275.62 sec.
Command ap_source done; 276.75 sec.
Execute cleanup_all 
