Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Jul 19 23:05:46 2024
| Host         : DESKTOP-OR8CU7N running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_sub_timing_summary_routed.rpt -pb add_sub_timing_summary_routed.pb -rpx add_sub_timing_summary_routed.rpx -warn_on_violation
| Design       : add_sub
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.200ns  (logic 5.706ns (43.228%)  route 7.494ns (56.772%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.443 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           3.028     9.471    LED_OBUF[8]
    V14                  OBUF (Prop_obuf_I_O)         3.729    13.200 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.200    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.058ns  (logic 5.704ns (43.684%)  route 7.354ns (56.316%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.443 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           2.888     9.331    LED_OBUF[8]
    U14                  OBUF (Prop_obuf_I_O)         3.727    13.058 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.058    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.925ns  (logic 5.721ns (44.263%)  route 7.204ns (55.737%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.443 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           2.738     9.181    LED_OBUF[8]
    V11                  OBUF (Prop_obuf_I_O)         3.744    12.925 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.925    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.773ns  (logic 5.722ns (44.800%)  route 7.051ns (55.200%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.443 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           2.585     9.028    LED_OBUF[8]
    V12                  OBUF (Prop_obuf_I_O)         3.745    12.773 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000    12.773    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.695ns  (logic 5.402ns (42.550%)  route 7.293ns (57.450%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.128 r  LED_OBUF[3]_inst_i_1/O[2]
                         net (fo=1, routed)           2.836     8.964    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.731    12.695 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.695    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[8]
                            (input port)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.394ns  (logic 5.048ns (40.734%)  route 7.345ns (59.266%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  SW[8] (IN)
                         net (fo=0)                   0.000     0.000    SW[8]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  SW_IBUF[8]_inst/O
                         net (fo=2, routed)           4.241     5.223    SW_IBUF[8]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.347 r  LED_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     5.347    LED_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.594 r  LED_OBUF[3]_inst_i_1/O[0]
                         net (fo=1, routed)           3.104     8.698    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.695    12.394 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.394    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.392ns  (logic 5.700ns (45.994%)  route 6.692ns (54.006%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.443 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           2.227     8.669    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.723    12.392 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.392    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.380ns  (logic 5.706ns (46.094%)  route 6.673ns (53.906%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.443 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           2.208     8.650    LED_OBUF[8]
    T15                  OBUF (Prop_obuf_I_O)         3.729    12.380 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.380    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.290ns  (logic 5.706ns (46.427%)  route 6.584ns (53.573%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.441 r  LED_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           2.118     8.559    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.731    12.290 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.290    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[9]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.256ns  (logic 5.704ns (46.538%)  route 6.552ns (53.462%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  SW[9] (IN)
                         net (fo=0)                   0.000     0.000    SW[9]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  SW_IBUF[9]_inst/O
                         net (fo=2, routed)           4.457     5.424    SW_IBUF[9]
    SLICE_X0Y74          LUT2 (Prop_lut2_I0_O)        0.124     5.548 r  LED_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.000     5.548    LED_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.098 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.107    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.221 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.221    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.443 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           2.087     8.529    LED_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         3.727    12.256 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.256    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.543ns  (logic 1.690ns (66.434%)  route 0.854ns (33.566%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.407     0.667    SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.045     0.712 r  LED_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.712    LED_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.782 r  LED_OBUF[7]_inst_i_1/O[0]
                         net (fo=1, routed)           0.447     1.229    LED_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.314     2.543 r  LED_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.543    LED[4]
    R18                                                               r  LED[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.693ns (65.028%)  route 0.911ns (34.972%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.755 r  LED_OBUF[3]_inst_i_1/O[3]
                         net (fo=1, routed)           0.533     1.287    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.316     2.604 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.604    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.754ns (67.320%)  route 0.852ns (32.680%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.745 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.754    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.793 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.847 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           0.465     1.311    LED_OBUF[8]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.606 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.606    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.609ns  (logic 1.751ns (67.106%)  route 0.858ns (32.894%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.745 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.754    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.819 r  LED_OBUF[7]_inst_i_1/O[2]
                         net (fo=1, routed)           0.471     1.290    LED_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.319     2.609 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.609    LED[6]
    U17                                                               r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.644ns  (logic 1.778ns (67.251%)  route 0.866ns (32.749%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.745 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.754    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.844 r  LED_OBUF[7]_inst_i_1/O[3]
                         net (fo=1, routed)           0.479     1.323    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.321     2.644 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.644    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[4]
                            (input port)
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.726ns (64.327%)  route 0.957ns (35.673%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SW[4] (IN)
                         net (fo=0)                   0.000     0.000    SW[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SW_IBUF[4]_inst/O
                         net (fo=1, routed)           0.407     0.667    SW_IBUF[4]
    SLICE_X0Y75          LUT2 (Prop_lut2_I1_O)        0.045     0.712 r  LED_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.000     0.712    LED_OBUF[7]_inst_i_6_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.818 r  LED_OBUF[7]_inst_i_1/O[1]
                         net (fo=1, routed)           0.550     1.368    LED_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.314     2.683 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.683    LED[5]
    V17                                                               r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.699ns  (logic 1.774ns (65.747%)  route 0.924ns (34.253%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.745 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.754    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.793 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.847 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           0.538     1.384    LED_OBUF[8]
    V15                  OBUF (Prop_obuf_I_O)         1.314     2.699 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.699    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.737ns  (logic 1.777ns (64.913%)  route 0.960ns (35.087%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.745 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.754    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.793 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.847 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           0.574     1.420    LED_OBUF[8]
    T15                  OBUF (Prop_obuf_I_O)         1.317     2.737 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.737    LED[9]
    T15                                                               r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.770ns (64.427%)  route 0.977ns (35.573%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.745 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.754    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.793 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.847 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           0.591     1.437    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.310     2.748 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.748    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[10]
                            (input port)
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.925ns  (logic 1.793ns (61.280%)  route 1.133ns (38.720%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  SW[10] (IN)
                         net (fo=0)                   0.000     0.000    SW[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SW_IBUF[10]_inst/O
                         net (fo=2, routed)           0.378     0.628    SW_IBUF[10]
    SLICE_X0Y74          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.745 r  LED_OBUF[3]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.009     0.754    LED_OBUF[3]_inst_i_1_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.793 r  LED_OBUF[7]_inst_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.793    LED_OBUF[7]_inst_i_1_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.847 r  LED_OBUF[15]_inst_i_1/O[0]
                         net (fo=8, routed)           0.746     1.593    LED_OBUF[8]
    V12                  OBUF (Prop_obuf_I_O)         1.333     2.925 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.925    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------





