

================================================================
== Vivado HLS Report for 'kernel2'
================================================================
* Date:           Sat May  8 14:37:22 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        prj_kernel2
* Solution:       dependence
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.365 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026| 10.260 us | 10.260 us |  1026|  1026|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop    |     1022|     1022|         3|          1|          1|  1021|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      6|       0|     205|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     132|    -|
|Register         |        -|      -|     203|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      6|     203|     337|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |accum_fu_133_p2                    |     *    |      3|  0|  21|          32|          32|
    |mul_ln13_fu_172_p2                 |     *    |      3|  0|  21|          32|          32|
    |accum_1_fu_178_p2                  |     +    |      0|  0|  39|          32|          32|
    |add_ln13_fu_144_p2                 |     +    |      0|  0|  18|          11|           3|
    |array_r_d0                         |     +    |      0|  0|  39|          32|          32|
    |i_fu_155_p2                        |     +    |      0|  0|  18|          11|           1|
    |ap_block_pp0                       |    and   |      0|  0|   6|           1|           1|
    |ap_enable_state4_pp0_iter0_stage0  |    and   |      0|  0|   6|           1|           1|
    |ap_enable_state5_pp0_iter1_stage0  |    and   |      0|  0|   6|           1|           1|
    |ap_enable_state6_pp0_iter2_stage0  |    and   |      0|  0|   6|           1|           1|
    |icmp_ln10_fu_138_p2                |   icmp   |      0|  0|  13|          11|          12|
    |ap_enable_pp0                      |    xor   |      0|  0|   6|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   6|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      6|  0| 205|         168|         151|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |accum_0_reg_96                |   9|          2|   32|         64|
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_110_p4  |   9|          2|   11|         22|
    |array_r_address0              |  21|          4|   10|         40|
    |array_r_address1              |  15|          3|   10|         30|
    |i_0_reg_106                   |   9|          2|   11|         22|
    |reg_128                       |   9|          2|   32|         64|
    |tmp_0_reg_118                 |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 132|         27|  141|        316|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |accum_0_reg_96                   |  32|   0|   32|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |array_load_1_reg_194             |  32|   0|   32|          0|
    |elem2_reg_209                    |  32|   0|   32|          0|
    |i_0_reg_106                      |  11|   0|   11|          0|
    |i_0_reg_106_pp0_iter1_reg        |  11|   0|   11|          0|
    |i_reg_224                        |  11|   0|   11|          0|
    |icmp_ln10_reg_215                |   1|   0|    1|          0|
    |icmp_ln10_reg_215_pp0_iter1_reg  |   1|   0|    1|          0|
    |reg_128                          |  32|   0|   32|          0|
    |tmp_0_reg_118                    |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 203|   0|  203|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    kernel2   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    kernel2   | return value |
|array_r_address0  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_we0       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_d0        | out |   32|  ap_memory |    array_r   |     array    |
|array_r_q0        |  in |   32|  ap_memory |    array_r   |     array    |
|array_r_address1  | out |   10|  ap_memory |    array_r   |     array    |
|array_r_ce1       | out |    1|  ap_memory |    array_r   |     array    |
|array_r_q1        |  in |   32|  ap_memory |    array_r   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.66>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%array_addr = getelementptr [1024 x i32]* %array_r, i64 0, i64 0" [kernel2.cpp:3]   --->   Operation 8 'getelementptr' 'array_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%array_addr_1 = getelementptr [1024 x i32]* %array_r, i64 0, i64 1" [kernel2.cpp:6]   --->   Operation 9 'getelementptr' 'array_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.66ns)   --->   "%array_load = load i32* %array_addr_1, align 4" [kernel2.cpp:6]   --->   Operation 10 'load' 'array_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 11 [2/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr, align 4" [kernel2.cpp:6]   --->   Operation 11 'load' 'array_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 12 [1/2] (2.66ns)   --->   "%array_load = load i32* %array_addr_1, align 4" [kernel2.cpp:6]   --->   Operation 12 'load' 'array_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 13 [1/2] (2.66ns)   --->   "%array_load_1 = load i32* %array_addr, align 4" [kernel2.cpp:6]   --->   Operation 13 'load' 'array_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%array_addr_2 = getelementptr [1024 x i32]* %array_r, i64 0, i64 2" [kernel2.cpp:7]   --->   Operation 14 'getelementptr' 'array_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [2/2] (2.66ns)   --->   "%elem2 = load i32* %array_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 15 'load' 'elem2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.58>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %array_r) nounwind, !map !7"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @kernel2_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (6.58ns)   --->   "%accum = mul nsw i32 %array_load_1, %array_load" [kernel2.cpp:6]   --->   Operation 18 'mul' 'accum' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/2] (2.66ns)   --->   "%elem2 = load i32* %array_addr_2, align 4" [kernel2.cpp:7]   --->   Operation 19 'load' 'elem2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 20 [1/1] (1.06ns)   --->   "br label %1" [kernel2.cpp:10]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.06>

State 4 <SV = 3> <Delay = 4.09>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%accum_0 = phi i32 [ %accum, %0 ], [ %accum_1, %loop ]"   --->   Operation 21 'phi' 'accum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%i_0 = phi i11 [ 3, %0 ], [ %i, %loop ]"   --->   Operation 22 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_0 = phi i32 [ %elem2, %0 ], [ %tmp_1, %loop ]"   --->   Operation 23 'phi' 'tmp_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (1.32ns)   --->   "%icmp_ln10 = icmp eq i11 %i_0, -1024" [kernel2.cpp:10]   --->   Operation 24 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1021, i64 1021, i64 1021) nounwind"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %2, label %loop" [kernel2.cpp:10]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (1.42ns)   --->   "%add_ln13 = add i11 %i_0, -2" [kernel2.cpp:13]   --->   Operation 27 'add' 'add_ln13' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i11 %add_ln13 to i64" [kernel2.cpp:13]   --->   Operation 28 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%array_addr_4 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln13" [kernel2.cpp:13]   --->   Operation 29 'getelementptr' 'array_addr_4' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 30 [2/2] (2.66ns)   --->   "%array_load_3 = load i32* %array_addr_4, align 4" [kernel2.cpp:13]   --->   Operation 30 'load' 'array_load_3' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 31 [1/1] (1.42ns)   --->   "%i = add i11 %i_0, 1" [kernel2.cpp:10]   --->   Operation 31 'add' 'i' <Predicate = (!icmp_ln10)> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 32 [1/2] (2.66ns)   --->   "%array_load_3 = load i32* %array_addr_4, align 4" [kernel2.cpp:13]   --->   Operation 32 'load' 'array_load_3' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 8.36>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str) nounwind" [kernel2.cpp:11]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str) nounwind" [kernel2.cpp:11]   --->   Operation 34 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel2.cpp:12]   --->   Operation 35 'specpipeline' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (1.78ns)   --->   "%tmp_1 = add nsw i32 %elem2, %accum_0" [kernel2.cpp:12]   --->   Operation 36 'add' 'tmp_1' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i11 %i_0 to i64" [kernel2.cpp:12]   --->   Operation 37 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%array_addr_3 = getelementptr [1024 x i32]* %array_r, i64 0, i64 %zext_ln12" [kernel2.cpp:12]   --->   Operation 38 'getelementptr' 'array_addr_3' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (2.66ns)   --->   "store i32 %tmp_1, i32* %array_addr_3, align 4" [kernel2.cpp:12]   --->   Operation 39 'store' <Predicate = (!icmp_ln10)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 40 [1/1] (6.58ns)   --->   "%mul_ln13 = mul nsw i32 %array_load_3, %tmp_0" [kernel2.cpp:13]   --->   Operation 40 'mul' 'mul_ln13' <Predicate = (!icmp_ln10)> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (1.78ns)   --->   "%accum_1 = add nsw i32 %mul_ln13, %accum_0" [kernel2.cpp:13]   --->   Operation 41 'add' 'accum_1' <Predicate = (!icmp_ln10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str, i32 %tmp_2) nounwind" [kernel2.cpp:16]   --->   Operation 42 'specregionend' 'empty_2' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [kernel2.cpp:10]   --->   Operation 43 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "ret void" [kernel2.cpp:17]   --->   Operation 44 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ array_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
array_addr        (getelementptr    ) [ 00100000]
array_addr_1      (getelementptr    ) [ 00100000]
array_load        (load             ) [ 00010000]
array_load_1      (load             ) [ 00010000]
array_addr_2      (getelementptr    ) [ 00010000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
accum             (mul              ) [ 00011110]
elem2             (load             ) [ 00011110]
br_ln10           (br               ) [ 00011110]
accum_0           (phi              ) [ 00001110]
i_0               (phi              ) [ 00001110]
tmp_0             (phi              ) [ 00001110]
icmp_ln10         (icmp             ) [ 00001110]
empty             (speclooptripcount) [ 00000000]
br_ln10           (br               ) [ 00000000]
add_ln13          (add              ) [ 00000000]
zext_ln13         (zext             ) [ 00000000]
array_addr_4      (getelementptr    ) [ 00001100]
i                 (add              ) [ 00011110]
array_load_3      (load             ) [ 00001010]
specloopname_ln11 (specloopname     ) [ 00000000]
tmp_2             (specregionbegin  ) [ 00000000]
specpipeline_ln12 (specpipeline     ) [ 00000000]
tmp_1             (add              ) [ 00011110]
zext_ln12         (zext             ) [ 00000000]
array_addr_3      (getelementptr    ) [ 00000000]
store_ln12        (store            ) [ 00000000]
mul_ln13          (mul              ) [ 00000000]
accum_1           (add              ) [ 00011110]
empty_2           (specregionend    ) [ 00000000]
br_ln10           (br               ) [ 00011110]
ret_ln17          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="array_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="array_r"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel2_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="array_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="array_addr_1_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_access_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="10" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="0" index="2" bw="0" slack="0"/>
<pin id="66" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="67" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="64" dir="1" index="3" bw="32" slack="1"/>
<pin id="69" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="array_load/1 array_load_1/1 elem2/2 array_load_3/4 store_ln12/6 "/>
</bind>
</comp>

<comp id="71" class="1004" name="array_addr_2_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="3" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="array_addr_4_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="11" slack="0"/>
<pin id="84" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_4/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="array_addr_3_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="11" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="array_addr_3/6 "/>
</bind>
</comp>

<comp id="96" class="1005" name="accum_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2"/>
<pin id="98" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="accum_0 (phireg) "/>
</bind>
</comp>

<comp id="99" class="1004" name="accum_0_phi_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="1"/>
<pin id="101" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="32" slack="1"/>
<pin id="103" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="accum_0/4 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_0_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="11" slack="1"/>
<pin id="108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_0_phi_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="11" slack="0"/>
<pin id="114" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="118" class="1005" name="tmp_0_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="2"/>
<pin id="120" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_0 (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_0_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="32" slack="1"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_0/4 "/>
</bind>
</comp>

<comp id="128" class="1005" name="reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="1"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load array_load_3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="accum_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="accum/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln10_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="0" index="1" bw="11" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/4 "/>
</bind>
</comp>

<comp id="144" class="1004" name="add_ln13_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln13_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="11" slack="0"/>
<pin id="152" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="tmp_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="3"/>
<pin id="163" dir="0" index="1" bw="32" slack="2"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="zext_ln12_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="11" slack="2"/>
<pin id="169" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/6 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mul_ln13_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="2"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/6 "/>
</bind>
</comp>

<comp id="178" class="1004" name="accum_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2"/>
<pin id="181" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="accum_1/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="array_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="10" slack="1"/>
<pin id="186" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="array_addr_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="10" slack="1"/>
<pin id="191" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_1 "/>
</bind>
</comp>

<comp id="194" class="1005" name="array_load_1_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="array_load_1 "/>
</bind>
</comp>

<comp id="199" class="1005" name="array_addr_2_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="10" slack="1"/>
<pin id="201" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_2 "/>
</bind>
</comp>

<comp id="204" class="1005" name="accum_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum "/>
</bind>
</comp>

<comp id="209" class="1005" name="elem2_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="elem2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="icmp_ln10_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="219" class="1005" name="array_addr_4_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="1"/>
<pin id="221" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="array_addr_4 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="accum_1_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="52" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="44" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="78"><net_src comp="6" pin="0"/><net_sink comp="71" pin=2"/></net>

<net id="79"><net_src comp="71" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="80" pin="3"/><net_sink comp="60" pin=2"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="60" pin=0"/></net>

<net id="105"><net_src comp="99" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="110" pin="4"/><net_sink comp="106" pin=0"/></net>

<net id="127"><net_src comp="121" pin="4"/><net_sink comp="118" pin=0"/></net>

<net id="131"><net_src comp="60" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="60" pin="7"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="128" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="110" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="16" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="110" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="159"><net_src comp="110" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="24" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="96" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="166"><net_src comp="161" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="170"><net_src comp="106" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="171"><net_src comp="167" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="176"><net_src comp="128" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="118" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="96" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="187"><net_src comp="44" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="192"><net_src comp="52" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="197"><net_src comp="60" pin="7"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="202"><net_src comp="71" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="60" pin=0"/></net>

<net id="207"><net_src comp="133" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="212"><net_src comp="60" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="218"><net_src comp="138" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="80" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="227"><net_src comp="155" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="232"><net_src comp="161" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="237"><net_src comp="178" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="99" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: array_r | {6 }
 - Input state : 
	Port: kernel2 : array_r | {1 2 3 4 5 }
  - Chain level:
	State 1
		array_load : 1
		array_load_1 : 1
	State 2
		elem2 : 1
	State 3
	State 4
		icmp_ln10 : 1
		br_ln10 : 2
		add_ln13 : 1
		zext_ln13 : 2
		array_addr_4 : 3
		array_load_3 : 4
		i : 1
	State 5
	State 6
		array_addr_3 : 1
		store_ln12 : 2
		accum_1 : 1
		empty_2 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|          |  add_ln13_fu_144 |    0    |    0    |    18   |
|    add   |     i_fu_155     |    0    |    0    |    18   |
|          |   tmp_1_fu_161   |    0    |    0    |    39   |
|          |  accum_1_fu_178  |    0    |    0    |    39   |
|----------|------------------|---------|---------|---------|
|    mul   |   accum_fu_133   |    3    |    0    |    21   |
|          |  mul_ln13_fu_172 |    3    |    0    |    21   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln10_fu_138 |    0    |    0    |    13   |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln13_fu_150 |    0    |    0    |    0    |
|          | zext_ln12_fu_167 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    6    |    0    |   169   |
|----------|------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   accum_0_reg_96   |   32   |
|   accum_1_reg_234  |   32   |
|    accum_reg_204   |   32   |
|array_addr_1_reg_189|   10   |
|array_addr_2_reg_199|   10   |
|array_addr_4_reg_219|   10   |
| array_addr_reg_184 |   10   |
|array_load_1_reg_194|   32   |
|    elem2_reg_209   |   32   |
|     i_0_reg_106    |   11   |
|      i_reg_224     |   11   |
|  icmp_ln10_reg_215 |    1   |
|       reg_128      |   32   |
|    tmp_0_reg_118   |   32   |
|    tmp_1_reg_229   |   32   |
+--------------------+--------+
|        Total       |   319  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_60 |  p0  |   5  |  10  |   50   ||    27   |
| grp_access_fu_60 |  p2  |   4  |   0  |    0   ||    21   |
|    i_0_reg_106   |  p0  |   2  |  11  |   22   ||    9    |
|      reg_128     |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   136  ||  4.5865 ||    66   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |    0   |   169  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   66   |
|  Register |    -   |    -   |   319  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   319  |   235  |
+-----------+--------+--------+--------+--------+
