
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003560                       # Number of seconds simulated
sim_ticks                                  3559805568                       # Number of ticks simulated
final_tick                               533131149822                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336035                       # Simulator instruction rate (inst/s)
host_op_rate                                   435054                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 301938                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923556                       # Number of bytes of host memory used
host_seconds                                 11789.86                       # Real time elapsed on the host
sim_insts                                  3961811787                       # Number of instructions simulated
sim_ops                                    5129227174                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       213760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       191104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        94592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        73856                       # Number of bytes read from this memory
system.physmem.bytes_read::total               594944                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21632                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       205568                       # Number of bytes written to this memory
system.physmem.bytes_written::total            205568                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1670                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1493                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          739                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          577                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4648                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1606                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1606                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1546152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60048223                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1618066                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     53683831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1510195                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     26572238                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1402324                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     20747201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               167128229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1546152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1618066                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1510195                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1402324                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6076736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57746974                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57746974                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57746974                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1546152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60048223                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1618066                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     53683831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1510195                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     26572238                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1402324                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     20747201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              224875203                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8536705                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3084660                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531736                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206340                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1265022                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1193796                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299871                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8818                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3316790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16782925                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3084660                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1493667                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3593994                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1035980                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        692055                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1632725                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92689                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8429314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.442387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.322972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4835320     57.36%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354408      4.20%     61.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335776      3.98%     65.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          316490      3.75%     69.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259693      3.08%     72.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189026      2.24%     74.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          135485      1.61%     76.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209525      2.49%     78.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1793591     21.28%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8429314                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361341                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965972                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3473733                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       657941                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3433830                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41187                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        822620                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496584                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19941324                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10369                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        822620                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3655983                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         306295                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        71380                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3286096                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       286937                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19344750                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155658                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81237                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26831952                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90110363                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90110363                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795129                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10036806                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3568                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1867                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           699491                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1893454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014857                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23677                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       424096                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18032138                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3479                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14604521                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23120                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5702205                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17414420                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          228                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8429314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732587                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841454                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2950983     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1709445     20.28%     55.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1356152     16.09%     71.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816751      9.69%     81.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835346      9.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379441      4.50%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244335      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66968      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69893      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8429314                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63700     58.31%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21058     19.28%     77.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24478     22.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011608     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200396      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1543966     10.57%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       846957      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14604521                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.710791                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109236                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007480                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37770711                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23738053                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14230968                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14713757                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45494                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       661094                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          420                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232889                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        822620                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         220114                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13838                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18035618                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1893454                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014857                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1858                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9487                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1409                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122665                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115695                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238360                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14361308                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465218                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243212                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2298593                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018237                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            833375                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.682301                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14241943                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14230968                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9198421                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24889748                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.667033                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369567                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239192                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5797226                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205493                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7606694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609003                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.117914                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3016835     39.66%     39.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049239     26.94%     66.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850272     11.18%     77.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       430062      5.65%     83.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450553      5.92%     89.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227244      2.99%     92.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154927      2.04%     94.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89267      1.17%     95.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338295      4.45%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7606694                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239192                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014325                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232357                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009337                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338295                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25304661                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36896009                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 107391                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239192                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853670                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853670                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171412                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171412                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64917517                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19475463                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18718408                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3242                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8536705                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3069932                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2673654                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201283                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1531715                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1481264                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216834                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6245                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3738624                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17036942                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3069932                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1698098                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3608589                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         935700                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        358110                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1838752                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96576                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8438497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.329573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.297514                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4829908     57.24%     57.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          643601      7.63%     64.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          318981      3.78%     68.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          234945      2.78%     71.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          193702      2.30%     73.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          169659      2.01%     75.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59726      0.71%     76.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213566      2.53%     78.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1774409     21.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8438497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.359616                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.995728                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3871977                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       332578                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3486371                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17448                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        730119                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       339857                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3072                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19067048                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4685                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        730119                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4032888                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         137653                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        42820                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3341496                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       153517                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18467343                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77768                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        62285                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24495619                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84113005                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84113005                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16107537                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8388007                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2318                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1231                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           390605                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2805517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       644408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7967                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       151373                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17378771                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2324                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14824953                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19888                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4980542                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13592074                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8438497                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.756824                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.863685                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2998646     35.54%     35.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1818519     21.55%     57.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       886178     10.50%     67.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1067054     12.65%     80.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       815529      9.66%     89.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       512322      6.07%     95.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       223650      2.65%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65502      0.78%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51097      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8438497                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          62972     73.13%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.13% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13079     15.19%     88.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10061     11.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11643382     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118920      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1085      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2521203     17.01%     96.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       540363      3.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14824953                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.736613                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86112                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005809                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38194402                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22361740                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14315009                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14911065                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24177                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       778272                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167497                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        730119                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          74738                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7293                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17381095                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67604                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2805517                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       644408                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1219                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4140                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       102328                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118749                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221077                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14505291                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2412766                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       319661                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2938371                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2171833                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            525605                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.699167                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14341882                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14315009                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8624958                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21308929                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.676878                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404758                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10787275                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12277487                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5103708                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2215                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199385                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7708378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.592746                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.298747                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3566987     46.27%     46.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1659580     21.53%     67.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       900924     11.69%     79.49% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       329585      4.28%     83.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       280720      3.64%     87.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       124539      1.62%     89.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       302878      3.93%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80859      1.05%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       462306      6.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7708378                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10787275                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12277487                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2504152                       # Number of memory references committed
system.switch_cpus1.commit.loads              2027241                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1919372                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10724645                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167705                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       462306                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24627163                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35493548                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  98208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10787275                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12277487                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10787275                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.791368                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.791368                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.263635                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.263635                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67137240                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18805839                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19643149                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2210                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8536705                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3228270                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2629931                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       214372                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1354088                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1256955                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          345525                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9662                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3331442                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17645399                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3228270                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1602480                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3697576                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1153530                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        469046                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1635042                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        93066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8434128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.591591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.374572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4736552     56.16%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          257321      3.05%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          269738      3.20%     62.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          424912      5.04%     67.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          200156      2.37%     69.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          284204      3.37%     73.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          192122      2.28%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          141080      1.67%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1928043     22.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8434128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.378163                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.067003                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3507393                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       423518                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3538882                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        29376                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        934958                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       547873                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1106                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21085228                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4142                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        934958                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3683767                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         103426                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        92347                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3390114                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       229508                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      20328740                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        133038                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        67353                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28459389                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     94797787                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     94797787                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17368285                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11091091                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3493                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1782                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           600132                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1892306                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       978863                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10578                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       459676                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19052252                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3505                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15126795                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26675                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6560932                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20286886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8434128                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.793522                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.921727                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2889837     34.26%     34.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1804638     21.40%     55.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1262686     14.97%     70.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       817295      9.69%     80.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       716983      8.50%     88.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       415702      4.93%     93.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       368418      4.37%     98.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        80602      0.96%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        77967      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8434128                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         113967     78.32%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     78.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16028     11.02%     89.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        15514     10.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12632666     83.51%     83.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201207      1.33%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1709      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1503339      9.94%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       787874      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15126795                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.771971                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             145509                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009619                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38859902                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25616818                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14699936                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15272304                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        21711                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       755336                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           42                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          133                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       259052                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        934958                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          62060                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12978                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19055760                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        48850                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1892306                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       978863                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1771                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         10594                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          133                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       129671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       249637                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14858428                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1401930                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       268367                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2167159                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2112381                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            765229                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.740534                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14711130                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14699936                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9651338                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         27445296                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.721968                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351657                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10121497                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12462407                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6593396                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3481                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216302                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7499170                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.661838                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.171689                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2847724     37.97%     37.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2130956     28.42%     66.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       845579     11.28%     77.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       424817      5.66%     83.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       396913      5.29%     88.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       183425      2.45%     91.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       197916      2.64%     93.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101151      1.35%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       370689      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7499170                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10121497                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12462407                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1856781                       # Number of memory references committed
system.switch_cpus2.commit.loads              1136970                       # Number of loads committed
system.switch_cpus2.commit.membars               1734                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1799475                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11226892                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256987                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       370689                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26184115                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           39047601                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3791                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 102577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10121497                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12462407                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10121497                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.843423                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.843423                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.185644                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.185644                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66716747                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20389650                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19404054                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3468                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8536705                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3175246                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2586607                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       214689                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1299311                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1240018                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336219                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9581                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3330752                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17327756                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3175246                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1576237                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3843581                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1103970                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        441428                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1632222                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8503092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.521308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.327182                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4659511     54.80%     54.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          397635      4.68%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          397172      4.67%     64.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          494984      5.82%     69.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          153256      1.80%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          193521      2.28%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162824      1.91%     75.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          149103      1.75%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1895086     22.29%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8503092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.371952                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.029794                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3493444                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       413570                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3674987                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34067                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        887017                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       537522                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          306                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20666852                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1798                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        887017                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3650740                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          51109                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       180235                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3549567                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       184417                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19958779                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114430                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        49956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28015771                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93003482                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93003482                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17415778                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10599901                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3701                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1971                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           503948                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1851720                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       959545                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8887                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       338860                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18765380                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3717                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15115779                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        31331                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6247209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18876978                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8503092                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777680                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.907945                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2990737     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1763226     20.74%     55.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1210174     14.23%     70.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       827860      9.74%     79.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       811575      9.54%     89.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396331      4.66%     94.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       372414      4.38%     98.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60014      0.71%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70761      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8503092                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          96067     75.74%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15928     12.56%     88.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14836     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12635772     83.59%     83.59% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189291      1.25%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1727      0.01%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1496147      9.90%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       792842      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15115779                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.770681                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126831                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008391                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38892808                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25016429                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14696512                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15242610                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        19025                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       714940                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           23                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       237875                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        887017                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27803                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4574                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18769101                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40136                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1851720                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       959545                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1954                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3543                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          126                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129991                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121579                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251570                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14857876                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1398079                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       257899                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2165495                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2122623                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            767416                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.740470                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14713649                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14696512                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9546451                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26934305                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.721567                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354435                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10130440                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12487764                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6281346                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216281                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7616075                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.639659                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.163490                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2973573     39.04%     39.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2091135     27.46%     66.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       849139     11.15%     77.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       461236      6.06%     83.71% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       407285      5.35%     89.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       166367      2.18%     91.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       187802      2.47%     93.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       109448      1.44%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370090      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7616075                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10130440                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12487764                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1858444                       # Number of memory references committed
system.switch_cpus3.commit.loads              1136774                       # Number of loads committed
system.switch_cpus3.commit.membars               1756                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1812224                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11241412                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258083                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370090                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26014913                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38426091                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2051                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  33613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10130440                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12487764                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10130440                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.842679                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.842679                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.186692                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.186692                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66693151                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20427023                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19083971                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3528                       # number of misc regfile writes
system.l2.replacements                           4648                       # number of replacements
system.l2.tagsinuse                      32762.877544                       # Cycle average of tags in use
system.l2.total_refs                          1167411                       # Total number of references to valid blocks.
system.l2.sampled_refs                          37410                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.205854                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           495.359874                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     38.895687                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    821.792375                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     39.750832                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    774.750062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     37.466850                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    378.102877                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     36.823403                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    306.119789                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9882.012293                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9721.674782                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5696.917142                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4533.211578                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.015117                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001187                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.025079                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.023643                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.001143                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.011539                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.009342                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.301575                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.296682                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.173856                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.138343                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999844                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         8682                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4165                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         3766                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3378                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   19998                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4929                       # number of Writeback hits
system.l2.Writeback_hits::total                  4929                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           47                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   165                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         8729                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4189                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         3818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3420                       # number of demand (read+write) hits
system.l2.demand_hits::total                    20163                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         8729                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4189                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         3818                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3420                       # number of overall hits
system.l2.overall_hits::total                   20163                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1670                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1493                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          739                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          577                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4648                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1670                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1493                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          739                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          577                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4648                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1670                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1493                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          739                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          577                       # number of overall misses
system.l2.overall_misses::total                  4648                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2030714                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     79491631                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2060630                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     68440644                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1983683                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     33991207                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1714118                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     26801154                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       216513781                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2030714                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     79491631                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2060630                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     68440644                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1983683                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     33991207                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1714118                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     26801154                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        216513781                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2030714                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     79491631                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2060630                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     68440644                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1983683                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     33991207                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1714118                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     26801154                       # number of overall miss cycles
system.l2.overall_miss_latency::total       216513781                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           48                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5658                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3955                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24646                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4929                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4929                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           47                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               165                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10399                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           48                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5682                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4557                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3997                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24811                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10399                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           48                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5682                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4557                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3997                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24811                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.161321                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.263874                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.164040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.145891                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.188590                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.160592                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.262760                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.162168                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.144358                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.187336                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.160592                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.262760                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.162168                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.144358                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.187336                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47225.906977                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 47599.779042                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45791.777778                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45841.020764                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 47230.547619                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45996.220568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 43951.743590                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46449.140381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46582.138769                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47225.906977                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 47599.779042                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45791.777778                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45841.020764                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 47230.547619                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45996.220568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 43951.743590                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46449.140381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46582.138769                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47225.906977                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 47599.779042                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45791.777778                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45841.020764                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 47230.547619                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45996.220568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 43951.743590                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46449.140381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46582.138769                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1606                       # number of writebacks
system.l2.writebacks::total                      1606                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1670                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1493                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          739                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          577                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4648                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          577                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4648                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          577                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4648                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1782675                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     69913672                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1804155                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     59796678                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1744761                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     29723367                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1490907                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     23465799                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    189722014                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1782675                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     69913672                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1804155                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     59796678                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1744761                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     29723367                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1490907                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     23465799                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    189722014                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1782675                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     69913672                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1804155                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     59796678                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1744761                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     29723367                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1490907                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     23465799                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    189722014                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.161321                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.263874                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.164040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.145891                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.188590                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.160592                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.262760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.162168                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.144358                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187336                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.160592                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.262760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.162168                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.144358                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187336                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41457.558140                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 41864.474251                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40092.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40051.358339                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 41541.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40221.064953                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 38228.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40668.629116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40817.989243                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41457.558140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 41864.474251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40092.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40051.358339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 41541.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40221.064953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 38228.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40668.629116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40817.989243                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41457.558140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 41864.474251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40092.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40051.358339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 41541.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40221.064953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 38228.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40668.629116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40817.989243                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               577.632331                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641361                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   585                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1712207.454701                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    39.834998                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.797332                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.063838                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861855                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925693                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1632667                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1632667                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1632667                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1632667                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1632667                       # number of overall hits
system.cpu0.icache.overall_hits::total        1632667                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           58                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           58                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           58                       # number of overall misses
system.cpu0.icache.overall_misses::total           58                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3208369                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3208369                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3208369                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3208369                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3208369                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3208369                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1632725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1632725                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1632725                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1632725                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1632725                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1632725                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000036                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 55316.706897                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 55316.706897                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 55316.706897                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 55316.706897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 55316.706897                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 55316.706897                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2479752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2479752                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2479752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2479752                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2479752                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2479752                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        56358                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        56358                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        56358                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        56358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        56358                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        56358                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10399                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174374090                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10655                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16365.470671                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.223983                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.776017                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899312                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100688                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1129346                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1129346                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778497                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778497                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1720                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1720                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1621                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1621                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907843                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907843                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907843                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907843                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        36796                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        36796                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          148                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        36944                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         36944                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        36944                       # number of overall misses
system.cpu0.dcache.overall_misses::total        36944                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1081833692                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1081833692                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4217373                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4217373                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1086051065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1086051065                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1086051065                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1086051065                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166142                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1720                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1621                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944787                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944787                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944787                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944787                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031554                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031554                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000190                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000190                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018996                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018996                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018996                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018996                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29400.850419                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29400.850419                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28495.763514                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28495.763514                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29397.224583                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29397.224583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29397.224583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29397.224583                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1810                       # number of writebacks
system.cpu0.dcache.writebacks::total             1810                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26444                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26444                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          101                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          101                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26545                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26545                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26545                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10352                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10352                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10399                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10399                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10399                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    175664791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    175664791                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       933458                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       933458                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    176598249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    176598249                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    176598249                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    176598249                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008877                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008877                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000060                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005347                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005347                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005347                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005347                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16969.164509                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16969.164509                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 19860.808511                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 19860.808511                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16982.233772                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16982.233772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16982.233772                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16982.233772                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               557.093841                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913280004                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   566                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1613568.911661                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    42.531840                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.562001                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.068160                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824619                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.892779                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1838695                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1838695                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1838695                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1838695                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1838695                       # number of overall hits
system.cpu1.icache.overall_hits::total        1838695                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3023155                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3023155                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3023155                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3023155                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3023155                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3023155                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1838752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1838752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1838752                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1838752                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1838752                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1838752                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 53037.807018                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 53037.807018                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 53037.807018                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 53037.807018                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 53037.807018                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 53037.807018                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            9                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            9                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           48                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           48                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           48                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           48                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2587596                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2587596                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2587596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2587596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2587596                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2587596                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53908.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53908.250000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53908.250000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53908.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53908.250000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53908.250000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5682                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206881146                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5938                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34840.206467                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   206.111637                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    49.888363                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.805124                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.194876                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2195814                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2195814                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474562                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474562                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1199                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1199                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1105                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1105                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2670376                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2670376                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2670376                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2670376                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        17324                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        17324                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        17396                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         17396                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        17396                       # number of overall misses
system.cpu1.dcache.overall_misses::total        17396                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    630939350                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    630939350                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2553089                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2553089                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    633492439                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    633492439                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    633492439                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    633492439                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2213138                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2213138                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474634                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1105                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1105                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2687772                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2687772                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2687772                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2687772                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007828                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007828                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006472                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006472                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006472                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006472                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36419.957862                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36419.957862                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 35459.569444                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 35459.569444                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36415.982927                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36415.982927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36415.982927                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36415.982927                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1201                       # number of writebacks
system.cpu1.dcache.writebacks::total             1201                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        11666                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        11666                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        11714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        11714                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        11714                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        11714                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5658                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5658                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5682                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5682                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5682                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    109710455                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    109710455                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       593808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       593808                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    110304263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    110304263                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    110304263                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    110304263                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002557                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19390.324320                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19390.324320                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        24742                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        24742                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 19412.929074                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 19412.929074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 19412.929074                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 19412.929074                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.325874                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004683550                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   506                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1985540.612648                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.325874                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          462                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.063022                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.740385                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.803407                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1634987                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1634987                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1634987                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1634987                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1634987                       # number of overall hits
system.cpu2.icache.overall_hits::total        1634987                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2992526                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2992526                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2992526                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2992526                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2992526                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2992526                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1635042                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1635042                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1635042                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1635042                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1635042                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1635042                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000034                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 54409.563636                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 54409.563636                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 54409.563636                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 54409.563636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 54409.563636                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 54409.563636                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2431289                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2431289                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2431289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2431289                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2431289                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2431289                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55256.568182                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 55256.568182                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 55256.568182                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 55256.568182                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 55256.568182                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 55256.568182                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4557                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153823351                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4813                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              31959.973198                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   226.745880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    29.254120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.885726                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.114274                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1097329                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1097329                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       716159                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        716159                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1735                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1734                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1734                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1813488                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1813488                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1813488                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1813488                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        11354                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        11354                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          167                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        11521                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         11521                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        11521                       # number of overall misses
system.cpu2.dcache.overall_misses::total        11521                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    357174461                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    357174461                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5697840                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5697840                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    362872301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    362872301                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    362872301                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    362872301                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1108683                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1108683                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       716326                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       716326                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1734                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1825009                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1825009                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1825009                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1825009                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010241                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010241                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000233                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000233                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.006313                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.006313                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.006313                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.006313                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 31458.028977                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 31458.028977                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 34118.802395                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 34118.802395                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31496.597604                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31496.597604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31496.597604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31496.597604                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          995                       # number of writebacks
system.cpu2.dcache.writebacks::total              995                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6849                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6849                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6964                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6964                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6964                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4505                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4505                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4557                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4557                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4557                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     71000604                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     71000604                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1267755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1267755                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     72268359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     72268359                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     72268359                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     72268359                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004063                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002497                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002497                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 15760.400444                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 15760.400444                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 24379.903846                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 24379.903846                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 15858.757735                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15858.757735                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 15858.757735                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15858.757735                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               505.812574                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007964920                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1984182.913386                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    37.812574                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.060597                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.810597                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1632172                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1632172                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1632172                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1632172                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1632172                       # number of overall hits
system.cpu3.icache.overall_hits::total        1632172                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           50                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           50                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           50                       # number of overall misses
system.cpu3.icache.overall_misses::total           50                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2619814                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2619814                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2619814                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2619814                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2619814                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2619814                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1632222                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1632222                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1632222                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1632222                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1632222                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1632222                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000031                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 52396.280000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 52396.280000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 52396.280000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 52396.280000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 52396.280000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 52396.280000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2111049                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2111049                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2111049                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2111049                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2111049                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2111049                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52776.225000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 52776.225000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 52776.225000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 52776.225000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 52776.225000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 52776.225000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3997                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148890711                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4253                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35008.396661                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.170197                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.829803                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871759                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128241                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1095461                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1095461                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717853                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717853                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1894                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1894                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1764                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1764                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1813314                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1813314                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1813314                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1813314                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7873                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7873                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          172                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8045                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8045                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8045                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8045                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    211168805                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    211168805                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5980168                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5980168                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    217148973                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    217148973                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    217148973                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    217148973                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1103334                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1103334                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       718025                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       718025                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1894                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1764                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1821359                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1821359                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1821359                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1821359                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007136                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007136                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000240                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000240                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004417                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004417                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004417                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004417                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 26821.898260                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26821.898260                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 34768.418605                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 34768.418605                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26991.792791                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26991.792791                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 26991.792791                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26991.792791                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          923                       # number of writebacks
system.cpu3.dcache.writebacks::total              923                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3918                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3918                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4048                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4048                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4048                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3955                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3955                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3997                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3997                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3997                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     64098876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     64098876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1051636                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1051636                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     65150512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     65150512                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     65150512                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     65150512                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003585                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003585                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002195                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002195                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002195                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002195                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 16207.048293                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 16207.048293                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 25038.952381                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25038.952381                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 16299.852890                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16299.852890                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 16299.852890                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16299.852890                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
