============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Feb 09 2026  01:50:02 pm
  Module:                 counter_16bit
  Operating conditions:   tt_1.8_25 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-297 ps) Setup Check with Pin count_reg[7]/CK->D
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[4]/CK
          Clock: (R) core_clock
       Endpoint: (F) count_reg[7]/D
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-     250                  
     Required Time:=     712                  
      Launch Clock:-       0                  
         Data Path:-    1008                  
             Slack:=    -297                  

Launch clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0       0    (-,-) 
  clk             -       -     -     (net)          -    -     -     -       -    (-,-) 
  clk             -       -     -     (net)          -    -     -     -       -    (-,-) 
  count_reg[4]/CK <<<     -     R     DFFRX4        16    -   150     0       0    (-,-) 
#----------------------------------------------------------------------------------------

#-----------------------------------------------------------------------------------------------------
#        Timing Point          Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                   (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------------
  count_reg[4]/CK              -       -     R     (arrival)     16    -   150     0       0    (-,-) 
  count_reg[4]/Q               -       CK->Q F     DFFRX4         2 18.8    35   331     331    (-,-) 
  count[4]_106                 -       -     -     (net)          -    -     -     -       -    (-,-) 
  fopt4/Y                      -       A->Y  F     BUFX4          2 18.7    34   117     449    (-,-) 
  n_111                        -       -     -     (net)          -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP_g2657__6260/Y -       B->Y  F     CLKAND2X2      2 15.3    45   133     581    (-,-) 
  inc_ADD_UNS_OP_n_24          -       -     -     (net)          -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP_g2633__6131/Y -       A->Y  F     AND2X1         1 12.8    55   123     705    (-,-) 
  inc_ADD_UNS_OP_n_41          -       -     -     (net)          -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP_g2594__3680/Y -       B->Y  R     NAND2X2        1 10.9    54    64     768    (-,-) 
  inc_ADD_UNS_OP_n_80          -       -     -     (net)          -    -     -     -       -    (-,-) 
  inc_ADD_UNS_OP_g2589__6260/Y -       B->Y  F     XOR2X2         1  8.9    54   240    1008    (-,-) 
  n_25                         -       -     -     (net)          -    -     -     -       -    (-,-) 
  count_reg[7]/D               <<<     -     F     DFFRX4         1    -     -     0    1008    (-,-) 
#-----------------------------------------------------------------------------------------------------

Capture clock path:
#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  clk             (i)     -     R     (arrival)     16  0.0     0     0    1000    (-,-) 
  clk             -       -     -     (net)          -    -     -     -       -    (-,-) 
  clk             -       -     -     (net)          -    -     -     -       -    (-,-) 
  count_reg[7]/CK <<<     -     R     DFFRX4        16    -   150     0    1000    (-,-) 
#----------------------------------------------------------------------------------------


