vhdl xil_defaultlib  \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/ip/Conv_ap_fadd_3_full_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/ip/Conv_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/deb4/hdl/ip/Conv_ap_fmul_2_max_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_Conv_0_0/sim/design_1_Conv_0_0.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/ip/Pool_ap_fadd_3_full_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/ip/Pool_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/ip/Pool_ap_fdiv_14_no_dsp_32.vhd" \
"../../../../project_1.srcs/sources_1/bd/design_1/ipshared/112a/hdl/ip/Pool_ap_uitofp_4_no_dsp_32.vhd" \
"../../../bd/design_1/ip/design_1_Pool_0_0/sim/design_1_Pool_0_0.vhd" \
"../../../bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_1/sim/bd_a878_psr_aclk_0.vhd" \

nosort
