# Reading C:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do HA_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# ** Error: Copying modelsim.ini to C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini
# ** Error: (vmap-7) Failed to open ini file "C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini" in write mode.
# 
# Permission denied. (errno = EACCES)
# ** Error: (vmap-20) Cannot access for writing file "C:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini".
# 
# Permission denied. (errno = EACCES)
# Error in macro ./HA_run_msim_rtl_verilog.do line 6# -- Compiling module reverse_test
# 
# Top level modules:
# 	reverse_test
# 
vsim work.reverse_test
# vsim work.reverse_test 
# Loading work.reverse_test
# Loading work.reverse
add wave -position insertpoint  \
sim:/reverse_test/data \
sim:/reverse_test/reverse
run
# time=0  data=00000000  |   reverse=00000000 
# time=5  data=00100100  |   reverse=00100100 
# time=10  data=10000001  |   reverse=10000001 
# time=15  data=00001001  |   reverse=10010000 
# time=20  data=01100011  |   reverse=11000110 
# time=25  data=00001101  |   reverse=10110000 
# time=30  data=10001101  |   reverse=10110001 
# time=35  data=01100101  |   reverse=10100110 
# time=40  data=00010010  |   reverse=01001000 
# time=45  data=00000001  |   reverse=10000000 
# time=50  data=00001101  |   reverse=10110000 
# time=55  data=01110110  |   reverse=01101110 
# time=60  data=00111101  |   reverse=10111100 
# time=65  data=11101101  |   reverse=10110111 
# time=70  data=10001100  |   reverse=00110001 
# time=75  data=11111001  |   reverse=10011111 
# time=80  data=11000110  |   reverse=01100011 
# time=85  data=11000101  |   reverse=10100011 
# time=90  data=10101010  |   reverse=01010101 
# time=95  data=11100101  |   reverse=10100111 
