#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Feb 18 21:51:37 2026
# Process ID: 19364
# Current directory: C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.runs/synth_1
# Command line: vivado.exe -log top_dht11_fnd.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_dht11_fnd.tcl
# Log file: C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.runs/synth_1/top_dht11_fnd.vds
# Journal file: C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_dht11_fnd.tcl -notrace
Command: synth_design -top top_dht11_fnd -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22664
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1020.484 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_dht11_fnd' [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/top_dht11_fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/btn_debounce.v:3]
	Parameter CLK_DIV bound to: 1000 - type: integer 
	Parameter F_COUNT bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'dht11_controller' [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/dht11_sensor.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter WAIT bound to: 2 - type: integer 
	Parameter SYNC_L bound to: 3 - type: integer 
	Parameter SYNC_H bound to: 4 - type: integer 
	Parameter DATA_SYNC bound to: 5 - type: integer 
	Parameter DATA_CAL bound to: 6 - type: integer 
	Parameter CHECK_SUM bound to: 7 - type: integer 
	Parameter STOP bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'tick_gen_1u' [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/dht11_sensor.v:195]
	Parameter F_count bound to: 100 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tick_gen_1u' (2#1) [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/dht11_sensor.v:195]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/dht11_sensor.v:93]
INFO: [Synth 8-6155] done synthesizing module 'dht11_controller' (3#1) [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/dht11_sensor.v:3]
WARNING: [Synth 8-689] width (4) of port connection 'debug' does not match port width (9) of module 'dht11_controller' [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/top_dht11_fnd.v:37]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'dot_onoff_comp' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:284]
INFO: [Synth 8-6155] done synthesizing module 'dot_onoff_comp' (4#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:284]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:236]
	Parameter BIT_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (5#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:236]
INFO: [Synth 8-6157] synthesizing module 'mux_8X1' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:204]
INFO: [Synth 8-6155] done synthesizing module 'mux_8X1' (6#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:204]
INFO: [Synth 8-6157] synthesizing module 'mux_2X1' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:128]
INFO: [Synth 8-6155] done synthesizing module 'mux_2X1' (7#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:128]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:137]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (8#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:137]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:165]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (9#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:165]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:187]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (10#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:187]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:253]
INFO: [Synth 8-226] default block is never used [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:259]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (11#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:253]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v-67.12 with 1st driver pin 'fnd_controller:/U_DOT_COMP/dot_onoff' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v-67.12 with 2nd driver pin 'VCC' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:67]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v-67.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:67]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v-80.12 with 1st driver pin 'fnd_controller:/U_DOT_COMP/dot_onoff' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:80]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v-80.12 with 2nd driver pin 'VCC' [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:80]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v-80.12 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:80]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (12#1) [C:/Ondevice/uart_stopwatch_watch/uart_stopwatch_watch/uart_stopwatch_watch.srcs/sources_1/imports/Ondevice/stopwatch_watch/stopwatch_watch.srcs/sources_1/imports/10000_counter/fnd_controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'top_dht11_fnd' (13#1) [C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.srcs/sources_1/new/top_dht11_fnd.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.484 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.484 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1020.484 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Ondevice/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'debug[4]'. [C:/Ondevice/Basys-3-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Ondevice/Basys-3-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'debug[5]'. [C:/Ondevice/Basys-3-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Ondevice/Basys-3-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'debug[6]'. [C:/Ondevice/Basys-3-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Ondevice/Basys-3-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'debug[7]'. [C:/Ondevice/Basys-3-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Ondevice/Basys-3-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'debug[8]'. [C:/Ondevice/Basys-3-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Ondevice/Basys-3-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Ondevice/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Ondevice/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_dht11_fnd_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_dht11_fnd_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1056.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1056.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1056.289 ; gain = 35.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1056.289 ; gain = 35.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1056.289 ; gain = 35.805
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'dht11_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                   START |                             0001 |                             0001
                    WAIT |                             0010 |                             0010
                  SYNC_L |                             0011 |                             0011
                  SYNC_H |                             0100 |                             0100
               DATA_SYNC |                             0101 |                             0101
                DATA_CAL |                             0110 |                             0110
               CHECK_SUM |                             0111 |                             0111
                    STOP |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'dht11_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1056.289 ; gain = 35.805
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U_FND_CTRL/U_MSEC_DS' (digit_splitter) to 'U_FND_CTRL/U_HOUR_DS'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   15 Bit       Adders := 1     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   15 Bit        Muxes := 3     
	   9 Input   15 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1056.289 ; gain = 35.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1056.289 ; gain = 35.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1059.797 ; gain = 39.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1062.332 ; gain = 41.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |LUT1   |     9|
|4     |LUT2   |    62|
|5     |LUT3   |    29|
|6     |LUT4   |    20|
|7     |LUT5   |    31|
|8     |LUT6   |    61|
|9     |MUXF7  |     3|
|10    |FDCE   |   158|
|11    |FDPE   |     3|
|12    |IBUF   |     4|
|13    |IOBUF  |     1|
|14    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 1073.980 ; gain = 17.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1073.980 ; gain = 53.496
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1086.055 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1087.062 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 6 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:44 . Memory (MB): peak = 1087.062 ; gain = 66.578
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Ondevice/0213_DHT11/0213_DHT11/0213_DHT11.runs/synth_1/top_dht11_fnd.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_dht11_fnd_utilization_synth.rpt -pb top_dht11_fnd_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Feb 18 21:52:27 2026...
