<html><head><title></title></head><body><a name=TopSummary>
#### START OF AREA REPORT #####[<pre>
Part:			MPF300TFCG1152-1 (Microchip)

Click here to go to specific block report:
<a href="rpt_Top_areasrr.htm#Top"><h5 align="center">Top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.UART_Protocol_UART_Protocol_1"><h5 align="center">UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2"><h5 align="center">COREFIFO_C0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1"><h5 align="center">COREFIFO_C0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1"><h5 align="center">UART_TX_Protocol_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1"><h5 align="center">UART_RX_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1"><h5 align="center">Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_1"><h5 align="center">work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_1</h5></a><br><a href="rpt_Top_areasrr.htm#Top.UART_Protocol_UART_Protocol_0"><h5 align="center">UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0"><h5 align="center">COREFIFO_C0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREFIFO_C0_0"><h5 align="center">COREFIFO_C0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1"><h5 align="center">COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0"><h5 align="center">COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0"><h5 align="center">COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0"><h5 align="center">UART_TX_Protocol_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0"><h5 align="center">UART_RX_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0"><h5 align="center">Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#UART_Protocol_UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_0"><h5 align="center">work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Data_Block"><h5 align="center">Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Event_Info_RAM_Block"><h5 align="center">Event_Info_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_2"><h5 align="center">PF_DPSRAM_C7_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7"><h5 align="center">PF_DPSRAM_C7</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C7_0"><h5 align="center">PF_DPSRAM_C7_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1"><h5 align="center">PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1</h5></a><br><a href="rpt_Top_areasrr.htm#Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status"><h5 align="center">PF_DPSRAM_C8_Event_Status</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_1"><h5 align="center">Input_Data_Part_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_3_0"><h5 align="center">COREFIFO_C4_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4"><h5 align="center">COREFIFO_C4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_0"><h5 align="center">COREFIFO_C4_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.COREFIFO_C4_1"><h5 align="center">COREFIFO_C4_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Input_Data_Part_0"><h5 align="center">Input_Data_Part_0</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_2"><h5 align="center">COREFIFO_C4_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_3"><h5 align="center">COREFIFO_C4_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_4"><h5 align="center">COREFIFO_C4_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.COREFIFO_C4_5"><h5 align="center">COREFIFO_C4_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_6"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_6</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5"><h5 align="center">COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2</h5></a><br><a href="rpt_Top_areasrr.htm#Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1"><h5 align="center">work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Sample_RAM_Block"><h5 align="center">Sample_RAM_Block</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5"><h5 align="center">PF_DPSRAM_C5</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_0"><h5 align="center">PF_DPSRAM_C5_0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_1"><h5 align="center">PF_DPSRAM_C5_1</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.PF_DPSRAM_C5_2"><h5 align="center">PF_DPSRAM_C5_2</h5></a><br><a href="rpt_Top_areasrr.htm#PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2"><h5 align="center">PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.Sample_RAM_Block_MUX"><h5 align="center">Sample_RAM_Block_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Sample_RAM_Block.Sample_RAM_Block_Decoder"><h5 align="center">Sample_RAM_Block_Decoder</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Trigger_Top_Part"><h5 align="center">Trigger_Top_Part</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.COREFIFO_C5"><h5 align="center">COREFIFO_C5</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top"><h5 align="center">COREFIFO_C5_COREFIFO_C5_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Main"><h5 align="center">Trigger_Main</h5></a><br><a href="rpt_Top_areasrr.htm#Trigger_Top_Part.Trigger_Control"><h5 align="center">Trigger_Control</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Test_Generator"><h5 align="center">Test_Generator</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.FIFOs_Reader"><h5 align="center">FIFOs_Reader</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.Communication_Builder"><h5 align="center">Communication_Builder</h5></a><br><a href="rpt_Top_areasrr.htm#Data_Block.COREFIFO_C10"><h5 align="center">COREFIFO_C10</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0"><h5 align="center">COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Controler"><h5 align="center">Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.COREFIFO_C1"><h5 align="center">COREFIFO_C1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top"><h5 align="center">COREFIFO_C1_COREFIFO_C1_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.COREFIFO_C3"><h5 align="center">COREFIFO_C3</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top"><h5 align="center">COREFIFO_C3_COREFIFO_C3_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Reset_Controler"><h5 align="center">Reset_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.REGISTERS"><h5 align="center">REGISTERS</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.gpio_controler"><h5 align="center">gpio_controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Communication_CMD_MUX"><h5 align="center">Communication_CMD_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Communication_ANW_MUX"><h5 align="center">Communication_ANW_MUX</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Command_Decoder"><h5 align="center">Command_Decoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.Answer_Encoder"><h5 align="center">Answer_Encoder</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Controler"><h5 align="center">SPI_LMX_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.SPI_LMX_Controler_0"><h5 align="center">SPI_LMX_Controler_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0"><h5 align="center">work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0</h5></a><br><a href="rpt_Top_areasrr.htm#SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0"><h5 align="center">work_spi_interface_rtl_7_16_1_addr_widthdata_width_0</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Controler"><h5 align="center">ADI_SPI_Controler</h5></a><br><a href="rpt_Top_areasrr.htm#Controler.ADI_SPI_Controler_0"><h5 align="center">ADI_SPI_Controler_0</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Communication_Switch"><h5 align="center">Communication_Switch</h5></a><br><a href="rpt_Top_areasrr.htm#Top.USB_3_Protocol"><h5 align="center">USB_3_Protocol</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C11"><h5 align="center">COREFIFO_C11</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top"><h5 align="center">COREFIFO_C11_COREFIFO_C11_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.Synchronizer_1"><h5 align="center">Synchronizer_1</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.Communication_TX_Arbiter2_1_1"><h5 align="center">Communication_TX_Arbiter2_1_1</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.ft601_fifo_interface"><h5 align="center">ft601_fifo_interface</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C8"><h5 align="center">COREFIFO_C8</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top_0"><h5 align="center">COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#USB_3_Protocol.COREFIFO_C7"><h5 align="center">COREFIFO_C7</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top_0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top_0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s</h5></a><br><a href="rpt_Top_areasrr.htm#COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top"><h5 align="center">COREFIFO_C7_COREFIFO_C7_0_LSRAM_top</h5></a><br><a href="rpt_Top_areasrr.htm#Top.Clock_Reset"><h5 align="center">Clock_Reset</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.CORERESET_PF_C0"><h5 align="center">CORERESET_PF_C0</h5></a><br><a href="rpt_Top_areasrr.htm#CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF"><h5 align="center">CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_CCC_C0"><h5 align="center">PF_CCC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC"><h5 align="center">PF_CCC_C0_PF_CCC_C0_0_PF_CCC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_INIT_MONITOR_C0"><h5 align="center">PF_INIT_MONITOR_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR"><h5 align="center">PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.PF_OSC_C0"><h5 align="center">PF_OSC_C0</h5></a><br><a href="rpt_Top_areasrr.htm#PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC"><h5 align="center">PF_OSC_C0_PF_OSC_C0_0_PF_OSC</h5></a><br><a href="rpt_Top_areasrr.htm#Clock_Reset.Synchronizer_0"><h5 align="center">Synchronizer_0</h5></a><br><a name=Top>
-------------------------------------------------------------------
########   Utilization report for  Top level view:   Top   ########
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6102               100 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Top:	6102 (40.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4413               100 %                
ARI1          2679               100 %                
BLACK BOX     216                100 %                
======================================================
Total COMBINATIONAL LOGIC in the block Top:	7308 (48.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     921                100 %                
====================================================
Total MEMORY ELEMENTS in the block Top:	921 (6.17 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     7                  100 %                
===================================================
Total GLOBAL BUFFERS in the block Top:	7 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

IO PADS
Name     Total elements     Utilization     Notes
-------------------------------------------------
IO       107                100 %                
=================================================
Total IO PADS in the block Top:	107 (0.72 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Clock_Reset>
-----------------------------------------------------------------
########   Utilization report for  cell:   Clock_Reset   ########
Instance path:   Top.Clock_Reset                                 
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      20                 0.3280 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Clock_Reset:	20 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1                  0.02270 %            
BLACK BOX     3                  1.39 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Clock_Reset:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     5                  71.4 %               
===================================================
Total GLOBAL BUFFERS in the block Top.Clock_Reset:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.CORERESET_PF_C0>
---------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0   ########
Instance path:   Clock_Reset.CORERESET_PF_C0                         
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.CORERESET_PF_C0:	17 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
=================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.CORERESET_PF_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  14.3 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.CORERESET_PF_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF   ########
Instance path:   CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF                     
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      17                 0.2790 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	17 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
=================================================
Total COMBINATIONAL LOGIC in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  14.3 %               
===================================================
Total GLOBAL BUFFERS in the block CORERESET_PF_C0.CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_CCC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0   ########
Instance path:   Clock_Reset.PF_CCC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4630 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_CCC_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  28.6 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_CCC_C0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_CCC_C0_PF_CCC_C0_0_PF_CCC   ########
Instance path:   PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4630 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     2                  28.6 %               
===================================================
Total GLOBAL BUFFERS in the block PF_CCC_C0.PF_CCC_C0_PF_CCC_C0_0_PF_CCC:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_INIT_MONITOR_C0>
------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0   ########
Instance path:   Clock_Reset.PF_INIT_MONITOR_C0                         
========================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4630 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_INIT_MONITOR_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR   ########
Instance path:   PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR                  
=============================================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4630 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_INIT_MONITOR_C0.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.PF_OSC_C0>
---------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0   ########
Instance path:   Clock_Reset.PF_OSC_C0                         
===============================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4630 %             
======================================================
Total COMBINATIONAL LOGIC in the block Clock_Reset.PF_OSC_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  14.3 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.PF_OSC_C0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC>
----------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_OSC_C0_PF_OSC_C0_0_PF_OSC   ########
Instance path:   PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC                           
==================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     1                  0.4630 %             
======================================================
Total COMBINATIONAL LOGIC in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  14.3 %               
===================================================
Total GLOBAL BUFFERS in the block PF_OSC_C0.PF_OSC_C0_PF_OSC_C0_0_PF_OSC:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Clock_Reset.Synchronizer_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_0   ########
Instance path:   Clock_Reset.Synchronizer_0                         
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      3                  0.04920 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Clock_Reset.Synchronizer_0:	3 (0.02 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  14.3 %               
===================================================
Total GLOBAL BUFFERS in the block Clock_Reset.Synchronizer_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Communication_Switch>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Switch   ########
Instance path:   Top.Communication_Switch                                 
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      14                 0.2290 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Communication_Switch:	14 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      22                 0.4990 %             
=================================================
Total COMBINATIONAL LOGIC in the block Top.Communication_Switch:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Controler>
---------------------------------------------------------------
########   Utilization report for  cell:   Controler   ########
Instance path:   Top.Controler                                 
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1114               18.3 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Controler:	1114 (7.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1175               26.6 %               
ARI1     364                13.6 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top.Controler:	1539 (10.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5430 %             
====================================================
Total MEMORY ELEMENTS in the block Top.Controler:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  14.3 %               
===================================================
Total GLOBAL BUFFERS in the block Top.Controler:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Controler>
-----------------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Controler   ########
Instance path:   Controler.ADI_SPI_Controler                           
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      126                2.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Controler:	126 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      75                 1.7 %                
ARI1     75                 2.8 %                
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Controler:	150 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.ADI_SPI_Controler_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   ADI_SPI_Controler_0   ########
Instance path:   Controler.ADI_SPI_Controler_0                           
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      126                2.06 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.ADI_SPI_Controler_0:	126 (0.84 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      74                 1.68 %               
ARI1     75                 2.8 %                
=================================================
Total COMBINATIONAL LOGIC in the block Controler.ADI_SPI_Controler_0:	149 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Answer_Encoder>
--------------------------------------------------------------------
########   Utilization report for  cell:   Answer_Encoder   ########
Instance path:   Controler.Answer_Encoder                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      45                 0.7370 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Answer_Encoder:	45 (0.30 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      142                3.22 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Answer_Encoder:	142 (0.95 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.COREFIFO_C1>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1   ########
Instance path:   Controler.COREFIFO_C1                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.COREFIFO_C1:	77 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 1.31 %               
ARI1     34                 1.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.COREFIFO_C1:	92 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.COREFIFO_C1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0   ########
Instance path:   COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	77 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      58                 1.31 %               
ARI1     34                 1.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	92 (0.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1.COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.5410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	33 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.340 %              
ARI1     34                 1.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_corefifo_sync_scntr_Z2_layer0:	49 (0.33 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_COREFIFO_Z1_layer0.COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C1_COREFIFO_C1_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C1_COREFIFO_C1_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C1_COREFIFO_C1_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.COREFIFO_C3>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3   ########
Instance path:   Controler.COREFIFO_C3                           
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.COREFIFO_C3:	77 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 1.36 %               
ARI1     36                 1.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.COREFIFO_C3:	96 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.COREFIFO_C3:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0   ########
Instance path:   COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      77                 1.26 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	77 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      60                 1.36 %               
ARI1     36                 1.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	96 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3.COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      33                 0.5410 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	33 (0.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      17                 0.3850 %             
ARI1     36                 1.34 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_corefifo_sync_scntr_Z4_layer0:	53 (0.36 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_COREFIFO_Z3_layer0.COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C3_COREFIFO_C3_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C3_COREFIFO_C3_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C3_COREFIFO_C3_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Command_Decoder>
---------------------------------------------------------------------
########   Utilization report for  cell:   Command_Decoder   ########
Instance path:   Controler.Command_Decoder                           
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      95                 1.56 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Command_Decoder:	95 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      102                2.31 %               
ARI1     32                 1.19 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Command_Decoder:	134 (0.90 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Communication_ANW_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_ANW_MUX   ########
Instance path:   Controler.Communication_ANW_MUX                           
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      5                  0.08190 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Communication_ANW_MUX:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      11                 0.2490 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Communication_ANW_MUX:	11 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Communication_CMD_MUX>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_CMD_MUX   ########
Instance path:   Controler.Communication_CMD_MUX                           
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.09830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Communication_CMD_MUX:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      90                 2.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Communication_CMD_MUX:	90 (0.60 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.REGISTERS>
---------------------------------------------------------------
########   Utilization report for  cell:   REGISTERS   ########
Instance path:   Controler.REGISTERS                           
===============================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      6                  0.09830 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.REGISTERS:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      6                  0.1360 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.REGISTERS:	6 (0.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block Controler.REGISTERS:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.Reset_Controler>
---------------------------------------------------------------------
########   Utilization report for  cell:   Reset_Controler   ########
Instance path:   Controler.Reset_Controler                           
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      139                2.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.Reset_Controler:	139 (0.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      214                4.85 %               
ARI1     66                 2.46 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.Reset_Controler:	280 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

GLOBAL BUFFERS
Name       Total elements     Utilization     Notes
---------------------------------------------------
GLOBAL     1                  14.3 %               
===================================================
Total GLOBAL BUFFERS in the block Controler.Reset_Controler:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Controler>
-----------------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Controler   ########
Instance path:   Controler.SPI_LMX_Controler                           
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                1.88 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Controler:	115 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 1.38 %               
ARI1     6                  0.2240 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Controler:	67 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width>
--------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width   ########
Instance path:   SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width                   
========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.6880 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler.work_spi_interface_rtl_7_16_1_addr_widthdata_width:	42 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1   ########
Instance path:   SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1                   
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 1.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	73 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 1.38 %               
ARI1     6                  0.2240 %             
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Controler.work_spi_master_behavioural_24_5_1_data_lengthdivider_1:	67 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.SPI_LMX_Controler_0>
-------------------------------------------------------------------------
########   Utilization report for  cell:   SPI_LMX_Controler_0   ########
Instance path:   Controler.SPI_LMX_Controler_0                           
=========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      115                1.88 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.SPI_LMX_Controler_0:	115 (0.77 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 1.38 %               
ARI1     6                  0.2240 %             
=================================================
Total COMBINATIONAL LOGIC in the block Controler.SPI_LMX_Controler_0:	67 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0>
----------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_interface_rtl_7_16_1_addr_widthdata_width_0   ########
Instance path:   SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0                 
==========================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      42                 0.6880 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler_0.work_spi_interface_rtl_7_16_1_addr_widthdata_width_0:	42 (0.28 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0>
---------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0   ########
Instance path:   SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0                 
===============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      73                 1.2 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	73 (0.49 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      61                 1.38 %               
ARI1     6                  0.2240 %             
=================================================
Total COMBINATIONAL LOGIC in the block SPI_LMX_Controler_0.work_spi_master_behavioural_24_5_1_data_lengthdivider_1_0:	67 (0.45 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Controler.gpio_controler>
--------------------------------------------------------------------
########   Utilization report for  cell:   gpio_controler   ########
Instance path:   Controler.gpio_controler                           
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      182                2.98 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Controler.gpio_controler:	182 (1.22 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      220                4.99 %               
ARI1     34                 1.27 %               
=================================================
Total COMBINATIONAL LOGIC in the block Controler.gpio_controler:	254 (1.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.Data_Block>
----------------------------------------------------------------
########   Utilization report for  cell:   Data_Block   ########
Instance path:   Top.Data_Block                                 
================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2071               33.9 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.Data_Block:	2071 (13.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           1159               26.3 %               
ARI1          1451               54.2 %               
BLACK BOX     208                96.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Top.Data_Block:	2818 (18.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     886                96.2 %               
====================================================
Total MEMORY ELEMENTS in the block Top.Data_Block:	886 (5.94 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.COREFIFO_C10>
------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10   ########
Instance path:   Data_Block.COREFIFO_C10                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                3.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.COREFIFO_C10:	205 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                2.56 %               
ARI1     88                 3.28 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.COREFIFO_C10:	201 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.COREFIFO_C10:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0   ########
Instance path:   COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0                        
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                3.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0:	205 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      113                2.56 %               
ARI1     88                 3.28 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0:	201 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10.COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0>
--------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0   ########          
Instance path:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0
====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      169                2.77 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0:	169 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      78                 1.77 %               
ARI1     88                 3.28 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0:	166 (1.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13   ########                
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13
============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0   ########                
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0
==============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_NstagesSync_2s_13_0:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block   ########                
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block
======================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.2950 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0   ########                
Instance path:   COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0
========================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.2950 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C10_COREFIFO_C10_0_corefifo_async_Z6_layer0.COREFIFO_C10_COREFIFO_C10_0_corefifo_grayToBinConv_13_Data_Block_0:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s   ########          
Instance path:   COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_COREFIFO_Z5_layer0.COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C10_COREFIFO_C10_0_LSRAM_top   ########                                
Instance path:   COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C10_COREFIFO_C10_0_ram_wrapper_32s_32s_13_13_0s_1s_2s_0s_0s.COREFIFO_C10_COREFIFO_C10_0_LSRAM_top:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Communication_Builder>
---------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_Builder   ########
Instance path:   Data_Block.Communication_Builder                          
===========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      277                4.54 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Communication_Builder:	277 (1.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      156                3.54 %               
ARI1     136                5.08 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Communication_Builder:	292 (1.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Event_Info_RAM_Block>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Event_Info_RAM_Block   ########
Instance path:   Data_Block.Event_Info_RAM_Block                          
==========================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     4                  0.4340 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Event_Info_RAM_Block:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7                
==================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM                        
===========================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_0   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_0                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1   ########
Instance path:   PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_0.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C7_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_2   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C7_2                
====================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C7_2:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0                      
=============================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C7_2.PF_DPSRAM_C7_PF_DPSRAM_C7_0_PF_DPSRAM_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status>
-------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status   ########
Instance path:   Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status                
===============================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block Event_Info_RAM_Block.PF_DPSRAM_C8_Event_Status:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM           
=====================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C8_Event_Status.PF_DPSRAM_C8_Event_Status_PF_DPSRAM_C8_Event_Status_0_PF_DPSRAM:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.FIFOs_Reader>
------------------------------------------------------------------
########   Utilization report for  cell:   FIFOs_Reader   ########
Instance path:   Data_Block.FIFOs_Reader                          
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      78                 1.28 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.FIFOs_Reader:	78 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      176                3.99 %               
ARI1     68                 2.54 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.FIFOs_Reader:	244 (1.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_0>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_0   ########
Instance path:   Data_Block.Input_Data_Part_0                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      541                8.87 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_0:	541 (3.63 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                5.17 %               
ARI1     356                13.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_0:	584 (3.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 5.21 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_0:	48 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_2>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_2   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_2                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                1.72 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_2:	105 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_2:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_2:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2   ########
Instance path:   COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      105                1.72 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2:	105 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_2.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.4080 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_3:	18 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_3   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_3
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_3:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.5440 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_3:	101 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_2.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_2.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_2:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_3>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_3   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_3                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	104 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_3:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_3:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3   ########
Instance path:   COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3:	104 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_3.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_4>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_4   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_4
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_4:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.4310 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_4:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_4>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_4   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_4
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_4:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.5210 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_4:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_4>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_4   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_4                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	104 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_4:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_4:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4   ########
Instance path:   COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4:	104 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_5>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_5   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_5
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_5:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.4310 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_5:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_5>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_5   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_5
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_5:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.5210 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_5:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_4.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_4.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_4:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.COREFIFO_C4_5>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_5   ########
Instance path:   Input_Data_Part_0.COREFIFO_C4_5                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	104 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.COREFIFO_C4_5:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_0.COREFIFO_C4_5:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5   ########
Instance path:   COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      104                1.7 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5:	104 (0.70 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_5.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_6>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_6   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_6
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_6:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.4310 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_6:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_6>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_6   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_6
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_6:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.5210 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_6:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_5.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_5.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_5:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	31 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_1:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	31 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_2:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	31 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_3:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4   ########
Instance path:   Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	31 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_0.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_4:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Input_Data_Part_1>
-----------------------------------------------------------------------
########   Utilization report for  cell:   Input_Data_Part_1   ########
Instance path:   Data_Block.Input_Data_Part_1                          
=======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      586                9.6 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Input_Data_Part_1:	586 (3.93 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      228                5.17 %               
ARI1     356                13.3 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Input_Data_Part_1:	584 (3.91 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     48                 5.21 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Input_Data_Part_1:	48 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4                   
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	116 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0>
--------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0   ########
Instance path:   COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0                         
==================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0:	116 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0   ########        
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.4310 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_0:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_0>
----------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_0   ########        
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_0
==================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_0:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.5210 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_0:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s>
--------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s   ########        
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s
================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_0   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_0                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	116 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_0:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0   ########
Instance path:   COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0:	116 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.4310 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_1:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_1>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_1   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_1
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_1:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.5210 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_1:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_1>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_1   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_1                   
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	116 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_1:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_1:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1   ########
Instance path:   COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1                       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      116                1.9 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1:	116 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_1.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      19                 0.4310 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0_2:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_2>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_2   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_2
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_2:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      23                 0.5210 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block_2:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1   ########          
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1
====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_1.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1   ########                                
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_1.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_1:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.COREFIFO_C4_3_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_3_0   ########
Instance path:   Input_Data_Part_1.COREFIFO_C4_3_0                   
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                1.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_3_0:	117 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.COREFIFO_C4_3_0:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block Input_Data_Part_1.COREFIFO_C4_3_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0>
------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0   ########
Instance path:   COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0                     
======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      117                1.92 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0:	117 (0.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0:	133 (0.89 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_3_0.COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0>
-------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0   ########            
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0
===================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.4080 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_fwft_Z9_layer0:	18 (0.12 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block>
------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block   ########            
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block
====================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      62                 1.02 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block:	62 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      24                 0.5440 %             
ARI1     77                 2.87 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_corefifo_sync_scntr_Z8_layer0_Data_Block:	101 (0.68 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0>
----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0   ########            
Instance path:   COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0
========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_COREFIFO_Z7_layer0_3_0.COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0   ########                                  
Instance path:   COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     12                 1.3 %                
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C4_COREFIFO_C4_0_ram_wrapper_16s_16s_14_14_1s_1s_2s_0s_0s_3_0.COREFIFO_C4_COREFIFO_C4_0_LSRAM_top_3_0:	12 (0.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_0:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	31 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_1:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2                   
=========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	31 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_2:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0>
-------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0   ########
Instance path:   Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0                   
===========================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      31                 0.5080 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	31 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      1                  0.02270 %            
ARI1     12                 0.4480 %             
=================================================
Total COMBINATIONAL LOGIC in the block Input_Data_Part_1.work_trigger_unit_rtl_8_3_12_g_Num_Of_TRG_Unitsg_Order_Vector_Lengthg_Data_Length_3_0:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Sample_RAM_Block>
----------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block   ########
Instance path:   Data_Block.Sample_RAM_Block                          
======================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           4                  0.09060 %            
ARI1          96                 3.58 %               
BLACK BOX     208                96.3 %               
======================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Sample_RAM_Block:	308 (2.06 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     768                83.4 %               
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Sample_RAM_Block:	768 (5.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5>
------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5                    
==================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM>
-------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM   ########
Instance path:   PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM                        
===========================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_0>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_0   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_0                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_0:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0   ########
Instance path:   PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_0.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_0:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_1   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_1                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_1:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_1:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1   ########
Instance path:   PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_1.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_1:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.PF_DPSRAM_C5_2>
--------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_2   ########
Instance path:   Sample_RAM_Block.PF_DPSRAM_C5_2                    
====================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.PF_DPSRAM_C5_2:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block Sample_RAM_Block.PF_DPSRAM_C5_2:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2>
---------------------------------------------------------------------------------------------
########   Utilization report for  cell:   PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2   ########
Instance path:   PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2                      
=============================================================================================

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
BLACK BOX     52                 24.1 %               
======================================================
Total COMBINATIONAL LOGIC in the block PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2:	52 (0.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     192                20.8 %               
====================================================
Total MEMORY ELEMENTS in the block PF_DPSRAM_C5_2.PF_DPSRAM_C5_PF_DPSRAM_C5_0_PF_DPSRAM_2:	192 (1.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.Sample_RAM_Block_Decoder>
------------------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block_Decoder   ########
Instance path:   Sample_RAM_Block.Sample_RAM_Block_Decoder                    
==============================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      4                  0.09060 %            
=================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.Sample_RAM_Block_Decoder:	4 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Sample_RAM_Block.Sample_RAM_Block_MUX>
--------------------------------------------------------------------------
########   Utilization report for  cell:   Sample_RAM_Block_MUX   ########
Instance path:   Sample_RAM_Block.Sample_RAM_Block_MUX                    
==========================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
ARI1     24                 0.8960 %             
=================================================
Total COMBINATIONAL LOGIC in the block Sample_RAM_Block.Sample_RAM_Block_MUX:	24 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Test_Generator>
--------------------------------------------------------------------
########   Utilization report for  cell:   Test_Generator   ########
Instance path:   Data_Block.Test_Generator                          
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Test_Generator:	79 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      2                  0.04530 %            
ARI1     72                 2.69 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Test_Generator:	74 (0.50 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Data_Block.Trigger_Top_Part>
----------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Top_Part   ########
Instance path:   Data_Block.Trigger_Top_Part                          
======================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      305                5 %                  
=================================================
Total SEQUENTIAL ELEMENTS in the block Data_Block.Trigger_Top_Part:	305 (2.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      252                5.71 %               
ARI1     279                10.4 %               
=================================================
Total COMBINATIONAL LOGIC in the block Data_Block.Trigger_Top_Part:	531 (3.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block Data_Block.Trigger_Top_Part:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.COREFIFO_C5>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5   ########
Instance path:   Trigger_Top_Part.COREFIFO_C5                    
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 1.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	76 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 1.02 %               
ARI1     78                 2.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.COREFIFO_C5:	123 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block Trigger_Top_Part.COREFIFO_C5:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0   ########
Instance path:   COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      76                 1.25 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0:	76 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      45                 1.02 %               
ARI1     78                 2.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0:	123 (0.82 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5.COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      8                  0.1310 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0:	8 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      8                  0.1810 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_fwft_Z12_layer0:	8 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0
=======================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      63                 1.03 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0:	63 (0.42 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      32                 0.7250 %             
ARI1     78                 2.91 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_corefifo_sync_scntr_Z11_layer0:	110 (0.74 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_COREFIFO_Z10_layer0.COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C5_COREFIFO_C5_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C5_COREFIFO_C5_0_ram_wrapper_18s_18s_14_14_1s_1s_2s_0s_0s.COREFIFO_C5_COREFIFO_C5_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Control>
---------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Control   ########
Instance path:   Trigger_Top_Part.Trigger_Control                    
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      201                3.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Control:	201 (1.35 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      145                3.29 %               
ARI1     164                6.12 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Control:	309 (2.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Trigger_Top_Part.Trigger_Main>
------------------------------------------------------------------
########   Utilization report for  cell:   Trigger_Main   ########
Instance path:   Trigger_Top_Part.Trigger_Main                    
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block Trigger_Top_Part.Trigger_Main:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 1.4 %                
ARI1     37                 1.38 %               
=================================================
Total COMBINATIONAL LOGIC in the block Trigger_Top_Part.Trigger_Main:	99 (0.66 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_UART_Protocol_0   ########
Instance path:   Top.UART_Protocol_UART_Protocol_0                                 
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1068               17.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.UART_Protocol_UART_Protocol_0:	1068 (7.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           742                16.8 %               
ARI1          307                11.5 %               
BLACK BOX     2                  0.9260 %             
======================================================
Total COMBINATIONAL LOGIC in the block Top.UART_Protocol_UART_Protocol_0:	1051 (7.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5430 %             
====================================================
Total MEMORY ELEMENTS in the block Top.UART_Protocol_UART_Protocol_0:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREFIFO_C0_0>
-------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREFIFO_C0_0       
===================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                5.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_0:	311 (2.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                4.19 %               
ARI1     92                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_0:	277 (1.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1   ########
Instance path:   COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1                       
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                5.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1:	311 (2.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                4.19 %               
ARI1     92                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1:	277 (1.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                2.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1:	144 (0.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 1.29 %               
ARI1     92                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1:	149 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_3:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_3:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_4:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_5:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_0
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_0:	84 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 1.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_0:	46 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1>
-----------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1
=========================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_1.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1   ########                                  
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1
===============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_1_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                4.59 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0:	280 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                2.92 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0:	220 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C0_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0   ########
Instance path:   COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0                     
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                4.59 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0:	280 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                2.92 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0:	220 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_0.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0>
--------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0
==========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                2.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0:	145 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 1.29 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0:	148 (0.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_2:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_2:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0
==========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_0_3:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_0
=====================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_0:	68 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.8610 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_0:	38 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0
===================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0   ########                                                            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0
===================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                3.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0:	204 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                4.42 %               
ARI1     47                 1.75 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0:	242 (1.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREFIFO_C6_UART_Protocol_UART_Protocol_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0   ########     
Instance path:   COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                3.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0:	204 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                4.42 %               
ARI1     47                 1.75 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0:	242 (1.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_0   ########                                       
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_0
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_0:	84 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      179                4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_0:	179 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_0   ########                                       
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_0
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.6230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_0:	38 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.2720 %             
ARI1     47                 1.75 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_0:	59 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0   ########                                       
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0
===========================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0   ########                                                          
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0
=================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_0.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_0:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0:	79 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 1.56 %               
ARI1     19                 0.7090 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.COREUART_C0_UART_Protocol_UART_Protocol_0:	88 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0   ########     
Instance path:   COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0:	79 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 1.56 %               
ARI1     19                 0.7090 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0:	88 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.3110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
ARI1     14                 0.5230 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_0:	24 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0
======================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0:	32 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.9740 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_0:	43 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0
===============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.3110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.340 %              
ARI1     5                  0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_0.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_0:	20 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0       
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.1150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_0:	7 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0       
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     32                 1.19 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.UART_RX_Protocol_0:	88 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 0.9830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0:	60 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 2.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.UART_TX_Protocol_UART_Protocol_UART_Protocol_0:	95 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_0   ########
Instance path:   UART_Protocol_UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_0       
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.4420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_0:	27 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.2720 %             
ARI1     26                 0.9710 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_0.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_0:	38 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_Protocol_UART_Protocol_1   ########
Instance path:   Top.UART_Protocol_UART_Protocol_1                                 
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      1068               17.5 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.UART_Protocol_UART_Protocol_1:	1068 (7.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name          Total elements     Utilization     Notes
------------------------------------------------------
CFG           742                16.8 %               
ARI1          307                11.5 %               
BLACK BOX     2                  0.9260 %             
======================================================
Total COMBINATIONAL LOGIC in the block Top.UART_Protocol_UART_Protocol_1:	1051 (7.04 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     5                  0.5430 %             
====================================================
Total MEMORY ELEMENTS in the block Top.UART_Protocol_UART_Protocol_1:	5 (0.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                5.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1:	311 (2.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                4.19 %               
ARI1     92                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1:	277 (1.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2>
-------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2   ########
Instance path:   COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2                     
=======================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      311                5.1 %                
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2:	311 (2.08 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      185                4.19 %               
ARI1     92                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2:	277 (1.86 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_1.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      144                2.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0:	144 (0.96 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 1.29 %               
ARI1     92                 3.43 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0:	149 (1.00 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_4:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4>
-------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4
===============================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_4:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4
==========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_4:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5   ########                 
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5
==========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_5:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_1   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_1
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_1:	84 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 1.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_UART_Protocol_UART_Protocol_1:	46 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0>
---------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0   ########             
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0
=======================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2>
-----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2   ########                                
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2
=============================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_0.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2>
---------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_1_2   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2       
=====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                4.59 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2:	280 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                2.92 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2:	220 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C0_1_2:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0   ########
Instance path:   COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0                     
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      280                4.59 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0:	280 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      129                2.92 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0:	220 (1.47 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_1_2.COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2>
------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2   ########           
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2
========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                2.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2:	145 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      57                 1.29 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2:	148 (0.99 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_0_0:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0
=================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_NstagesSync_2s_10_1_0:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1>
----------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1
==========================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3>
------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3   ########                   
Instance path:   COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3
============================================================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_corefifo_async_Z14_layer0_1_2.COREFIFO_C0_COREFIFO_C0_0_corefifo_grayToBinConv_10_UART_Protocol_UART_Protocol_1_3:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_1   ########           
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_1
===================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_1:	68 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      38                 0.8610 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_corefifo_fwft_Z15_layer0_0_UART_Protocol_UART_Protocol_1:	38 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1   ########           
Instance path:   COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1
=================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_COREFIFO_Z13_layer0_0.COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1   ########                                                            
Instance path:   COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1
===================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C0_COREFIFO_C0_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C0_COREFIFO_C0_0_LSRAM_top_UART_Protocol_UART_Protocol_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                3.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1:	204 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                4.42 %               
ARI1     47                 1.75 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1:	242 (1.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREFIFO_C6_UART_Protocol_UART_Protocol_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1>
--------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1   ########     
Instance path:   COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1
======================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      204                3.34 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1:	204 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      195                4.42 %               
ARI1     47                 1.75 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1:	242 (1.62 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_1   ########                                       
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_1
=============================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_1:	84 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      179                4.06 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_fwft_Z18_layer0_UART_Protocol_UART_Protocol_1:	179 (1.20 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_1   ########                                       
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_1
===================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      38                 0.6230 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_1:	38 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.2720 %             
ARI1     47                 1.75 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_corefifo_sync_scntr_Z17_layer0_UART_Protocol_UART_Protocol_1:	59 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1>
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1   ########                                       
Instance path:   COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1
===========================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_COREFIFO_Z16_layer0_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1   ########                                                          
Instance path:   COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1
=================================================================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     1                  0.1090 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C6_COREFIFO_C6_0_ram_wrapper_40s_40s_8_8_1s_1s_2s_0s_0s_UART_Protocol_UART_Protocol_1.COREFIFO_C6_COREFIFO_C6_0_LSRAM_top_UART_Protocol_UART_Protocol_1:	1 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1       
===============================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1:	79 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 1.56 %               
ARI1     19                 0.7090 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.COREUART_C0_UART_Protocol_UART_Protocol_1:	88 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1   ########     
Instance path:   COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1
=============================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      79                 1.29 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1:	79 (0.53 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      69                 1.56 %               
ARI1     19                 0.7090 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1:	88 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1
===========================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.3110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
ARI1     14                 0.5230 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Clock_gen_0s_0s_UART_Protocol_UART_Protocol_1:	24 (0.16 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1>
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1
======================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      32                 0.5240 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1:	32 (0.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      43                 0.9740 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Rx_async_0s_0s_0s_1s_2s_3s_UART_Protocol_UART_Protocol_1:	43 (0.29 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1>
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1   ########                                              
Instance path:   COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1
===============================================================================================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      19                 0.3110 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1:	19 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      15                 0.340 %              
ARI1     5                  0.1870 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREUART_C0_COREUART_C0_0_COREUART_0s_0s_0s_8s_0s_0s_UART_Protocol_UART_Protocol_1.COREUART_C0_COREUART_C0_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s_UART_Protocol_UART_Protocol_1:	20 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1>
-------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1       
=============================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.1150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.Communication_TX_Arbiter2_UART_Protocol_UART_Protocol_1:	7 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1>
------------------------------------------------------------------------
########   Utilization report for  cell:   UART_RX_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1       
========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      100                1.64 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1:	100 (0.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      56                 1.27 %               
ARI1     32                 1.19 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.UART_RX_Protocol_1:	88 (0.59 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1>
----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   UART_TX_Protocol_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1       
====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      60                 0.9830 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1:	60 (0.40 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      95                 2.15 %               
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.UART_TX_Protocol_UART_Protocol_UART_Protocol_1:	95 (0.64 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=UART_Protocol_UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_1>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_1   ########
Instance path:   UART_Protocol_UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_1       
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      27                 0.4420 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block UART_Protocol_UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_1:	27 (0.18 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      12                 0.2720 %             
ARI1     26                 0.9710 %             
=================================================
Total COMBINATIONAL LOGIC in the block UART_Protocol_UART_Protocol_1.work_mko_rtl_330000_1_Time_Period_UART_Protocol_UART_Protocol_1:	38 (0.25 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=Top.USB_3_Protocol>
--------------------------------------------------------------------
########   Utilization report for  cell:   USB_3_Protocol   ########
Instance path:   Top.USB_3_Protocol                                 
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      747                12.2 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block Top.USB_3_Protocol:	747 (5.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      572                13 %                 
ARI1     250                9.33 %               
=================================================
Total COMBINATIONAL LOGIC in the block Top.USB_3_Protocol:	822 (5.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     20                 2.17 %               
====================================================
Total MEMORY ELEMENTS in the block Top.USB_3_Protocol:	20 (0.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C11>
------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11   ########
Instance path:   USB_3_Protocol.COREFIFO_C11                      
==================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      180                2.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C11:	180 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      92                 2.08 %               
ARI1     58                 2.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C11:	150 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C11:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0>
-----------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0   ########
Instance path:   COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0                        
=====================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      180                2.95 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0:	180 (1.21 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      92                 2.08 %               
ARI1     58                 2.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0:	150 (1.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11.COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0>
---------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0
=====================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      68                 1.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0:	68 (0.46 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      39                 0.8840 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_fwft_Z26_layer0:	39 (0.26 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      46                 0.7540 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0:	46 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      18                 0.4080 %             
ARI1     58                 2.16 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_corefifo_sync_scntr_Z25_layer0:	76 (0.51 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s>
-------------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s   ########           
Instance path:   COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s
=====================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_COREFIFO_Z24_layer0.COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C11_COREFIFO_C11_0_LSRAM_top   ########                                
Instance path:   COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top
===========================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C11_COREFIFO_C11_0_ram_wrapper_40s_40s_10_10_1s_1s_2s_0s_0s.COREFIFO_C11_COREFIFO_C11_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C7>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7   ########
Instance path:   USB_3_Protocol.COREFIFO_C7                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      312                5.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C7:	312 (2.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      190                4.31 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C7:	281 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C7:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0   ########
Instance path:   COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      312                5.11 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0:	312 (2.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      190                4.31 %               
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0:	281 (1.88 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7.COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      145                2.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0:	145 (0.97 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      62                 1.4 %                
ARI1     91                 3.4 %                
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0:	153 (1.03 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_0:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      22                 0.3610 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_NstagesSync_2s_10_1:	22 (0.15 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top
============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top_0   ########               
Instance path:   COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top_0
==============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      10                 0.2270 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_corefifo_async_Z20_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_grayToBinConv_10_Top_0:	10 (0.07 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0>
-----------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0
=================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      84                 1.38 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0:	84 (0.56 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      46                 1.04 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_corefifo_fwft_Z21_layer0:	46 (0.31 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_COREFIFO_Z19_layer0.COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C7_COREFIFO_C7_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     2                  0.2170 %             
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C7_COREFIFO_C7_0_ram_wrapper_40s_40s_10_10_0s_1s_2s_0s_0s.COREFIFO_C7_COREFIFO_C7_0_LSRAM_top:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.COREFIFO_C8>
-----------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8   ########
Instance path:   USB_3_Protocol.COREFIFO_C8                      
=================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                3.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.COREFIFO_C8:	205 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      165                3.74 %               
ARI1     101                3.77 %               
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.COREFIFO_C8:	266 (1.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block USB_3_Protocol.COREFIFO_C8:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0>
---------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0   ########
Instance path:   COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0                         
===================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      205                3.36 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0:	205 (1.37 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      165                3.74 %               
ARI1     101                3.77 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0:	266 (1.78 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8.COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0>
------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0   ########         
Instance path:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0
==================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      169                2.77 %               
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0:	169 (1.13 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      148                3.35 %               
ARI1     101                3.77 %               
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0:	249 (1.67 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_0:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1>
---------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1
===========================================================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      28                 0.4590 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_NstagesSync_2s_13_1:	28 (0.19 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top>
----------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top
============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.2950 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top_0>
------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top_0   ########               
Instance path:   COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top_0
==============================================================================================================================

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      13                 0.2950 %             
=================================================
Total COMBINATIONAL LOGIC in the block COREFIFO_C8_COREFIFO_C8_0_corefifo_async_Z23_layer0.COREFIFO_C8_COREFIFO_C8_0_corefifo_grayToBinConv_13_Top_0:	13 (0.09 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s>
---------------------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s   ########         
Instance path:   COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s
=================================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_COREFIFO_Z22_layer0.COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top>
-----------------------------------------------------------------------------------------------------------------------
########   Utilization report for  cell:   COREFIFO_C8_COREFIFO_C8_0_LSRAM_top   ########                              
Instance path:   COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top
=======================================================================================================================

MEMORY ELEMENTS
Name        Total elements     Utilization     Notes
----------------------------------------------------
RAM1K20     16                 1.74 %               
====================================================
Total MEMORY ELEMENTS in the block COREFIFO_C8_COREFIFO_C8_0_ram_wrapper_40s_40s_13_13_0s_1s_2s_0s_0s.COREFIFO_C8_COREFIFO_C8_0_LSRAM_top:	16 (0.11 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.Communication_TX_Arbiter2_1_1>
-----------------------------------------------------------------------------------
########   Utilization report for  cell:   Communication_TX_Arbiter2_1_1   ########
Instance path:   USB_3_Protocol.Communication_TX_Arbiter2_1_1                      
===================================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      7                  0.1150 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.Communication_TX_Arbiter2_1_1:	7 (0.05 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      77                 1.74 %               
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.Communication_TX_Arbiter2_1_1:	77 (0.52 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.Synchronizer_1>
--------------------------------------------------------------------
########   Utilization report for  cell:   Synchronizer_1   ########
Instance path:   USB_3_Protocol.Synchronizer_1                      
====================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      2                  0.03280 %            
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.Synchronizer_1:	2 (0.01 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>
<a name=USB_3_Protocol.ft601_fifo_interface>
--------------------------------------------------------------------------
########   Utilization report for  cell:   ft601_fifo_interface   ########
Instance path:   USB_3_Protocol.ft601_fifo_interface                      
==========================================================================

SEQUENTIAL ELEMENTS
Name     Total elements     Utilization     Notes
-------------------------------------------------
SLE      41                 0.6720 %             
=================================================
Total SEQUENTIAL ELEMENTS in the block USB_3_Protocol.ft601_fifo_interface:	41 (0.27 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

COMBINATIONAL LOGIC
Name     Total elements     Utilization     Notes
-------------------------------------------------
CFG      48                 1.09 %               
=================================================
Total COMBINATIONAL LOGIC in the block USB_3_Protocol.ft601_fifo_interface:	48 (0.32 % Utilization)

<a href="#TopSummary"><h5 align="right">Top</h5></a>

##### END OF AREA REPORT #####]
</a></body></html>
