// Seed: 3248245711
module module_0;
  wire id_1;
  wire id_2;
  assign id_2 = (id_1);
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = 1;
  always @(posedge id_1) id_7 = #id_9 1 + {1{id_7}};
  module_0();
endmodule
