{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 22:10:28 2015 " "Info: Processing started: Sun Jun 07 22:10:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stopky -c stopky --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stopky -c stopky --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pauza_0~latch " "Warning: Node \"pauza_0~latch\" is a latch" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 54 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_sec " "Info: Detected ripple clock \"clk_sec\" as buffer" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register sec1\[2\] register sec3\[0\] 126.15 MHz 7.927 ns Internal " "Info: Clock \"clk\" has Internal fmax of 126.15 MHz between source register \"sec1\[2\]\" and destination register \"sec3\[0\]\" (period= 7.927 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.676 ns + Longest register register " "Info: + Longest register to register delay is 7.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec1\[2\] 1 REG LCFF_X1_Y13_N11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y13_N11; Fanout = 10; REG Node = 'sec1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec1[2] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.182 ns) + CELL(0.624 ns) 2.806 ns Equal2~0 2 COMB LCCOMB_X15_Y13_N16 5 " "Info: 2: + IC(2.182 ns) + CELL(0.624 ns) = 2.806 ns; Loc. = LCCOMB_X15_Y13_N16; Fanout = 5; COMB Node = 'Equal2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { sec1[2] Equal2~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.115 ns) + CELL(0.202 ns) 5.123 ns sec3\[3\]~6 3 COMB LCCOMB_X1_Y13_N2 7 " "Info: 3: + IC(2.115 ns) + CELL(0.202 ns) = 5.123 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 7; COMB Node = 'sec3\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.317 ns" { Equal2~0 sec3[3]~6 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.855 ns) 7.676 ns sec3\[0\] 4 REG LCFF_X13_Y13_N25 10 " "Info: 4: + IC(1.698 ns) + CELL(0.855 ns) = 7.676 ns; Loc. = LCFF_X13_Y13_N25; Fanout = 10; REG Node = 'sec3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { sec3[3]~6 sec3[0] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.681 ns ( 21.90 % ) " "Info: Total cell delay = 1.681 ns ( 21.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.995 ns ( 78.10 % ) " "Info: Total interconnect delay = 5.995 ns ( 78.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.676 ns" { sec1[2] Equal2~0 sec3[3]~6 sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.676 ns" { sec1[2] {} Equal2~0 {} sec3[3]~6 {} sec3[0] {} } { 0.000ns 2.182ns 2.115ns 1.698ns } { 0.000ns 0.624ns 0.202ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.013 ns - Smallest " "Info: - Smallest clock skew is 0.013 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.727 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.970 ns) 3.553 ns clk_sec 2 REG LCFF_X19_Y9_N31 2 " "Info: 2: + IC(1.483 ns) + CELL(0.970 ns) = 3.553 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'clk_sec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk_sec } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.000 ns) 6.203 ns clk_sec~clkctrl 3 COMB CLKCTRL_G3 17 " "Info: 3: + IC(2.650 ns) + CELL(0.000 ns) = 6.203 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk_sec~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clk_sec clk_sec~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 7.727 ns sec3\[0\] 4 REG LCFF_X13_Y13_N25 10 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 7.727 ns; Loc. = LCFF_X13_Y13_N25; Fanout = 10; REG Node = 'sec3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.41 % ) " "Info: Total cell delay = 2.736 ns ( 35.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.991 ns ( 64.59 % ) " "Info: Total interconnect delay = 4.991 ns ( 64.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { clk clk_sec clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[0] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.714 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.970 ns) 3.553 ns clk_sec 2 REG LCFF_X19_Y9_N31 2 " "Info: 2: + IC(1.483 ns) + CELL(0.970 ns) = 3.553 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'clk_sec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk_sec } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.000 ns) 6.203 ns clk_sec~clkctrl 3 COMB CLKCTRL_G3 17 " "Info: 3: + IC(2.650 ns) + CELL(0.000 ns) = 6.203 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk_sec~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clk_sec clk_sec~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 7.714 ns sec1\[2\] 4 REG LCFF_X1_Y13_N11 10 " "Info: 4: + IC(0.845 ns) + CELL(0.666 ns) = 7.714 ns; Loc. = LCFF_X1_Y13_N11; Fanout = 10; REG Node = 'sec1\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk_sec~clkctrl sec1[2] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.47 % ) " "Info: Total cell delay = 2.736 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 64.53 % ) " "Info: Total interconnect delay = 4.978 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk clk_sec clk_sec~clkctrl sec1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec1[2] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { clk clk_sec clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[0] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk clk_sec clk_sec~clkctrl sec1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec1[2] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.676 ns" { sec1[2] Equal2~0 sec3[3]~6 sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.676 ns" { sec1[2] {} Equal2~0 {} sec3[3]~6 {} sec3[0] {} } { 0.000ns 2.182ns 2.115ns 1.698ns } { 0.000ns 0.624ns 0.202ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { clk clk_sec clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[0] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk clk_sec clk_sec~clkctrl sec1[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec1[2] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sec3\[0\] pause_stop clk 4.339 ns register " "Info: tsu for register \"sec3\[0\]\" (data pin = \"pause_stop\", clock pin = \"clk\") is 4.339 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.106 ns + Longest pin register " "Info: + Longest pin to register delay is 12.106 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns pause_stop 1 PIN PIN_143 2 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_143; Fanout = 2; PIN Node = 'pause_stop'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_stop } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.762 ns) + CELL(0.647 ns) 7.373 ns pauza_0~6 2 COMB LCCOMB_X1_Y13_N12 3 " "Info: 2: + IC(5.762 ns) + CELL(0.647 ns) = 7.373 ns; Loc. = LCCOMB_X1_Y13_N12; Fanout = 3; COMB Node = 'pauza_0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.409 ns" { pause_stop pauza_0~6 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.651 ns) 8.461 ns pauza_0~head_lut 3 COMB LCCOMB_X1_Y13_N6 9 " "Info: 3: + IC(0.437 ns) + CELL(0.651 ns) = 8.461 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 9; COMB Node = 'pauza_0~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { pauza_0~6 pauza_0~head_lut } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.650 ns) 9.553 ns sec3\[3\]~6 4 COMB LCCOMB_X1_Y13_N2 7 " "Info: 4: + IC(0.442 ns) + CELL(0.650 ns) = 9.553 ns; Loc. = LCCOMB_X1_Y13_N2; Fanout = 7; COMB Node = 'sec3\[3\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { pauza_0~head_lut sec3[3]~6 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.698 ns) + CELL(0.855 ns) 12.106 ns sec3\[0\] 5 REG LCFF_X13_Y13_N25 10 " "Info: 5: + IC(1.698 ns) + CELL(0.855 ns) = 12.106 ns; Loc. = LCFF_X13_Y13_N25; Fanout = 10; REG Node = 'sec3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.553 ns" { sec3[3]~6 sec3[0] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.767 ns ( 31.12 % ) " "Info: Total cell delay = 3.767 ns ( 31.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.339 ns ( 68.88 % ) " "Info: Total interconnect delay = 8.339 ns ( 68.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.106 ns" { pause_stop pauza_0~6 pauza_0~head_lut sec3[3]~6 sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.106 ns" { pause_stop {} pause_stop~combout {} pauza_0~6 {} pauza_0~head_lut {} sec3[3]~6 {} sec3[0] {} } { 0.000ns 0.000ns 5.762ns 0.437ns 0.442ns 1.698ns } { 0.000ns 0.964ns 0.647ns 0.651ns 0.650ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.727 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.970 ns) 3.553 ns clk_sec 2 REG LCFF_X19_Y9_N31 2 " "Info: 2: + IC(1.483 ns) + CELL(0.970 ns) = 3.553 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'clk_sec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk_sec } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.000 ns) 6.203 ns clk_sec~clkctrl 3 COMB CLKCTRL_G3 17 " "Info: 3: + IC(2.650 ns) + CELL(0.000 ns) = 6.203 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk_sec~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clk_sec clk_sec~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 7.727 ns sec3\[0\] 4 REG LCFF_X13_Y13_N25 10 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 7.727 ns; Loc. = LCFF_X13_Y13_N25; Fanout = 10; REG Node = 'sec3\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.41 % ) " "Info: Total cell delay = 2.736 ns ( 35.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.991 ns ( 64.59 % ) " "Info: Total interconnect delay = 4.991 ns ( 64.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { clk clk_sec clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[0] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.106 ns" { pause_stop pauza_0~6 pauza_0~head_lut sec3[3]~6 sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.106 ns" { pause_stop {} pause_stop~combout {} pauza_0~6 {} pauza_0~head_lut {} sec3[3]~6 {} sec3[0] {} } { 0.000ns 0.000ns 5.762ns 0.437ns 0.442ns 1.698ns } { 0.000ns 0.964ns 0.647ns 0.651ns 0.650ns 0.855ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { clk clk_sec clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[0] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segment\[5\] sec3\[3\] 22.080 ns register " "Info: tco from clock \"clk\" to destination pin \"segment\[5\]\" through register \"sec3\[3\]\" is 22.080 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.727 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.727 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.970 ns) 3.553 ns clk_sec 2 REG LCFF_X19_Y9_N31 2 " "Info: 2: + IC(1.483 ns) + CELL(0.970 ns) = 3.553 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'clk_sec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk_sec } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.000 ns) 6.203 ns clk_sec~clkctrl 3 COMB CLKCTRL_G3 17 " "Info: 3: + IC(2.650 ns) + CELL(0.000 ns) = 6.203 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk_sec~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clk_sec clk_sec~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.858 ns) + CELL(0.666 ns) 7.727 ns sec3\[3\] 4 REG LCFF_X13_Y13_N31 9 " "Info: 4: + IC(0.858 ns) + CELL(0.666 ns) = 7.727 ns; Loc. = LCFF_X13_Y13_N31; Fanout = 9; REG Node = 'sec3\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { clk_sec~clkctrl sec3[3] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.41 % ) " "Info: Total cell delay = 2.736 ns ( 35.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.991 ns ( 64.59 % ) " "Info: Total interconnect delay = 4.991 ns ( 64.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { clk clk_sec clk_sec~clkctrl sec3[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[3] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.049 ns + Longest register pin " "Info: + Longest register to pin delay is 14.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sec3\[3\] 1 REG LCFF_X13_Y13_N31 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y13_N31; Fanout = 9; REG Node = 'sec3\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec3[3] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.638 ns) + CELL(0.650 ns) 2.288 ns Mux30~0 2 COMB LCCOMB_X8_Y13_N22 1 " "Info: 2: + IC(1.638 ns) + CELL(0.650 ns) = 2.288 ns; Loc. = LCCOMB_X8_Y13_N22; Fanout = 1; COMB Node = 'Mux30~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.288 ns" { sec3[3] Mux30~0 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 168 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.795 ns) + CELL(0.651 ns) 4.734 ns Mux2~1 3 COMB LCCOMB_X17_Y13_N8 1 " "Info: 3: + IC(1.795 ns) + CELL(0.651 ns) = 4.734 ns; Loc. = LCCOMB_X17_Y13_N8; Fanout = 1; COMB Node = 'Mux2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { Mux30~0 Mux2~1 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.435 ns) + CELL(0.370 ns) 6.539 ns Mux2~3 4 COMB LCCOMB_X10_Y13_N2 1 " "Info: 4: + IC(1.435 ns) + CELL(0.370 ns) = 6.539 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.805 ns" { Mux2~1 Mux2~3 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.423 ns) + CELL(0.366 ns) 8.328 ns Mux2 5 COMB LCCOMB_X18_Y13_N28 1 " "Info: 5: + IC(1.423 ns) + CELL(0.366 ns) = 8.328 ns; Loc. = LCCOMB_X18_Y13_N28; Fanout = 1; COMB Node = 'Mux2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.789 ns" { Mux2~3 Mux2 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.495 ns) + CELL(3.226 ns) 14.049 ns segment\[5\] 6 PIN PIN_58 0 " "Info: 6: + IC(2.495 ns) + CELL(3.226 ns) = 14.049 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'segment\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.721 ns" { Mux2 segment[5] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.263 ns ( 37.46 % ) " "Info: Total cell delay = 5.263 ns ( 37.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.786 ns ( 62.54 % ) " "Info: Total interconnect delay = 8.786 ns ( 62.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.049 ns" { sec3[3] Mux30~0 Mux2~1 Mux2~3 Mux2 segment[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.049 ns" { sec3[3] {} Mux30~0 {} Mux2~1 {} Mux2~3 {} Mux2 {} segment[5] {} } { 0.000ns 1.638ns 1.795ns 1.435ns 1.423ns 2.495ns } { 0.000ns 0.650ns 0.651ns 0.370ns 0.366ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.727 ns" { clk clk_sec clk_sec~clkctrl sec3[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.727 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[3] {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.858ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.049 ns" { sec3[3] Mux30~0 Mux2~1 Mux2~3 Mux2 segment[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "14.049 ns" { sec3[3] {} Mux30~0 {} Mux2~1 {} Mux2~3 {} Mux2 {} segment[5] {} } { 0.000ns 1.638ns 1.795ns 1.435ns 1.423ns 2.495ns } { 0.000ns 0.650ns 0.651ns 0.370ns 0.366ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pauza_0~_emulated reset clk -1.110 ns register " "Info: th for register \"pauza_0~_emulated\" (data pin = \"reset\", clock pin = \"clk\") is -1.110 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.714 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.483 ns) + CELL(0.970 ns) 3.553 ns clk_sec 2 REG LCFF_X19_Y9_N31 2 " "Info: 2: + IC(1.483 ns) + CELL(0.970 ns) = 3.553 ns; Loc. = LCFF_X19_Y9_N31; Fanout = 2; REG Node = 'clk_sec'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { clk clk_sec } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.650 ns) + CELL(0.000 ns) 6.203 ns clk_sec~clkctrl 3 COMB CLKCTRL_G3 17 " "Info: 3: + IC(2.650 ns) + CELL(0.000 ns) = 6.203 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk_sec~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.650 ns" { clk_sec clk_sec~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.845 ns) + CELL(0.666 ns) 7.714 ns pauza_0~_emulated 4 REG LCFF_X1_Y13_N29 1 " "Info: 4: + IC(0.845 ns) + CELL(0.666 ns) = 7.714 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 1; REG Node = 'pauza_0~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { clk_sec~clkctrl pauza_0~_emulated } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 35.47 % ) " "Info: Total cell delay = 2.736 ns ( 35.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.978 ns ( 64.53 % ) " "Info: Total interconnect delay = 4.978 ns ( 64.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk clk_sec clk_sec~clkctrl pauza_0~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} pauza_0~_emulated {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.130 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.130 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 17; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.324 ns) + CELL(0.616 ns) 6.905 ns pauza_0~5 2 COMB LCCOMB_X1_Y13_N26 3 " "Info: 2: + IC(5.324 ns) + CELL(0.616 ns) = 6.905 ns; Loc. = LCCOMB_X1_Y13_N26; Fanout = 3; COMB Node = 'pauza_0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.940 ns" { reset pauza_0~5 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.624 ns) 7.924 ns pauza_0~head_lut 3 COMB LCCOMB_X1_Y13_N6 9 " "Info: 3: + IC(0.395 ns) + CELL(0.624 ns) = 7.924 ns; Loc. = LCCOMB_X1_Y13_N6; Fanout = 9; COMB Node = 'pauza_0~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.019 ns" { pauza_0~5 pauza_0~head_lut } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.650 ns) 9.022 ns pauza_0~data_lut 4 COMB LCCOMB_X1_Y13_N28 1 " "Info: 4: + IC(0.448 ns) + CELL(0.650 ns) = 9.022 ns; Loc. = LCCOMB_X1_Y13_N28; Fanout = 1; COMB Node = 'pauza_0~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { pauza_0~head_lut pauza_0~data_lut } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.130 ns pauza_0~_emulated 5 REG LCFF_X1_Y13_N29 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.130 ns; Loc. = LCFF_X1_Y13_N29; Fanout = 1; REG Node = 'pauza_0~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pauza_0~data_lut pauza_0~_emulated } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.963 ns ( 32.45 % ) " "Info: Total cell delay = 2.963 ns ( 32.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.167 ns ( 67.55 % ) " "Info: Total interconnect delay = 6.167 ns ( 67.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.130 ns" { reset pauza_0~5 pauza_0~head_lut pauza_0~data_lut pauza_0~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.130 ns" { reset {} reset~combout {} pauza_0~5 {} pauza_0~head_lut {} pauza_0~data_lut {} pauza_0~_emulated {} } { 0.000ns 0.000ns 5.324ns 0.395ns 0.448ns 0.000ns } { 0.000ns 0.965ns 0.616ns 0.624ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk clk_sec clk_sec~clkctrl pauza_0~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} pauza_0~_emulated {} } { 0.000ns 0.000ns 1.483ns 2.650ns 0.845ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.130 ns" { reset pauza_0~5 pauza_0~head_lut pauza_0~data_lut pauza_0~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.130 ns" { reset {} reset~combout {} pauza_0~5 {} pauza_0~head_lut {} pauza_0~data_lut {} pauza_0~_emulated {} } { 0.000ns 0.000ns 5.324ns 0.395ns 0.448ns 0.000ns } { 0.000ns 0.965ns 0.616ns 0.624ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 22:10:30 2015 " "Info: Processing ended: Sun Jun 07 22:10:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
