#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jan  2 19:07:45 2022
# Process ID: 10864
# Current directory: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10680 D:\yingzong\pipeline_5level_CPU\MyCPU\pipeline_5level_CPU\pipeline_5level_CPU.xpr
# Log file: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/vivado.log
# Journal file: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.xpr
INFO: [Project 1-313] Project file moved from 'D:/yingzong/pipeline_5level_CPU/pipeline_5level_CPU' since last save.
WARNING: [Project 1-312] File not found as 'D:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe'; using path 'D:/yingzong/testcoe/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe' instead.
WARNING: [Project 1-312] File not found as 'D:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/data_ram.coe'; using path 'D:/yingzong/testcoe/funcTest_independent/j_BTest/Test1/obj/data_ram.coe' instead.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 765.121 ; gain = 141.816
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
export_ip_user_files -of_objects  [get_files d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/data_ram.coe] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe] -no_script -reset -force -quiet
remove_files  {d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/data_ram.coe d:/yingzong/pipeline_5level_CPU/testcoe/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe}
generate_target Simulation [get_files D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/xilinx/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'data_ram'. Failed to generate 'Vivado Verilog Simulation' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'data_ram'. Failed to generate 'Vivado Verilog Simulation' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file 'd:/xilinx/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'data_ram'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'data_ram'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../funcTest_independent/j_BTest/Test1/obj/inst_ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../funcTest_independent/j_BTest/Test1/obj/inst_ram.coe'
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../funcTest_independent/j_BTest/Test1/obj/data_ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../funcTest_independent/j_BTest/Test1/obj/data_ram.coe'
generate_target all [get_files  D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
reset_run data_ram_synth_1
launch_runs -jobs 4 data_ram_synth_1
[Sun Jan  2 20:00:36 2022] Launched data_ram_synth_1...
Run output will be captured here: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/data_ram.xci] -directory D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files -ipstatic_source_dir D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/modelsim} {questa=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/questa} {riviera=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/riviera} {activehdl=D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../funcTest_independent/j_BTest/Test1/obj/data_ram.coe'
set_property -dict [list CONFIG.Coe_File {D:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe}] [get_ips data_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'd:/yingzong/pipeline_5level_CPU/funcTest_independent/j_BTest/Test1/obj/data_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../../funcTest_independent/j_BTest/Test1/obj/data_ram.coe'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pc_plus8E, assumed default net type wire [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol branchstallD, assumed default net type wire [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:191]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 911.355 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 928.582 ; gain = 17.227
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/testbench/dut/m/dp}} 
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.runs/inst_ram_synth_1

launch_runs synth_1 -jobs 4
[Sun Jan  2 20:07:12 2022] Launched inst_ram_synth_1...
Run output will be captured here: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.runs/inst_ram_synth_1/runme.log
[Sun Jan  2 20:07:12 2022] Launched synth_1...
Run output will be captured here: D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/simulate.log"
reset_run synth_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pc_plus8E, assumed default net type wire [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2458] undeclared symbol branchstallD, assumed default net type wire [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v:21]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:191]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
仅需
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/m}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/testbench/dut/m/dp}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol pc_plus8E, assumed default net type wire [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:191]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:191]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/testbench/dut/m/dp}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/testbench/dut/m/dp/flushE}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/testbench/dut/m/c}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/testbench/dut/m}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 8}
Untitled 8
add_wave {{/testbench/dut/m}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=4)
Compiling module xil_defaultlib.flopenrc(WIDTH=2)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 2 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/testbench/dut/m/c}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/testbench/dut/m/c}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
x
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/testbench/dut/m/dp}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
x
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1103.344 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/testbench/dut/m/dp}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/testbench/dut/m/c/rc2/en}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/testbench/dut/m/c/rc2/clear}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/testbench/dut/m/c/rd_31E}} {{/testbench/dut/m/c/regwriteD}} {{/testbench/dut/m/c/memtoregD}} {{/testbench/dut/m/c/memwriteD}} 
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:02:16 ; elapsed = 00:01:44 . Memory (MB): peak = 1229.070 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
x
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.070 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:03:30 ; elapsed = 00:02:40 . Memory (MB): peak = 1229.070 ; gain = 0.000
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/testbench/dut/m/dp}} 
INFO: [Common 17-365] Interrupt caught but 'add_wave' cannot be canceled. Please wait for command to finish.
add_wave: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 1229.070 ; gain = 0.000
INFO: [Common 17-681] Processing pending cancel.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
x
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1229.070 ; gain = 0.000
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1229.070 ; gain = 0.000
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/testbench/dut/m/dp/pc1/pc}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/testbench/dut/m/c/rc2/q}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/testbench/dut/m/c/memtoregM}} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/testbench/dut/m/c/memtoregE}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'memtoregE' is not permitted [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v:58]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:64]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 9 for port 'q' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:65]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
x
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1240.977 ; gain = 0.000
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/testbench/dut/m/c/rc2/q}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:66]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:254]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:262]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1240.977 ; gain = 0.000
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/mux2}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/c}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/sign_1}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/rF1}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/testbench/dut/m/dp/mux6}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1261.988 ; gain = 0.000
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 18}
Untitled 18
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.043 ; gain = 0.363
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 19}
Untitled 19
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1391.043 ; gain = 0.000
current_wave_config {Untitled 20}
Untitled 20
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1391.043 ; gain = 0.000
current_wave_config {Untitled 21}
Untitled 21
add_wave {{/testbench/dut/m/dp/rf}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:67]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:190]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1391.043 ; gain = 0.000
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 22}
Untitled 22
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim/data_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
"xelab -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 2c2e8453c7a044678b3fdcac9fbbb5ca --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:68]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:69]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:72]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:73]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:74]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:75]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'd' [D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/rtl/datapath.v:198]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.flopenrc(WIDTH=9)
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.flopenrc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/yingzong/pipeline_5level_CPU/MyCPU/pipeline_5level_CPU/pipeline_5level_CPU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
  x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
 x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
x
rst==1
         x
rst==1
         x
rst==1
 x
rst==1
         x
rst==1
         x
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
  0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
 0
rst==1
 0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
0
rst==1
         0
rst==1
         0
rst==1
 0
rst==1
         0
rst==1
         0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1391.043 ; gain = 0.000
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/testbench/dut/m/dp/pc1}} 
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/testbench/dut/m/dp/rf}} 
current_wave_config {Untitled 23}
Untitled 23
add_wave {{/testbench/dut/m/dp/rF1/d}} {{/testbench/dut/m/dp/rF1/q}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan  3 01:40:15 2022...
