/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder8(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] , \in2[5] , \in2[6] , \in2[7] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] 
, \res[5] , \res[6] , \res[7] , \res[8] );
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  assign _00_ = ~(\in1[0]  ^ \in2[0] );
  assign \res[0]  = ~_00_;
  assign _01_ = \in2[7]  & \in1[7] ;
  assign _02_ = ~(\in2[7]  | \in1[7] );
  assign _03_ = ~(\in2[6]  & \in1[6] );
  assign _04_ = ~(\in2[6]  | \in1[6] );
  assign _05_ = ~(\in1[5]  & \in2[5] );
  assign _06_ = ~(\in1[5]  | \in2[5] );
  assign _07_ = _00_ & ~(_06_);
  assign _08_ = _07_ | ~(_05_);
  assign _09_ = _08_ & ~(_04_);
  assign _10_ = _09_ | ~(_03_);
  assign _11_ = _10_ & ~(_02_);
  assign \res[8]  = _11_ | _01_;
  assign _12_ = ~(_02_ | _01_);
  assign \res[7]  = _12_ ^ _10_;
  assign _13_ = _03_ & ~(_04_);
  assign \res[6]  = _13_ ^ _08_;
  assign _14_ = _05_ & ~(_06_);
  assign \res[5]  = _14_ ^ _00_;
  assign \res[1]  = 1'h1;
  assign \res[2]  = 1'h0;
  assign \res[3]  = 1'h1;
  assign \res[4]  = 1'h0;
endmodule
