
PCB_Flight_Software.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fcb0  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b8  0800fe80  0800fe80  00010e80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010638  08010638  000122b8  2**0
                  CONTENTS
  4 .ARM          00000008  08010638  08010638  00011638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010640  08010640  000122b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010640  08010640  00011640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010644  08010644  00011644  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002b8  20000000  08010648  00012000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f0  200002b8  08010900  000122b8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000ca8  08010900  00012ca8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000122b8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013139  00000000  00000000  000122e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a8d  00000000  00000000  00025421  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001348  00000000  00000000  00027eb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000f36  00000000  00000000  000291f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000214ea  00000000  00000000  0002a12e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017180  00000000  00000000  0004b618  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c86e7  00000000  00000000  00062798  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ae7f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b94  00000000  00000000  0012aec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  00131a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002b8 	.word	0x200002b8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800fe68 	.word	0x0800fe68

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002bc 	.word	0x200002bc
 800020c:	0800fe68 	.word	0x0800fe68

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a0 	b.w	8001020 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	460c      	mov	r4, r1
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d14e      	bne.n	8000e0e <__udivmoddi4+0xaa>
 8000d70:	4694      	mov	ip, r2
 8000d72:	458c      	cmp	ip, r1
 8000d74:	4686      	mov	lr, r0
 8000d76:	fab2 f282 	clz	r2, r2
 8000d7a:	d962      	bls.n	8000e42 <__udivmoddi4+0xde>
 8000d7c:	b14a      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d7e:	f1c2 0320 	rsb	r3, r2, #32
 8000d82:	4091      	lsls	r1, r2
 8000d84:	fa20 f303 	lsr.w	r3, r0, r3
 8000d88:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d8c:	4319      	orrs	r1, r3
 8000d8e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000d92:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d96:	fa1f f68c 	uxth.w	r6, ip
 8000d9a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000d9e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000da2:	fb07 1114 	mls	r1, r7, r4, r1
 8000da6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000daa:	fb04 f106 	mul.w	r1, r4, r6
 8000dae:	4299      	cmp	r1, r3
 8000db0:	d90a      	bls.n	8000dc8 <__udivmoddi4+0x64>
 8000db2:	eb1c 0303 	adds.w	r3, ip, r3
 8000db6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dba:	f080 8112 	bcs.w	8000fe2 <__udivmoddi4+0x27e>
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	f240 810f 	bls.w	8000fe2 <__udivmoddi4+0x27e>
 8000dc4:	3c02      	subs	r4, #2
 8000dc6:	4463      	add	r3, ip
 8000dc8:	1a59      	subs	r1, r3, r1
 8000dca:	fa1f f38e 	uxth.w	r3, lr
 8000dce:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dd2:	fb07 1110 	mls	r1, r7, r0, r1
 8000dd6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dda:	fb00 f606 	mul.w	r6, r0, r6
 8000dde:	429e      	cmp	r6, r3
 8000de0:	d90a      	bls.n	8000df8 <__udivmoddi4+0x94>
 8000de2:	eb1c 0303 	adds.w	r3, ip, r3
 8000de6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dea:	f080 80fc 	bcs.w	8000fe6 <__udivmoddi4+0x282>
 8000dee:	429e      	cmp	r6, r3
 8000df0:	f240 80f9 	bls.w	8000fe6 <__udivmoddi4+0x282>
 8000df4:	4463      	add	r3, ip
 8000df6:	3802      	subs	r0, #2
 8000df8:	1b9b      	subs	r3, r3, r6
 8000dfa:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000dfe:	2100      	movs	r1, #0
 8000e00:	b11d      	cbz	r5, 8000e0a <__udivmoddi4+0xa6>
 8000e02:	40d3      	lsrs	r3, r2
 8000e04:	2200      	movs	r2, #0
 8000e06:	e9c5 3200 	strd	r3, r2, [r5]
 8000e0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d905      	bls.n	8000e1e <__udivmoddi4+0xba>
 8000e12:	b10d      	cbz	r5, 8000e18 <__udivmoddi4+0xb4>
 8000e14:	e9c5 0100 	strd	r0, r1, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4608      	mov	r0, r1
 8000e1c:	e7f5      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e1e:	fab3 f183 	clz	r1, r3
 8000e22:	2900      	cmp	r1, #0
 8000e24:	d146      	bne.n	8000eb4 <__udivmoddi4+0x150>
 8000e26:	42a3      	cmp	r3, r4
 8000e28:	d302      	bcc.n	8000e30 <__udivmoddi4+0xcc>
 8000e2a:	4290      	cmp	r0, r2
 8000e2c:	f0c0 80f0 	bcc.w	8001010 <__udivmoddi4+0x2ac>
 8000e30:	1a86      	subs	r6, r0, r2
 8000e32:	eb64 0303 	sbc.w	r3, r4, r3
 8000e36:	2001      	movs	r0, #1
 8000e38:	2d00      	cmp	r5, #0
 8000e3a:	d0e6      	beq.n	8000e0a <__udivmoddi4+0xa6>
 8000e3c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e40:	e7e3      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000e42:	2a00      	cmp	r2, #0
 8000e44:	f040 8090 	bne.w	8000f68 <__udivmoddi4+0x204>
 8000e48:	eba1 040c 	sub.w	r4, r1, ip
 8000e4c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e50:	fa1f f78c 	uxth.w	r7, ip
 8000e54:	2101      	movs	r1, #1
 8000e56:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e5a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e5e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e66:	fb07 f006 	mul.w	r0, r7, r6
 8000e6a:	4298      	cmp	r0, r3
 8000e6c:	d908      	bls.n	8000e80 <__udivmoddi4+0x11c>
 8000e6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e72:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e76:	d202      	bcs.n	8000e7e <__udivmoddi4+0x11a>
 8000e78:	4298      	cmp	r0, r3
 8000e7a:	f200 80cd 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e7e:	4626      	mov	r6, r4
 8000e80:	1a1c      	subs	r4, r3, r0
 8000e82:	fa1f f38e 	uxth.w	r3, lr
 8000e86:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e8a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e8e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e92:	fb00 f707 	mul.w	r7, r0, r7
 8000e96:	429f      	cmp	r7, r3
 8000e98:	d908      	bls.n	8000eac <__udivmoddi4+0x148>
 8000e9a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e9e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000ea2:	d202      	bcs.n	8000eaa <__udivmoddi4+0x146>
 8000ea4:	429f      	cmp	r7, r3
 8000ea6:	f200 80b0 	bhi.w	800100a <__udivmoddi4+0x2a6>
 8000eaa:	4620      	mov	r0, r4
 8000eac:	1bdb      	subs	r3, r3, r7
 8000eae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000eb2:	e7a5      	b.n	8000e00 <__udivmoddi4+0x9c>
 8000eb4:	f1c1 0620 	rsb	r6, r1, #32
 8000eb8:	408b      	lsls	r3, r1
 8000eba:	fa22 f706 	lsr.w	r7, r2, r6
 8000ebe:	431f      	orrs	r7, r3
 8000ec0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ec4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ec8:	ea43 030c 	orr.w	r3, r3, ip
 8000ecc:	40f4      	lsrs	r4, r6
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	0c38      	lsrs	r0, r7, #16
 8000ed4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ed8:	fbb4 fef0 	udiv	lr, r4, r0
 8000edc:	fa1f fc87 	uxth.w	ip, r7
 8000ee0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ee4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ee8:	fb0e f90c 	mul.w	r9, lr, ip
 8000eec:	45a1      	cmp	r9, r4
 8000eee:	fa02 f201 	lsl.w	r2, r2, r1
 8000ef2:	d90a      	bls.n	8000f0a <__udivmoddi4+0x1a6>
 8000ef4:	193c      	adds	r4, r7, r4
 8000ef6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000efa:	f080 8084 	bcs.w	8001006 <__udivmoddi4+0x2a2>
 8000efe:	45a1      	cmp	r9, r4
 8000f00:	f240 8081 	bls.w	8001006 <__udivmoddi4+0x2a2>
 8000f04:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f08:	443c      	add	r4, r7
 8000f0a:	eba4 0409 	sub.w	r4, r4, r9
 8000f0e:	fa1f f983 	uxth.w	r9, r3
 8000f12:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f16:	fb00 4413 	mls	r4, r0, r3, r4
 8000f1a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f1e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f22:	45a4      	cmp	ip, r4
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x1d2>
 8000f26:	193c      	adds	r4, r7, r4
 8000f28:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f2c:	d267      	bcs.n	8000ffe <__udivmoddi4+0x29a>
 8000f2e:	45a4      	cmp	ip, r4
 8000f30:	d965      	bls.n	8000ffe <__udivmoddi4+0x29a>
 8000f32:	3b02      	subs	r3, #2
 8000f34:	443c      	add	r4, r7
 8000f36:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f3a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f3e:	eba4 040c 	sub.w	r4, r4, ip
 8000f42:	429c      	cmp	r4, r3
 8000f44:	46ce      	mov	lr, r9
 8000f46:	469c      	mov	ip, r3
 8000f48:	d351      	bcc.n	8000fee <__udivmoddi4+0x28a>
 8000f4a:	d04e      	beq.n	8000fea <__udivmoddi4+0x286>
 8000f4c:	b155      	cbz	r5, 8000f64 <__udivmoddi4+0x200>
 8000f4e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f52:	eb64 040c 	sbc.w	r4, r4, ip
 8000f56:	fa04 f606 	lsl.w	r6, r4, r6
 8000f5a:	40cb      	lsrs	r3, r1
 8000f5c:	431e      	orrs	r6, r3
 8000f5e:	40cc      	lsrs	r4, r1
 8000f60:	e9c5 6400 	strd	r6, r4, [r5]
 8000f64:	2100      	movs	r1, #0
 8000f66:	e750      	b.n	8000e0a <__udivmoddi4+0xa6>
 8000f68:	f1c2 0320 	rsb	r3, r2, #32
 8000f6c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f70:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f74:	fa24 f303 	lsr.w	r3, r4, r3
 8000f78:	4094      	lsls	r4, r2
 8000f7a:	430c      	orrs	r4, r1
 8000f7c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f80:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f84:	fa1f f78c 	uxth.w	r7, ip
 8000f88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f8c:	fb08 3110 	mls	r1, r8, r0, r3
 8000f90:	0c23      	lsrs	r3, r4, #16
 8000f92:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f96:	fb00 f107 	mul.w	r1, r0, r7
 8000f9a:	4299      	cmp	r1, r3
 8000f9c:	d908      	bls.n	8000fb0 <__udivmoddi4+0x24c>
 8000f9e:	eb1c 0303 	adds.w	r3, ip, r3
 8000fa2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fa6:	d22c      	bcs.n	8001002 <__udivmoddi4+0x29e>
 8000fa8:	4299      	cmp	r1, r3
 8000faa:	d92a      	bls.n	8001002 <__udivmoddi4+0x29e>
 8000fac:	3802      	subs	r0, #2
 8000fae:	4463      	add	r3, ip
 8000fb0:	1a5b      	subs	r3, r3, r1
 8000fb2:	b2a4      	uxth	r4, r4
 8000fb4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fb8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fbc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fc0:	fb01 f307 	mul.w	r3, r1, r7
 8000fc4:	42a3      	cmp	r3, r4
 8000fc6:	d908      	bls.n	8000fda <__udivmoddi4+0x276>
 8000fc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fcc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fd0:	d213      	bcs.n	8000ffa <__udivmoddi4+0x296>
 8000fd2:	42a3      	cmp	r3, r4
 8000fd4:	d911      	bls.n	8000ffa <__udivmoddi4+0x296>
 8000fd6:	3902      	subs	r1, #2
 8000fd8:	4464      	add	r4, ip
 8000fda:	1ae4      	subs	r4, r4, r3
 8000fdc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000fe0:	e739      	b.n	8000e56 <__udivmoddi4+0xf2>
 8000fe2:	4604      	mov	r4, r0
 8000fe4:	e6f0      	b.n	8000dc8 <__udivmoddi4+0x64>
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	e706      	b.n	8000df8 <__udivmoddi4+0x94>
 8000fea:	45c8      	cmp	r8, r9
 8000fec:	d2ae      	bcs.n	8000f4c <__udivmoddi4+0x1e8>
 8000fee:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ff2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000ff6:	3801      	subs	r0, #1
 8000ff8:	e7a8      	b.n	8000f4c <__udivmoddi4+0x1e8>
 8000ffa:	4631      	mov	r1, r6
 8000ffc:	e7ed      	b.n	8000fda <__udivmoddi4+0x276>
 8000ffe:	4603      	mov	r3, r0
 8001000:	e799      	b.n	8000f36 <__udivmoddi4+0x1d2>
 8001002:	4630      	mov	r0, r6
 8001004:	e7d4      	b.n	8000fb0 <__udivmoddi4+0x24c>
 8001006:	46d6      	mov	lr, sl
 8001008:	e77f      	b.n	8000f0a <__udivmoddi4+0x1a6>
 800100a:	4463      	add	r3, ip
 800100c:	3802      	subs	r0, #2
 800100e:	e74d      	b.n	8000eac <__udivmoddi4+0x148>
 8001010:	4606      	mov	r6, r0
 8001012:	4623      	mov	r3, r4
 8001014:	4608      	mov	r0, r1
 8001016:	e70f      	b.n	8000e38 <__udivmoddi4+0xd4>
 8001018:	3e02      	subs	r6, #2
 800101a:	4463      	add	r3, ip
 800101c:	e730      	b.n	8000e80 <__udivmoddi4+0x11c>
 800101e:	bf00      	nop

08001020 <__aeabi_idiv0>:
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <invSqrt>:

#define SAMPLE_FREQ_DEF  512.0f   // sample frequency in Hz
#define BETA_DEF         0.1f     // 2 * proportional gain

// Inverse square root approximation (fast)
static float invSqrt(float x) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	ed87 0a01 	vstr	s0, [r7, #4]
    return 1.0f / sqrtf(x);
 800102e:	ed97 0a01 	vldr	s0, [r7, #4]
 8001032:	f00e f801 	bl	800f038 <sqrtf>
 8001036:	eef0 7a40 	vmov.f32	s15, s0
 800103a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800103e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001042:	eef0 7a66 	vmov.f32	s15, s13
}
 8001046:	eeb0 0a67 	vmov.f32	s0, s15
 800104a:	3708      	adds	r7, #8
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}

08001050 <Madgwick_init>:

void Madgwick_init(MadgwickAHRS *ahrs, float sampleFrequency) {
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]
 8001058:	ed87 0a00 	vstr	s0, [r7]
    ahrs->beta = BETA_DEF;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	4a12      	ldr	r2, [pc, #72]	@ (80010a8 <Madgwick_init+0x58>)
 8001060:	601a      	str	r2, [r3, #0]
    ahrs->q0 = 1.0f;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001068:	605a      	str	r2, [r3, #4]
    ahrs->q1 = 0.0f;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	f04f 0200 	mov.w	r2, #0
 8001070:	609a      	str	r2, [r3, #8]
    ahrs->q2 = 0.0f;
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	60da      	str	r2, [r3, #12]
    ahrs->q3 = 0.0f;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	611a      	str	r2, [r3, #16]
    ahrs->invSampleFreq = 1.0f / sampleFrequency;
 8001082:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001086:	ed97 7a00 	vldr	s14, [r7]
 800108a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	edc3 7a05 	vstr	s15, [r3, #20]
    ahrs->anglesComputed = 0;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	2200      	movs	r2, #0
 8001098:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	3dcccccd 	.word	0x3dcccccd

080010ac <Madgwick_update>:

void Madgwick_update(MadgwickAHRS *ahrs, float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b0b2      	sub	sp, #200	@ 0xc8
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6278      	str	r0, [r7, #36]	@ 0x24
 80010b4:	ed87 0a08 	vstr	s0, [r7, #32]
 80010b8:	edc7 0a07 	vstr	s1, [r7, #28]
 80010bc:	ed87 1a06 	vstr	s2, [r7, #24]
 80010c0:	edc7 1a05 	vstr	s3, [r7, #20]
 80010c4:	ed87 2a04 	vstr	s4, [r7, #16]
 80010c8:	edc7 2a03 	vstr	s5, [r7, #12]
 80010cc:	ed87 3a02 	vstr	s6, [r7, #8]
 80010d0:	edc7 3a01 	vstr	s7, [r7, #4]
 80010d4:	ed87 4a00 	vstr	s8, [r7]
//    ahrs->q2 *= recipNorm;
//    ahrs->q3 *= recipNorm;
//    ahrs->anglesComputed = 0;


	float q0 = ahrs->q0, q1 = ahrs->q1, q2 = ahrs->q2, q3 = ahrs->q3;
 80010d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010da:	685b      	ldr	r3, [r3, #4]
 80010dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80010e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010e2:	689b      	ldr	r3, [r3, #8]
 80010e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80010e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80010f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f2:	691b      	ldr	r3, [r3, #16]
 80010f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
	float recipNorm;
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx;
	float _2q0 = 2.0f * q0;
 80010f8:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 80010fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001100:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	float _2q1 = 2.0f * q1;
 8001104:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001108:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800110c:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	float _2q2 = 2.0f * q2;
 8001110:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001114:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001118:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	float _2q3 = 2.0f * q3;
 800111c:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001120:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001124:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	float _2q0q2 = 2.0f * q0 * q2;
 8001128:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 800112c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001130:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 8001134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001138:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
	float _2q2q3 = 2.0f * q2 * q3;
 800113c:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001140:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001144:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8001148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800114c:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
	float q0q0 = q0 * q0;
 8001150:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001154:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001158:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
	float q0q1 = q0 * q1;
 800115c:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001160:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001168:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
	float q0q2 = q0 * q2;
 800116c:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001170:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001174:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001178:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
	float q0q3 = q0 * q3;
 800117c:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001180:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001184:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001188:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
	float q1q1 = q1 * q1;
 800118c:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001190:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001194:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
	float q1q2 = q1 * q2;
 8001198:	ed97 7a30 	vldr	s14, [r7, #192]	@ 0xc0
 800119c:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 80011a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011a4:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
	float q1q3 = q1 * q3;
 80011a8:	ed97 7a30 	vldr	s14, [r7, #192]	@ 0xc0
 80011ac:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80011b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011b4:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
	float q2q2 = q2 * q2;
 80011b8:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 80011bc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011c0:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
	float q2q3 = q2 * q3;
 80011c4:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 80011c8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80011cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011d0:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
	float q3q3 = q3 * q3;
 80011d4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80011d8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80011dc:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78

	// Use IMU algorithm if magnetometer measurement invalid
	if ((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 80011e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80011e4:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ec:	d11e      	bne.n	800122c <Madgwick_update+0x180>
 80011ee:	edd7 7a01 	vldr	s15, [r7, #4]
 80011f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80011f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fa:	d117      	bne.n	800122c <Madgwick_update+0x180>
 80011fc:	edd7 7a00 	vldr	s15, [r7]
 8001200:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001204:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001208:	d110      	bne.n	800122c <Madgwick_update+0x180>
		Madgwick_updateIMU(ahrs, gx, gy, gz, ax, ay, az);
 800120a:	edd7 2a03 	vldr	s5, [r7, #12]
 800120e:	ed97 2a04 	vldr	s4, [r7, #16]
 8001212:	edd7 1a05 	vldr	s3, [r7, #20]
 8001216:	ed97 1a06 	vldr	s2, [r7, #24]
 800121a:	edd7 0a07 	vldr	s1, [r7, #28]
 800121e:	ed97 0a08 	vldr	s0, [r7, #32]
 8001222:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001224:	f000 fdce 	bl	8001dc4 <Madgwick_updateIMU>
		return;
 8001228:	f000 bdc8 	b.w	8001dbc <Madgwick_update+0xd10>
	}

	// Convert gyroscope degrees/sec to radians/sec
	gx *= 0.0174533f;
 800122c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001230:	ed9f 7afd 	vldr	s14, [pc, #1012]	@ 8001628 <Madgwick_update+0x57c>
 8001234:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001238:	edc7 7a08 	vstr	s15, [r7, #32]
	gy *= 0.0174533f;
 800123c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001240:	ed9f 7af9 	vldr	s14, [pc, #996]	@ 8001628 <Madgwick_update+0x57c>
 8001244:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001248:	edc7 7a07 	vstr	s15, [r7, #28]
	gz *= 0.0174533f;
 800124c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001250:	ed9f 7af5 	vldr	s14, [pc, #980]	@ 8001628 <Madgwick_update+0x57c>
 8001254:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001258:	edc7 7a06 	vstr	s15, [r7, #24]

	// Normalize accelerometer
	recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800125c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001260:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001264:	edd7 7a04 	vldr	s15, [r7, #16]
 8001268:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800126c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001270:	edd7 7a03 	vldr	s15, [r7, #12]
 8001274:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127c:	eeb0 0a67 	vmov.f32	s0, s15
 8001280:	f7ff fed0 	bl	8001024 <invSqrt>
 8001284:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
	ax *= recipNorm;
 8001288:	ed97 7a05 	vldr	s14, [r7, #20]
 800128c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001290:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001294:	edc7 7a05 	vstr	s15, [r7, #20]
	ay *= recipNorm;
 8001298:	ed97 7a04 	vldr	s14, [r7, #16]
 800129c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80012a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012a4:	edc7 7a04 	vstr	s15, [r7, #16]
	az *= recipNorm;
 80012a8:	ed97 7a03 	vldr	s14, [r7, #12]
 80012ac:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80012b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012b4:	edc7 7a03 	vstr	s15, [r7, #12]

	// Normalize magnetometer
	recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80012b8:	edd7 7a02 	vldr	s15, [r7, #8]
 80012bc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80012c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012c4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80012c8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80012cc:	edd7 7a00 	vldr	s15, [r7]
 80012d0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80012d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d8:	eeb0 0a67 	vmov.f32	s0, s15
 80012dc:	f7ff fea2 	bl	8001024 <invSqrt>
 80012e0:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
	mx *= recipNorm;
 80012e4:	ed97 7a02 	vldr	s14, [r7, #8]
 80012e8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80012ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012f0:	edc7 7a02 	vstr	s15, [r7, #8]
	my *= recipNorm;
 80012f4:	ed97 7a01 	vldr	s14, [r7, #4]
 80012f8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 80012fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001300:	edc7 7a01 	vstr	s15, [r7, #4]
	mz *= recipNorm;
 8001304:	ed97 7a00 	vldr	s14, [r7]
 8001308:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800130c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001310:	edc7 7a00 	vstr	s15, [r7]

	// Reference direction of Earth's magnetic field
	_2q0mx = 2.0f * q0 * mx;
 8001314:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001318:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800131c:	ed97 7a02 	vldr	s14, [r7, #8]
 8001320:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001324:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
	_2q0my = 2.0f * q0 * my;
 8001328:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 800132c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001330:	ed97 7a01 	vldr	s14, [r7, #4]
 8001334:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001338:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	_2q0mz = 2.0f * q0 * mz;
 800133c:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001340:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001344:	ed97 7a00 	vldr	s14, [r7]
 8001348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800134c:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	_2q1mx = 2.0f * q1 * mx;
 8001350:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001354:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001358:	ed97 7a02 	vldr	s14, [r7, #8]
 800135c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001360:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 8001364:	ed97 7a02 	vldr	s14, [r7, #8]
 8001368:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 800136c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001370:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 8001374:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001378:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800137c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001380:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8001384:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800138c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001390:	edd7 6a02 	vldr	s13, [r7, #8]
 8001394:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001398:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800139c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013a0:	edd7 6a2c 	vldr	s13, [r7, #176]	@ 0xb0
 80013a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80013a8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80013ac:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 80013b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013b8:	edd7 6a2c 	vldr	s13, [r7, #176]	@ 0xb0
 80013bc:	edd7 7a00 	vldr	s15, [r7]
 80013c0:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80013c4:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80013c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013d0:	edd7 6a02 	vldr	s13, [r7, #8]
 80013d4:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80013d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80013e0:	edd7 6a02 	vldr	s13, [r7, #8]
 80013e4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80013e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013f0:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 80013f4:	ed97 7a1c 	vldr	s14, [r7, #112]	@ 0x70
 80013f8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80013fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001400:	edd7 6a01 	vldr	s13, [r7, #4]
 8001404:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8001408:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800140c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001410:	edd7 6a1a 	vldr	s13, [r7, #104]	@ 0x68
 8001414:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001418:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800141c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001420:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 8001424:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001428:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800142c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001430:	edd7 6a01 	vldr	s13, [r7, #4]
 8001434:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001438:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800143c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001440:	edd7 6a01 	vldr	s13, [r7, #4]
 8001444:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001448:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800144c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001450:	edd7 6a2b 	vldr	s13, [r7, #172]	@ 0xac
 8001454:	edd7 7a00 	vldr	s15, [r7]
 8001458:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800145c:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001460:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001464:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001468:	edd7 6a01 	vldr	s13, [r7, #4]
 800146c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001470:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001474:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001478:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
	float _2bx = sqrt(hx * hx + hy * hy);
 800147c:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8001480:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001484:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001488:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800148c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001490:	ee17 0a90 	vmov	r0, s15
 8001494:	f7ff f878 	bl	8000588 <__aeabi_f2d>
 8001498:	4602      	mov	r2, r0
 800149a:	460b      	mov	r3, r1
 800149c:	ec43 2b10 	vmov	d0, r2, r3
 80014a0:	f00d fd46 	bl	800ef30 <sqrt>
 80014a4:	ec53 2b10 	vmov	r2, r3, d0
 80014a8:	4610      	mov	r0, r2
 80014aa:	4619      	mov	r1, r3
 80014ac:	f7ff fbbc 	bl	8000c28 <__aeabi_d2f>
 80014b0:	4603      	mov	r3, r0
 80014b2:	65bb      	str	r3, [r7, #88]	@ 0x58
	float _2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 80014b4:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 80014b8:	eeb1 7a67 	vneg.f32	s14, s15
 80014bc:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 80014c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014c4:	edd7 6a1b 	vldr	s13, [r7, #108]	@ 0x6c
 80014c8:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 80014cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014d4:	edd7 6a00 	vldr	s13, [r7]
 80014d8:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80014dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014e4:	edd7 6a19 	vldr	s13, [r7, #100]	@ 0x64
 80014e8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80014ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80014f4:	edd7 6a00 	vldr	s13, [r7]
 80014f8:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80014fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001500:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001504:	edd7 6a2b 	vldr	s13, [r7, #172]	@ 0xac
 8001508:	edd7 7a01 	vldr	s15, [r7, #4]
 800150c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001510:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001514:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001518:	ee37 7a27 	vadd.f32	s14, s14, s15
 800151c:	edd7 6a00 	vldr	s13, [r7]
 8001520:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001524:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001528:	ee37 7a67 	vsub.f32	s14, s14, s15
 800152c:	edd7 6a00 	vldr	s13, [r7]
 8001530:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001534:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001538:	ee77 7a27 	vadd.f32	s15, s14, s15
 800153c:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
	float _4bx = 2.0f * _2bx;
 8001540:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001544:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001548:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
	float _4bz = 2.0f * _2bz;
 800154c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001550:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001554:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

	// Gradient descent algorithm corrective step
	s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx)
 8001558:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 800155c:	eeb1 7a67 	vneg.f32	s14, s15
 8001560:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8001564:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001568:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800156c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001570:	edd7 7a05 	vldr	s15, [r7, #20]
 8001574:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001578:	ee27 7a27 	vmul.f32	s14, s14, s15
 800157c:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8001580:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001584:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8001588:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800158c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001590:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001594:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8001598:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800159c:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015a0:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80015a4:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 80015a8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80015ac:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80015b0:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80015b4:	ee36 6a67 	vsub.f32	s12, s12, s15
 80015b8:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80015bc:	ee36 6a67 	vsub.f32	s12, s12, s15
 80015c0:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80015c4:	ee26 6a27 	vmul.f32	s12, s12, s15
 80015c8:	edd7 5a21 	vldr	s11, [r7, #132]	@ 0x84
 80015cc:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80015d0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80015d4:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80015d8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80015dc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80015e0:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80015e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015ec:	ee37 7a67 	vsub.f32	s14, s14, s15
		 + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 80015f0:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80015f4:	eef1 6a67 	vneg.f32	s13, s15
 80015f8:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80015fc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001600:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 8001604:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001608:	ee66 7a27 	vmul.f32	s15, s12, s15
 800160c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001610:	ed97 6a22 	vldr	s12, [r7, #136]	@ 0x88
 8001614:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001618:	ee36 6a67 	vsub.f32	s12, s12, s15
 800161c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001620:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001624:	e002      	b.n	800162c <Madgwick_update+0x580>
 8001626:	bf00      	nop
 8001628:	3c8efa39 	.word	0x3c8efa39
 800162c:	edd7 5a26 	vldr	s11, [r7, #152]	@ 0x98
 8001630:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001634:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001638:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800163c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001640:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001644:	edd7 7a01 	vldr	s15, [r7, #4]
 8001648:	ee76 7a67 	vsub.f32	s15, s12, s15
 800164c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001650:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001654:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001658:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 800165c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001660:	ed97 6a25 	vldr	s12, [r7, #148]	@ 0x94
 8001664:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8001668:	ee36 6a27 	vadd.f32	s12, s12, s15
 800166c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001670:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001674:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8001678:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800167c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001680:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001684:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001688:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800168c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001690:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001694:	edd7 7a00 	vldr	s15, [r7]
 8001698:	ee76 7a67 	vsub.f32	s15, s12, s15
 800169c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx)
 80016a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016a4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1.0f - 2.0f * q1q1 - 2.0f * q2q2 - az)
 80016a8:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80016ac:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80016b0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80016b4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016b8:	edd7 7a05 	vldr	s15, [r7, #20]
 80016bc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016c0:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 80016c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016c8:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80016cc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80016d0:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80016d4:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80016d8:	edd7 7a04 	vldr	s15, [r7, #16]
 80016dc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80016e0:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80016e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80016e8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80016ec:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 80016f0:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80016f4:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80016f8:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80016fc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001700:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001704:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001708:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800170c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001710:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001714:	edd7 7a03 	vldr	s15, [r7, #12]
 8001718:	ee76 7a67 	vsub.f32	s15, s12, s15
 800171c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001720:	ee37 7a67 	vsub.f32	s14, s14, s15
		 + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx)
 8001724:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001728:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 800172c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001730:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8001734:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001738:	ee36 6a67 	vsub.f32	s12, s12, s15
 800173c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001740:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001744:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001748:	ee26 6a27 	vmul.f32	s12, s12, s15
 800174c:	edd7 5a21 	vldr	s11, [r7, #132]	@ 0x84
 8001750:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8001754:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001758:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800175c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001760:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001764:	edd7 7a02 	vldr	s15, [r7, #8]
 8001768:	ee76 7a67 	vsub.f32	s15, s12, s15
 800176c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001770:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 8001774:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001778:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 800177c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001780:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 8001784:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001788:	ee66 7a27 	vmul.f32	s15, s12, s15
 800178c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001790:	ed97 6a22 	vldr	s12, [r7, #136]	@ 0x88
 8001794:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001798:	ee36 6a67 	vsub.f32	s12, s12, s15
 800179c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80017a0:	ee26 6a27 	vmul.f32	s12, s12, s15
 80017a4:	edd7 5a26 	vldr	s11, [r7, #152]	@ 0x98
 80017a8:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 80017ac:	ee75 5aa7 	vadd.f32	s11, s11, s15
 80017b0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80017b4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80017b8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80017bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80017c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80017c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80017c8:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 80017cc:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 80017d0:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 80017d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80017d8:	ed97 6a13 	vldr	s12, [r7, #76]	@ 0x4c
 80017dc:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 80017e0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80017e4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80017e8:	ed97 6a25 	vldr	s12, [r7, #148]	@ 0x94
 80017ec:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80017f0:	ee36 6a27 	vadd.f32	s12, s12, s15
 80017f4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80017f8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80017fc:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8001800:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001804:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001808:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 800180c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001810:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001814:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001818:	ee36 6a27 	vadd.f32	s12, s12, s15
 800181c:	edd7 7a00 	vldr	s15, [r7]
 8001820:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001824:	ee66 7aa7 	vmul.f32	s15, s13, s15
	s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1.0f - 2.0f * q1q1 - 2.0f * q2q2 - az)
 8001828:	ee77 7a27 	vadd.f32	s15, s14, s15
 800182c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1.0f - 2.0f * q1q1 - 2.0f * q2q2 - az)
 8001830:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8001834:	eeb1 7a67 	vneg.f32	s14, s15
 8001838:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 800183c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001840:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8001844:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001848:	edd7 7a05 	vldr	s15, [r7, #20]
 800184c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8001850:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001854:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8001858:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800185c:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8001860:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001864:	edd7 7a04 	vldr	s15, [r7, #16]
 8001868:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800186c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8001870:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001874:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001878:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 800187c:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8001880:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8001884:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001888:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800188c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001890:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001894:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001898:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800189c:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018a0:	edd7 7a03 	vldr	s15, [r7, #12]
 80018a4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80018a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80018ac:	ee37 7a67 	vsub.f32	s14, s14, s15
		 + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx)
 80018b0:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80018b4:	eef1 6a67 	vneg.f32	s13, s15
 80018b8:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 80018bc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018c0:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 80018c4:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 80018c8:	ee66 7a27 	vmul.f32	s15, s12, s15
 80018cc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80018d0:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 80018d4:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80018d8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018dc:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80018e0:	ee36 6a67 	vsub.f32	s12, s12, s15
 80018e4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 80018e8:	ee26 6a27 	vmul.f32	s12, s12, s15
 80018ec:	edd7 5a21 	vldr	s11, [r7, #132]	@ 0x84
 80018f0:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80018f4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80018f8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80018fc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001900:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001904:	edd7 7a02 	vldr	s15, [r7, #8]
 8001908:	ee76 7a67 	vsub.f32	s15, s12, s15
 800190c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001910:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 8001914:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001918:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 800191c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001920:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 8001924:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001928:	ee66 7a27 	vmul.f32	s15, s12, s15
 800192c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001930:	ed97 6a22 	vldr	s12, [r7, #136]	@ 0x88
 8001934:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001938:	ee36 6a67 	vsub.f32	s12, s12, s15
 800193c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001940:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001944:	edd7 5a26 	vldr	s11, [r7, #152]	@ 0x98
 8001948:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 800194c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001950:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001954:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001958:	ee36 6a27 	vadd.f32	s12, s12, s15
 800195c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001960:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001964:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001968:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 800196c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001970:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001974:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001978:	ed97 6a13 	vldr	s12, [r7, #76]	@ 0x4c
 800197c:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001980:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001984:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001988:	ed97 6a25 	vldr	s12, [r7, #148]	@ 0x94
 800198c:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8001990:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001994:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001998:	ee26 6a27 	vmul.f32	s12, s12, s15
 800199c:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80019a0:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80019a4:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019a8:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 80019ac:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80019b0:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80019b4:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80019b8:	ee36 6a27 	vadd.f32	s12, s12, s15
 80019bc:	edd7 7a00 	vldr	s15, [r7]
 80019c0:	ee76 7a67 	vsub.f32	s15, s12, s15
 80019c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1.0f - 2.0f * q1q1 - 2.0f * q2q2 - az)
 80019c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019cc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay)
 80019d0:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 80019d4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019d8:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80019dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80019e4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80019e8:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80019ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019f0:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80019f4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80019f8:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 80019fc:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a00:	edd7 7a04 	vldr	s15, [r7, #16]
 8001a04:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001a08:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8001a0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a10:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx)
 8001a14:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001a18:	eef1 6a67 	vneg.f32	s13, s15
 8001a1c:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001a20:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a24:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 8001a28:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001a2c:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a30:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a34:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8001a38:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001a3c:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a40:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8001a44:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001a48:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001a4c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001a50:	edd7 5a21 	vldr	s11, [r7, #132]	@ 0x84
 8001a54:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8001a58:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001a5c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001a60:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001a64:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001a68:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a6c:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001a70:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a74:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my)
 8001a78:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001a7c:	eef1 6a67 	vneg.f32	s13, s15
 8001a80:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001a84:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001a88:	ed97 6a15 	vldr	s12, [r7, #84]	@ 0x54
 8001a8c:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001a90:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001a94:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001a98:	ed97 6a22 	vldr	s12, [r7, #136]	@ 0x88
 8001a9c:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8001aa0:	ee36 6a67 	vsub.f32	s12, s12, s15
 8001aa4:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001aa8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001aac:	edd7 5a26 	vldr	s11, [r7, #152]	@ 0x98
 8001ab0:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8001ab4:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8001ab8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001abc:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001ac0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001ac4:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ac8:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001acc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad0:	ee37 7a27 	vadd.f32	s14, s14, s15
		 + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8001ad4:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8001ad8:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001adc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001ae0:	ed97 6a25 	vldr	s12, [r7, #148]	@ 0x94
 8001ae4:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8001ae8:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001aec:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001af0:	ee26 6a27 	vmul.f32	s12, s12, s15
 8001af4:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8001af8:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8001afc:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b00:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8001b04:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8001b08:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001b0c:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8001b10:	ee36 6a27 	vadd.f32	s12, s12, s15
 8001b14:	edd7 7a00 	vldr	s15, [r7]
 8001b18:	ee76 7a67 	vsub.f32	s15, s12, s15
 8001b1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay)
 8001b20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b24:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalize step magnitude
 8001b28:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001b2c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001b30:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001b34:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b38:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b3c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001b40:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b48:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001b4c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001b50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b54:	eeb0 0a67 	vmov.f32	s0, s15
 8001b58:	f7ff fa64 	bl	8001024 <invSqrt>
 8001b5c:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
	s0 *= recipNorm;
 8001b60:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8001b64:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b6c:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	s1 *= recipNorm;
 8001b70:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 8001b74:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	s2 *= recipNorm;
 8001b80:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001b84:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b8c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	s3 *= recipNorm;
 8001b90:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8001b94:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b9c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	// Apply feedback step
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz) - ahrs->beta * s0;
 8001ba0:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001ba4:	eeb1 7a67 	vneg.f32	s14, s15
 8001ba8:	edd7 7a08 	vldr	s15, [r7, #32]
 8001bac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bb0:	edd7 6a2f 	vldr	s13, [r7, #188]	@ 0xbc
 8001bb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bbc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001bc0:	edd7 6a2e 	vldr	s13, [r7, #184]	@ 0xb8
 8001bc4:	edd7 7a06 	vldr	s15, [r7, #24]
 8001bc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bcc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bd0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001bd4:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bda:	edd3 6a00 	vldr	s13, [r3]
 8001bde:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8001be2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001be6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bea:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy) - ahrs->beta * s1;
 8001bee:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001bf2:	edd7 7a08 	vldr	s15, [r7, #32]
 8001bf6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bfa:	edd7 6a2f 	vldr	s13, [r7, #188]	@ 0xbc
 8001bfe:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c06:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c0a:	edd7 6a2e 	vldr	s13, [r7, #184]	@ 0xb8
 8001c0e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c16:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c1a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c1e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c24:	edd3 6a00 	vldr	s13, [r3]
 8001c28:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8001c2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c34:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx) - ahrs->beta * s2;
 8001c38:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001c3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c44:	edd7 6a30 	vldr	s13, [r7, #192]	@ 0xc0
 8001c48:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c50:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001c54:	edd7 6a2e 	vldr	s13, [r7, #184]	@ 0xb8
 8001c58:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c60:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c64:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001c68:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6e:	edd3 6a00 	vldr	s13, [r3]
 8001c72:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8001c76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c7e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx) - ahrs->beta * s3;
 8001c82:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001c86:	edd7 7a06 	vldr	s15, [r7, #24]
 8001c8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c8e:	edd7 6a30 	vldr	s13, [r7, #192]	@ 0xc0
 8001c92:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c96:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c9a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c9e:	edd7 6a2f 	vldr	s13, [r7, #188]	@ 0xbc
 8001ca2:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ca6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001caa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cae:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001cb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cb8:	edd3 6a00 	vldr	s13, [r3]
 8001cbc:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001cc0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cc4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001cc8:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

	// Integrate quaternion rate and normalize
	q0 += qDot1 * ahrs->invSampleFreq;
 8001ccc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cce:	ed93 7a05 	vldr	s14, [r3, #20]
 8001cd2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001cd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cda:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001cde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ce2:	edc7 7a31 	vstr	s15, [r7, #196]	@ 0xc4
	q1 += qDot2 * ahrs->invSampleFreq;
 8001ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ce8:	ed93 7a05 	vldr	s14, [r3, #20]
 8001cec:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001cf0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cf4:	ed97 7a30 	vldr	s14, [r7, #192]	@ 0xc0
 8001cf8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cfc:	edc7 7a30 	vstr	s15, [r7, #192]	@ 0xc0
	q2 += qDot3 * ahrs->invSampleFreq;
 8001d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d02:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d06:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d0e:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 8001d12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d16:	edc7 7a2f 	vstr	s15, [r7, #188]	@ 0xbc
	q3 += qDot4 * ahrs->invSampleFreq;
 8001d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d1c:	ed93 7a05 	vldr	s14, [r3, #20]
 8001d20:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001d24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d28:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8001d2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d30:	edc7 7a2e 	vstr	s15, [r7, #184]	@ 0xb8

	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8001d34:	edd7 7a31 	vldr	s15, [r7, #196]	@ 0xc4
 8001d38:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001d3c:	edd7 7a30 	vldr	s15, [r7, #192]	@ 0xc0
 8001d40:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001d44:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d48:	edd7 7a2f 	vldr	s15, [r7, #188]	@ 0xbc
 8001d4c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001d50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d54:	edd7 7a2e 	vldr	s15, [r7, #184]	@ 0xb8
 8001d58:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001d5c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d60:	eeb0 0a67 	vmov.f32	s0, s15
 8001d64:	f7ff f95e 	bl	8001024 <invSqrt>
 8001d68:	ed87 0a1d 	vstr	s0, [r7, #116]	@ 0x74
	ahrs->q0 = q0 * recipNorm;
 8001d6c:	ed97 7a31 	vldr	s14, [r7, #196]	@ 0xc4
 8001d70:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001d74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d7a:	edc3 7a01 	vstr	s15, [r3, #4]
	ahrs->q1 = q1 * recipNorm;
 8001d7e:	ed97 7a30 	vldr	s14, [r7, #192]	@ 0xc0
 8001d82:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001d86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d8c:	edc3 7a02 	vstr	s15, [r3, #8]
	ahrs->q2 = q2 * recipNorm;
 8001d90:	ed97 7a2f 	vldr	s14, [r7, #188]	@ 0xbc
 8001d94:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001d98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d9e:	edc3 7a03 	vstr	s15, [r3, #12]
	ahrs->q3 = q3 * recipNorm;
 8001da2:	ed97 7a2e 	vldr	s14, [r7, #184]	@ 0xb8
 8001da6:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8001daa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db0:	edc3 7a04 	vstr	s15, [r3, #16]

	ahrs->anglesComputed = 0;
 8001db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8001dbc:	37c8      	adds	r7, #200	@ 0xc8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop

08001dc4 <Madgwick_updateIMU>:

void Madgwick_updateIMU(MadgwickAHRS *ahrs, float gx, float gy, float gz, float ax, float ay, float az) {
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b098      	sub	sp, #96	@ 0x60
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	61f8      	str	r0, [r7, #28]
 8001dcc:	ed87 0a06 	vstr	s0, [r7, #24]
 8001dd0:	edc7 0a05 	vstr	s1, [r7, #20]
 8001dd4:	ed87 1a04 	vstr	s2, [r7, #16]
 8001dd8:	edc7 1a03 	vstr	s3, [r7, #12]
 8001ddc:	ed87 2a02 	vstr	s4, [r7, #8]
 8001de0:	edc7 2a01 	vstr	s5, [r7, #4]
    float qDot1, qDot2, qDot3, qDot4;
    float _2q0, _2q1, _2q2, _2q3;
    float q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

    // Normalize accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8001de4:	edd7 7a03 	vldr	s15, [r7, #12]
 8001de8:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001dec:	edd7 7a02 	vldr	s15, [r7, #8]
 8001df0:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001df4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001df8:	edd7 7a01 	vldr	s15, [r7, #4]
 8001dfc:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001e00:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e04:	eeb0 0a67 	vmov.f32	s0, s15
 8001e08:	f7ff f90c 	bl	8001024 <invSqrt>
 8001e0c:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
    ax *= recipNorm;
 8001e10:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e14:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001e18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e1c:	edc7 7a03 	vstr	s15, [r7, #12]
    ay *= recipNorm;
 8001e20:	ed97 7a02 	vldr	s14, [r7, #8]
 8001e24:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001e28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e2c:	edc7 7a02 	vstr	s15, [r7, #8]
    az *= recipNorm;
 8001e30:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e34:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8001e38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e3c:	edc7 7a01 	vstr	s15, [r7, #4]

    // Rate of change of quaternion from gyroscope
    qDot1 = 0.5f * (-ahrs->q1 * gx - ahrs->q2 * gy - ahrs->q3 * gz);
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	edd3 7a02 	vldr	s15, [r3, #8]
 8001e46:	eeb1 7a67 	vneg.f32	s14, s15
 8001e4a:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e52:	69fb      	ldr	r3, [r7, #28]
 8001e54:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e58:	edd7 7a05 	vldr	s15, [r7, #20]
 8001e5c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e60:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e64:	69fb      	ldr	r3, [r7, #28]
 8001e66:	edd3 6a04 	vldr	s13, [r3, #16]
 8001e6a:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e76:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e7e:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    qDot2 = 0.5f * (ahrs->q0 * gx + ahrs->q2 * gz - ahrs->q3 * gy);
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	ed93 7a01 	vldr	s14, [r3, #4]
 8001e88:	edd7 7a06 	vldr	s15, [r7, #24]
 8001e8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	edd3 6a03 	vldr	s13, [r3, #12]
 8001e96:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e9a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001e9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ea2:	69fb      	ldr	r3, [r7, #28]
 8001ea4:	edd3 6a04 	vldr	s13, [r3, #16]
 8001ea8:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eb0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001eb4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001eb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001ebc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    qDot3 = 0.5f * (ahrs->q0 * gy - ahrs->q1 * gz + ahrs->q3 * gx);
 8001ec0:	69fb      	ldr	r3, [r7, #28]
 8001ec2:	ed93 7a01 	vldr	s14, [r3, #4]
 8001ec6:	edd7 7a05 	vldr	s15, [r7, #20]
 8001eca:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ece:	69fb      	ldr	r3, [r7, #28]
 8001ed0:	edd3 6a02 	vldr	s13, [r3, #8]
 8001ed4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ed8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001edc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001ee0:	69fb      	ldr	r3, [r7, #28]
 8001ee2:	edd3 6a04 	vldr	s13, [r3, #16]
 8001ee6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001eea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001eee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001ef6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001efa:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    qDot4 = 0.5f * (ahrs->q0 * gz + ahrs->q1 * gy - ahrs->q2 * gx);
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f04:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f08:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f0c:	69fb      	ldr	r3, [r7, #28]
 8001f0e:	edd3 6a02 	vldr	s13, [r3, #8]
 8001f12:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f16:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f1a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f1e:	69fb      	ldr	r3, [r7, #28]
 8001f20:	edd3 6a03 	vldr	s13, [r3, #12]
 8001f24:	edd7 7a06 	vldr	s15, [r7, #24]
 8001f28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f2c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f30:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001f34:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001f38:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    // Normalize the accelerometer measurements
    _2q0 = 2.0f * ahrs->q0;
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f42:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f46:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
    _2q1 = 2.0f * ahrs->q1;
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f50:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f54:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
    _2q2 = 2.0f * ahrs->q2;
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f5e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f62:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
    _2q3 = 2.0f * ahrs->q3;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f6c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001f70:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

    // Use accelerometer to compute error
    float axTemp = ax - (2 * ahrs->q1 * ahrs->q3 - 2 * ahrs->q0 * ahrs->q2);
 8001f74:	69fb      	ldr	r3, [r7, #28]
 8001f76:	edd3 7a02 	vldr	s15, [r3, #8]
 8001f7a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	edd3 7a04 	vldr	s15, [r3, #16]
 8001f84:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f8e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f98:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f9c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fa0:	ed97 7a03 	vldr	s14, [r7, #12]
 8001fa4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fa8:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
    float ayTemp = ay - (2 * ahrs->q0 * ahrs->q1 + 2 * ahrs->q2 * ahrs->q3);
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	edd3 7a01 	vldr	s15, [r3, #4]
 8001fb2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fbc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fc6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	edd3 7a04 	vldr	s15, [r3, #16]
 8001fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001fd8:	ed97 7a02 	vldr	s14, [r7, #8]
 8001fdc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fe0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float azTemp = az - (1 - 2 * ahrs->q1 * ahrs->q1 - 2 * ahrs->q2 * ahrs->q2);
 8001fe4:	69fb      	ldr	r3, [r7, #28]
 8001fe6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001fea:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001fee:	69fb      	ldr	r3, [r7, #28]
 8001ff0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ff4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ff8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001ffc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	edd3 7a03 	vldr	s15, [r3, #12]
 8002006:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002010:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002014:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002018:	ed97 7a01 	vldr	s14, [r7, #4]
 800201c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002020:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

    // Calculate feedback and apply correction
    s0 = _2q0 * axTemp + _2q1 * ayTemp + _2q2 * azTemp;
 8002024:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002028:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800202c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002030:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8002034:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8002038:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800203c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002040:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8002044:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002048:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800204c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002050:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    s1 = _2q0 * ayTemp - _2q1 * axTemp - _2q3 * azTemp;
 8002054:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002058:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800205c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002060:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8002064:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800206c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002070:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8002074:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8002078:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800207c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002080:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    s2 = _2q0 * azTemp - _2q2 * axTemp - _2q3 * ayTemp;
 8002084:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8002088:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800208c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002090:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8002094:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8002098:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800209c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020a0:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80020a4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80020a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020b0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    s3 = _2q1 * azTemp - _2q2 * ayTemp - _2q3 * axTemp;
 80020b4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80020b8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80020bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80020c0:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80020c4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80020c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020cc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020d0:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80020d4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80020d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020e0:	edc7 7a08 	vstr	s15, [r7, #32]

    // Apply feedback
    qDot1 -= ahrs->beta * s0;
 80020e4:	69fb      	ldr	r3, [r7, #28]
 80020e6:	ed93 7a00 	vldr	s14, [r3]
 80020ea:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80020ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020f2:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 80020f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020fa:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
    qDot2 -= ahrs->beta * s1;
 80020fe:	69fb      	ldr	r3, [r7, #28]
 8002100:	ed93 7a00 	vldr	s14, [r3]
 8002104:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8002108:	ee67 7a27 	vmul.f32	s15, s14, s15
 800210c:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8002110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002114:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
    qDot3 -= ahrs->beta * s2;
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	ed93 7a00 	vldr	s14, [r3]
 800211e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002126:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 800212a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800212e:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
    qDot4 -= ahrs->beta * s3;
 8002132:	69fb      	ldr	r3, [r7, #28]
 8002134:	ed93 7a00 	vldr	s14, [r3]
 8002138:	edd7 7a08 	vldr	s15, [r7, #32]
 800213c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002140:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8002144:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002148:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c

    // Integrate rate of change of quaternion
    ahrs->q0 += qDot1 * ahrs->invSampleFreq;
 800214c:	69fb      	ldr	r3, [r7, #28]
 800214e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	edd3 6a05 	vldr	s13, [r3, #20]
 8002158:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800215c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002160:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	edc3 7a01 	vstr	s15, [r3, #4]
    ahrs->q1 += qDot2 * ahrs->invSampleFreq;
 800216a:	69fb      	ldr	r3, [r7, #28]
 800216c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002170:	69fb      	ldr	r3, [r7, #28]
 8002172:	edd3 6a05 	vldr	s13, [r3, #20]
 8002176:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 800217a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800217e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	edc3 7a02 	vstr	s15, [r3, #8]
    ahrs->q2 += qDot3 * ahrs->invSampleFreq;
 8002188:	69fb      	ldr	r3, [r7, #28]
 800218a:	ed93 7a03 	vldr	s14, [r3, #12]
 800218e:	69fb      	ldr	r3, [r7, #28]
 8002190:	edd3 6a05 	vldr	s13, [r3, #20]
 8002194:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002198:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800219c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021a0:	69fb      	ldr	r3, [r7, #28]
 80021a2:	edc3 7a03 	vstr	s15, [r3, #12]
    ahrs->q3 += qDot4 * ahrs->invSampleFreq;
 80021a6:	69fb      	ldr	r3, [r7, #28]
 80021a8:	ed93 7a04 	vldr	s14, [r3, #16]
 80021ac:	69fb      	ldr	r3, [r7, #28]
 80021ae:	edd3 6a05 	vldr	s13, [r3, #20]
 80021b2:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80021b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	edc3 7a04 	vstr	s15, [r3, #16]

    // Normalize quaternion
    recipNorm = invSqrt(ahrs->q0 * ahrs->q0 + ahrs->q1 * ahrs->q1 + ahrs->q2 * ahrs->q2 + ahrs->q3 * ahrs->q3);
 80021c4:	69fb      	ldr	r3, [r7, #28]
 80021c6:	ed93 7a01 	vldr	s14, [r3, #4]
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80021d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	edd3 6a02 	vldr	s13, [r3, #8]
 80021da:	69fb      	ldr	r3, [r7, #28]
 80021dc:	edd3 7a02 	vldr	s15, [r3, #8]
 80021e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021e8:	69fb      	ldr	r3, [r7, #28]
 80021ea:	edd3 6a03 	vldr	s13, [r3, #12]
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80021f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80021f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	edd3 6a04 	vldr	s13, [r3, #16]
 8002202:	69fb      	ldr	r3, [r7, #28]
 8002204:	edd3 7a04 	vldr	s15, [r3, #16]
 8002208:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800220c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002210:	eeb0 0a67 	vmov.f32	s0, s15
 8002214:	f7fe ff06 	bl	8001024 <invSqrt>
 8002218:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
    ahrs->q0 *= recipNorm;
 800221c:	69fb      	ldr	r3, [r7, #28]
 800221e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002222:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002226:	ee67 7a27 	vmul.f32	s15, s14, s15
 800222a:	69fb      	ldr	r3, [r7, #28]
 800222c:	edc3 7a01 	vstr	s15, [r3, #4]
    ahrs->q1 *= recipNorm;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	ed93 7a02 	vldr	s14, [r3, #8]
 8002236:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800223a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	edc3 7a02 	vstr	s15, [r3, #8]
    ahrs->q2 *= recipNorm;
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	ed93 7a03 	vldr	s14, [r3, #12]
 800224a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800224e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	edc3 7a03 	vstr	s15, [r3, #12]
    ahrs->q3 *= recipNorm;
 8002258:	69fb      	ldr	r3, [r7, #28]
 800225a:	ed93 7a04 	vldr	s14, [r3, #16]
 800225e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002262:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	edc3 7a04 	vstr	s15, [r3, #16]

    ahrs->anglesComputed = 0;
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	2200      	movs	r2, #0
 8002270:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
}
 8002274:	bf00      	nop
 8002276:	3760      	adds	r7, #96	@ 0x60
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}
 800227c:	0000      	movs	r0, r0
	...

08002280 <Madgwick_getYaw>:
        // Compute angles
    }
    return ahrs->pitch * 57.29578f;
}

float Madgwick_getYaw(MadgwickAHRS *ahrs) {
 8002280:	b5b0      	push	{r4, r5, r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
    if (!ahrs->anglesComputed) {
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800228e:	2b00      	cmp	r3, #0
 8002290:	d15a      	bne.n	8002348 <Madgwick_getYaw+0xc8>
        // Compute angles from quaternion
        ahrs->yaw = atan2(2.0f * (ahrs->q0 * ahrs->q3 + ahrs->q1 * ahrs->q2), 1.0f - 2.0f * (ahrs->q2 * ahrs->q2 + ahrs->q3 * ahrs->q3)) * 57.29578f + 180.0f;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	ed93 7a01 	vldr	s14, [r3, #4]
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	edd3 7a04 	vldr	s15, [r3, #16]
 800229e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	edd3 6a02 	vldr	s13, [r3, #8]
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	edd3 7a03 	vldr	s15, [r3, #12]
 80022ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022ba:	ee17 0a90 	vmov	r0, s15
 80022be:	f7fe f963 	bl	8000588 <__aeabi_f2d>
 80022c2:	4604      	mov	r4, r0
 80022c4:	460d      	mov	r5, r1
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	ed93 7a03 	vldr	s14, [r3, #12]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80022d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	edd3 6a04 	vldr	s13, [r3, #16]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	edd3 7a04 	vldr	s15, [r3, #16]
 80022e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80022e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022ea:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80022ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80022f2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022f6:	ee17 0a90 	vmov	r0, s15
 80022fa:	f7fe f945 	bl	8000588 <__aeabi_f2d>
 80022fe:	4602      	mov	r2, r0
 8002300:	460b      	mov	r3, r1
 8002302:	ec43 2b11 	vmov	d1, r2, r3
 8002306:	ec45 4b10 	vmov	d0, r4, r5
 800230a:	f00c fe0f 	bl	800ef2c <atan2>
 800230e:	ec51 0b10 	vmov	r0, r1, d0
 8002312:	a314      	add	r3, pc, #80	@ (adr r3, 8002364 <Madgwick_getYaw+0xe4>)
 8002314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002318:	f7fe f98e 	bl	8000638 <__aeabi_dmul>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	f04f 0200 	mov.w	r2, #0
 8002328:	4b0d      	ldr	r3, [pc, #52]	@ (8002360 <Madgwick_getYaw+0xe0>)
 800232a:	f7fd ffcf 	bl	80002cc <__adddf3>
 800232e:	4602      	mov	r2, r0
 8002330:	460b      	mov	r3, r1
 8002332:	4610      	mov	r0, r2
 8002334:	4619      	mov	r1, r3
 8002336:	f7fe fc77 	bl	8000c28 <__aeabi_d2f>
 800233a:	4602      	mov	r2, r0
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	621a      	str	r2, [r3, #32]
        ahrs->anglesComputed = 1;  // Mark angles as computed
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    }
    return ahrs->yaw;  // Convert from radians to degrees and adjust
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6a1b      	ldr	r3, [r3, #32]
 800234c:	ee07 3a90 	vmov	s15, r3
}
 8002350:	eeb0 0a67 	vmov.f32	s0, s15
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bdb0      	pop	{r4, r5, r7, pc}
 800235a:	bf00      	nop
 800235c:	f3af 8000 	nop.w
 8002360:	40668000 	.word	0x40668000
 8002364:	20000000 	.word	0x20000000
 8002368:	404ca5dc 	.word	0x404ca5dc

0800236c <USART1_IRQHandler>:
HAL_StatusTypeDef result2;
HAL_I2C_StateTypeDef state_result;
HAL_I2C_StateTypeDef state_result2;

//Set up Interrupt handler to invoke data transmit from xbee to the board.
void USART1_IRQHandler(void) {
 800236c:	b580      	push	{r7, lr}
 800236e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart1);
 8002370:	4802      	ldr	r0, [pc, #8]	@ (800237c <USART1_IRQHandler+0x10>)
 8002372:	f007 fce3 	bl	8009d3c <HAL_UART_IRQHandler>
}
 8002376:	bf00      	nop
 8002378:	bd80      	pop	{r7, pc}
 800237a:	bf00      	nop
 800237c:	200005c4 	.word	0x200005c4

08002380 <calculate_auto_gyro_speed>:

// Auto Gyro Rotation Sensor ------------------------------------------------------------

// Speed calculation function
void calculate_auto_gyro_speed(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
    auto_gyro_rotation_rate = (pulse_count * 360) / PULSES_PER_ROTATION;
 8002384:	4b0c      	ldr	r3, [pc, #48]	@ (80023b8 <calculate_auto_gyro_speed+0x38>)
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 800238c:	fb02 f303 	mul.w	r3, r2, r3
 8002390:	4a0a      	ldr	r2, [pc, #40]	@ (80023bc <calculate_auto_gyro_speed+0x3c>)
 8002392:	fba2 2303 	umull	r2, r3, r2, r3
 8002396:	091b      	lsrs	r3, r3, #4
 8002398:	ee07 3a90 	vmov	s15, r3
 800239c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80023a0:	4b07      	ldr	r3, [pc, #28]	@ (80023c0 <calculate_auto_gyro_speed+0x40>)
 80023a2:	edc3 7a00 	vstr	s15, [r3]
    pulse_count = 0;
 80023a6:	4b04      	ldr	r3, [pc, #16]	@ (80023b8 <calculate_auto_gyro_speed+0x38>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	601a      	str	r2, [r3, #0]
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b4:	4770      	bx	lr
 80023b6:	bf00      	nop
 80023b8:	2000086c 	.word	0x2000086c
 80023bc:	88888889 	.word	0x88888889
 80023c0:	20000648 	.word	0x20000648

080023c4 <Set_Servo_Angle>:

// Servo Motor Functions -------------------------------------------------------------------------------
void Set_Servo_Angle(uint8_t angle) {
 80023c4:	b480      	push	{r7}
 80023c6:	b087      	sub	sp, #28
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	4603      	mov	r3, r0
 80023cc:	71fb      	strb	r3, [r7, #7]
    // Limit the angle between 0 and 180
    if (angle > 180) {
 80023ce:	79fb      	ldrb	r3, [r7, #7]
 80023d0:	2bb4      	cmp	r3, #180	@ 0xb4
 80023d2:	d901      	bls.n	80023d8 <Set_Servo_Angle+0x14>
        angle = 180;
 80023d4:	23b4      	movs	r3, #180	@ 0xb4
 80023d6:	71fb      	strb	r3, [r7, #7]
    }

    // Map the angle to the pulse width
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
                           ((SERVO_MAX_PULSE_WIDTH - SERVO_MIN_PULSE_WIDTH) * angle) / 180;
 80023d8:	79fa      	ldrb	r2, [r7, #7]
 80023da:	4613      	mov	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	4413      	add	r3, r2
 80023e0:	005b      	lsls	r3, r3, #1
    uint32_t pulse_width = SERVO_MIN_PULSE_WIDTH +
 80023e2:	f503 732f 	add.w	r3, r3, #700	@ 0x2bc
 80023e6:	617b      	str	r3, [r7, #20]

    // Calculate the duty cycle for the given pulse width
    uint32_t tim_period = htim2.Init.Period + 1;   // Get the timer period
 80023e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002418 <Set_Servo_Angle+0x54>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	3301      	adds	r3, #1
 80023ee:	613b      	str	r3, [r7, #16]
    uint32_t pulse = (tim_period * pulse_width) / (1000000 / SERVO_FREQUENCY);
 80023f0:	693b      	ldr	r3, [r7, #16]
 80023f2:	697a      	ldr	r2, [r7, #20]
 80023f4:	fb02 f303 	mul.w	r3, r2, r3
 80023f8:	4a08      	ldr	r2, [pc, #32]	@ (800241c <Set_Servo_Angle+0x58>)
 80023fa:	fba2 2303 	umull	r2, r3, r2, r3
 80023fe:	0b9b      	lsrs	r3, r3, #14
 8002400:	60fb      	str	r3, [r7, #12]

    // Set the pulse width to TIM2 Channel 3
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, pulse);
 8002402:	4b05      	ldr	r3, [pc, #20]	@ (8002418 <Set_Servo_Angle+0x54>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800240a:	bf00      	nop
 800240c:	371c      	adds	r7, #28
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	2000057c 	.word	0x2000057c
 800241c:	d1b71759 	.word	0xd1b71759

08002420 <Servo_Open>:

void Servo_Open(){
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(SERVO_ANGLE_OPEN);
	unsigned char num_partitions = 20;
 8002426:	2314      	movs	r3, #20
 8002428:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 800242a:	2301      	movs	r3, #1
 800242c:	607b      	str	r3, [r7, #4]
 800242e:	e013      	b.n	8002458 <Servo_Open+0x38>
		Set_Servo_Angle(SERVO_ANGLE_CLOSED + i * (SERVO_ANGLE_OPEN - SERVO_ANGLE_CLOSED) / num_partitions);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	f06f 022a 	mvn.w	r2, #42	@ 0x2a
 8002436:	fb03 f202 	mul.w	r2, r3, r2
 800243a:	78fb      	ldrb	r3, [r7, #3]
 800243c:	fb92 f3f3 	sdiv	r3, r2, r3
 8002440:	b2db      	uxtb	r3, r3
 8002442:	3b80      	subs	r3, #128	@ 0x80
 8002444:	b2db      	uxtb	r3, r3
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff ffbc 	bl	80023c4 <Set_Servo_Angle>
		HAL_Delay(25);
 800244c:	2019      	movs	r0, #25
 800244e:	f003 fc97 	bl	8005d80 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3301      	adds	r3, #1
 8002456:	607b      	str	r3, [r7, #4]
 8002458:	78fb      	ldrb	r3, [r7, #3]
 800245a:	687a      	ldr	r2, [r7, #4]
 800245c:	429a      	cmp	r2, r3
 800245e:	dde7      	ble.n	8002430 <Servo_Open+0x10>
	}
}
 8002460:	bf00      	nop
 8002462:	bf00      	nop
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <Servo_Close>:

void Servo_Close(){
 800246a:	b580      	push	{r7, lr}
 800246c:	b082      	sub	sp, #8
 800246e:	af00      	add	r7, sp, #0
//	Set_Servo_Angle(SERVO_ANGLE_CLOSED);
	unsigned char num_partitions = 20;
 8002470:	2314      	movs	r3, #20
 8002472:	70fb      	strb	r3, [r7, #3]
	for (int i = 1; i <= num_partitions; ++i){
 8002474:	2301      	movs	r3, #1
 8002476:	607b      	str	r3, [r7, #4]
 8002478:	e012      	b.n	80024a0 <Servo_Close+0x36>
		Set_Servo_Angle(SERVO_ANGLE_OPEN + i * (SERVO_ANGLE_CLOSED - SERVO_ANGLE_OPEN) / num_partitions);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	222b      	movs	r2, #43	@ 0x2b
 800247e:	fb03 f202 	mul.w	r2, r3, r2
 8002482:	78fb      	ldrb	r3, [r7, #3]
 8002484:	fb92 f3f3 	sdiv	r3, r2, r3
 8002488:	b2db      	uxtb	r3, r3
 800248a:	3355      	adds	r3, #85	@ 0x55
 800248c:	b2db      	uxtb	r3, r3
 800248e:	4618      	mov	r0, r3
 8002490:	f7ff ff98 	bl	80023c4 <Set_Servo_Angle>
		HAL_Delay(25);
 8002494:	2019      	movs	r0, #25
 8002496:	f003 fc73 	bl	8005d80 <HAL_Delay>
	for (int i = 1; i <= num_partitions; ++i){
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3301      	adds	r3, #1
 800249e:	607b      	str	r3, [r7, #4]
 80024a0:	78fb      	ldrb	r3, [r7, #3]
 80024a2:	687a      	ldr	r2, [r7, #4]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	dde8      	ble.n	800247a <Servo_Close+0x10>
	}
}
 80024a8:	bf00      	nop
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
	...

080024b4 <Servo_Init>:

void Servo_Init() {
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);  // Start PWM signal on TIM2 Channel 3
 80024b8:	2108      	movs	r1, #8
 80024ba:	4802      	ldr	r0, [pc, #8]	@ (80024c4 <Servo_Init+0x10>)
 80024bc:	f006 fd1c 	bl	8008ef8 <HAL_TIM_PWM_Start>
}
 80024c0:	bf00      	nop
 80024c2:	bd80      	pop	{r7, pc}
 80024c4:	2000057c 	.word	0x2000057c

080024c8 <time_seconds>:

// Flash Data Functions ---------------------------------------------------------------------------------
uint32_t time_seconds(uint8_t hr, uint8_t min, uint8_t sec){
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	4603      	mov	r3, r0
 80024d0:	71fb      	strb	r3, [r7, #7]
 80024d2:	460b      	mov	r3, r1
 80024d4:	71bb      	strb	r3, [r7, #6]
 80024d6:	4613      	mov	r3, r2
 80024d8:	717b      	strb	r3, [r7, #5]
	return 3600 * hr + 60 * min + sec;
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80024e0:	fb02 f103 	mul.w	r1, r2, r3
 80024e4:	79ba      	ldrb	r2, [r7, #6]
 80024e6:	4613      	mov	r3, r2
 80024e8:	011b      	lsls	r3, r3, #4
 80024ea:	1a9b      	subs	r3, r3, r2
 80024ec:	009b      	lsls	r3, r3, #2
 80024ee:	18ca      	adds	r2, r1, r3
 80024f0:	797b      	ldrb	r3, [r7, #5]
 80024f2:	4413      	add	r3, r2
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	370c      	adds	r7, #12
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr

08002500 <get_time_dif>:

int32_t get_time_dif(){
 8002500:	b598      	push	{r3, r4, r7, lr}
 8002502:	af00      	add	r7, sp, #0
	return time_seconds(mission_time_hr, mission_time_min, mission_time_sec) - time_seconds(gps_time_hr, gps_time_min, gps_time_sec);
 8002504:	4b0e      	ldr	r3, [pc, #56]	@ (8002540 <get_time_dif+0x40>)
 8002506:	f993 3000 	ldrsb.w	r3, [r3]
 800250a:	b2db      	uxtb	r3, r3
 800250c:	4a0d      	ldr	r2, [pc, #52]	@ (8002544 <get_time_dif+0x44>)
 800250e:	f992 2000 	ldrsb.w	r2, [r2]
 8002512:	b2d1      	uxtb	r1, r2
 8002514:	4a0c      	ldr	r2, [pc, #48]	@ (8002548 <get_time_dif+0x48>)
 8002516:	f992 2000 	ldrsb.w	r2, [r2]
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff ffd3 	bl	80024c8 <time_seconds>
 8002522:	4604      	mov	r4, r0
 8002524:	4b09      	ldr	r3, [pc, #36]	@ (800254c <get_time_dif+0x4c>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	4a09      	ldr	r2, [pc, #36]	@ (8002550 <get_time_dif+0x50>)
 800252a:	7811      	ldrb	r1, [r2, #0]
 800252c:	4a09      	ldr	r2, [pc, #36]	@ (8002554 <get_time_dif+0x54>)
 800252e:	7812      	ldrb	r2, [r2, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff ffc9 	bl	80024c8 <time_seconds>
 8002536:	4603      	mov	r3, r0
 8002538:	1ae3      	subs	r3, r4, r3
}
 800253a:	4618      	mov	r0, r3
 800253c:	bd98      	pop	{r3, r4, r7, pc}
 800253e:	bf00      	nop
 8002540:	2000060c 	.word	0x2000060c
 8002544:	2000060d 	.word	0x2000060d
 8002548:	2000060e 	.word	0x2000060e
 800254c:	2000064c 	.word	0x2000064c
 8002550:	2000064d 	.word	0x2000064d
 8002554:	2000064e 	.word	0x2000064e

08002558 <get_mission_time>:

void get_mission_time(){
 8002558:	b580      	push	{r7, lr}
 800255a:	b082      	sub	sp, #8
 800255c:	af00      	add	r7, sp, #0
	int32_t mission_time = (time_seconds(gps_time_hr, gps_time_min, gps_time_sec) + time_dif) % 86400;
 800255e:	4b31      	ldr	r3, [pc, #196]	@ (8002624 <get_mission_time+0xcc>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	4a31      	ldr	r2, [pc, #196]	@ (8002628 <get_mission_time+0xd0>)
 8002564:	7811      	ldrb	r1, [r2, #0]
 8002566:	4a31      	ldr	r2, [pc, #196]	@ (800262c <get_mission_time+0xd4>)
 8002568:	7812      	ldrb	r2, [r2, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7ff ffac 	bl	80024c8 <time_seconds>
 8002570:	4602      	mov	r2, r0
 8002572:	4b2f      	ldr	r3, [pc, #188]	@ (8002630 <get_mission_time+0xd8>)
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	441a      	add	r2, r3
 8002578:	4b2e      	ldr	r3, [pc, #184]	@ (8002634 <get_mission_time+0xdc>)
 800257a:	fba3 1302 	umull	r1, r3, r3, r2
 800257e:	0c1b      	lsrs	r3, r3, #16
 8002580:	492d      	ldr	r1, [pc, #180]	@ (8002638 <get_mission_time+0xe0>)
 8002582:	fb01 f303 	mul.w	r3, r1, r3
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	607b      	str	r3, [r7, #4]
	if (mission_time < 0) mission_time += 86400;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	da05      	bge.n	800259c <get_mission_time+0x44>
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8002596:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 800259a:	607b      	str	r3, [r7, #4]
	mission_time_sec = mission_time % 60;
 800259c:	687a      	ldr	r2, [r7, #4]
 800259e:	4b27      	ldr	r3, [pc, #156]	@ (800263c <get_mission_time+0xe4>)
 80025a0:	fb83 1302 	smull	r1, r3, r3, r2
 80025a4:	4413      	add	r3, r2
 80025a6:	1159      	asrs	r1, r3, #5
 80025a8:	17d3      	asrs	r3, r2, #31
 80025aa:	1ac9      	subs	r1, r1, r3
 80025ac:	460b      	mov	r3, r1
 80025ae:	011b      	lsls	r3, r3, #4
 80025b0:	1a5b      	subs	r3, r3, r1
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	1ad1      	subs	r1, r2, r3
 80025b6:	b24a      	sxtb	r2, r1
 80025b8:	4b21      	ldr	r3, [pc, #132]	@ (8002640 <get_mission_time+0xe8>)
 80025ba:	701a      	strb	r2, [r3, #0]
	mission_time -= mission_time_sec;
 80025bc:	4b20      	ldr	r3, [pc, #128]	@ (8002640 <get_mission_time+0xe8>)
 80025be:	f993 3000 	ldrsb.w	r3, [r3]
 80025c2:	461a      	mov	r2, r3
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	1a9b      	subs	r3, r3, r2
 80025c8:	607b      	str	r3, [r7, #4]
	mission_time_min = (mission_time % 3600) / 60;
 80025ca:	687a      	ldr	r2, [r7, #4]
 80025cc:	4b1d      	ldr	r3, [pc, #116]	@ (8002644 <get_mission_time+0xec>)
 80025ce:	fb83 1302 	smull	r1, r3, r3, r2
 80025d2:	4413      	add	r3, r2
 80025d4:	12d9      	asrs	r1, r3, #11
 80025d6:	17d3      	asrs	r3, r2, #31
 80025d8:	1acb      	subs	r3, r1, r3
 80025da:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80025de:	fb01 f303 	mul.w	r3, r1, r3
 80025e2:	1ad3      	subs	r3, r2, r3
 80025e4:	4a15      	ldr	r2, [pc, #84]	@ (800263c <get_mission_time+0xe4>)
 80025e6:	fb82 1203 	smull	r1, r2, r2, r3
 80025ea:	441a      	add	r2, r3
 80025ec:	1152      	asrs	r2, r2, #5
 80025ee:	17db      	asrs	r3, r3, #31
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	b25a      	sxtb	r2, r3
 80025f4:	4b14      	ldr	r3, [pc, #80]	@ (8002648 <get_mission_time+0xf0>)
 80025f6:	701a      	strb	r2, [r3, #0]
	mission_time -= mission_time_min;
 80025f8:	4b13      	ldr	r3, [pc, #76]	@ (8002648 <get_mission_time+0xf0>)
 80025fa:	f993 3000 	ldrsb.w	r3, [r3]
 80025fe:	461a      	mov	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	1a9b      	subs	r3, r3, r2
 8002604:	607b      	str	r3, [r7, #4]
	mission_time_hr = mission_time / 3600;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4a0e      	ldr	r2, [pc, #56]	@ (8002644 <get_mission_time+0xec>)
 800260a:	fb82 1203 	smull	r1, r2, r2, r3
 800260e:	441a      	add	r2, r3
 8002610:	12d2      	asrs	r2, r2, #11
 8002612:	17db      	asrs	r3, r3, #31
 8002614:	1ad3      	subs	r3, r2, r3
 8002616:	b25a      	sxtb	r2, r3
 8002618:	4b0c      	ldr	r3, [pc, #48]	@ (800264c <get_mission_time+0xf4>)
 800261a:	701a      	strb	r2, [r3, #0]
}
 800261c:	bf00      	nop
 800261e:	3708      	adds	r7, #8
 8002620:	46bd      	mov	sp, r7
 8002622:	bd80      	pop	{r7, pc}
 8002624:	2000064c 	.word	0x2000064c
 8002628:	2000064d 	.word	0x2000064d
 800262c:	2000064e 	.word	0x2000064e
 8002630:	20000864 	.word	0x20000864
 8002634:	c22e4507 	.word	0xc22e4507
 8002638:	00015180 	.word	0x00015180
 800263c:	88888889 	.word	0x88888889
 8002640:	2000060e 	.word	0x2000060e
 8002644:	91a2b3c5 	.word	0x91a2b3c5
 8002648:	2000060d 	.word	0x2000060d
 800264c:	2000060c 	.word	0x2000060c

08002650 <store_flash_data>:

void store_flash_data(){
 8002650:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002654:	b092      	sub	sp, #72	@ 0x48
 8002656:	af00      	add	r7, sp, #0
	// Store altitude offset, magnetic offsets, mission time
	HAL_FLASH_Unlock();
 8002658:	f003 fdae 	bl	80061b8 <HAL_FLASH_Unlock>

	FLASH_Erase_Sector(SECTOR, FLASH_VOLTAGE_RANGE_2);
 800265c:	2101      	movs	r1, #1
 800265e:	200b      	movs	r0, #11
 8002660:	f003 ff1c 	bl	800649c <FLASH_Erase_Sector>
	HAL_Delay(100);
 8002664:	2064      	movs	r0, #100	@ 0x64
 8002666:	f003 fb8b 	bl	8005d80 <HAL_Delay>

	uint32_t altitude_offset_bits, mag_x_offset_bits, mag_y_offset_bits, mag_z_offset_bits, apogee_altitude_bits;
	uint32_t payload_released_bits = payload_released ? 1 : 0;
 800266a:	4b54      	ldr	r3, [pc, #336]	@ (80027bc <store_flash_data+0x16c>)
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	2b00      	cmp	r3, #0
 8002670:	bf14      	ite	ne
 8002672:	2301      	movne	r3, #1
 8002674:	2300      	moveq	r3, #0
 8002676:	b2db      	uxtb	r3, r3
 8002678:	643b      	str	r3, [r7, #64]	@ 0x40

	// Copy the float data into the 32-bit unsigned integer variables
	if (!isnan(altitude_offset)){
 800267a:	4b51      	ldr	r3, [pc, #324]	@ (80027c0 <store_flash_data+0x170>)
 800267c:	edd3 7a00 	vldr	s15, [r3]
 8002680:	eef4 7a67 	vcmp.f32	s15, s15
 8002684:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002688:	d602      	bvs.n	8002690 <store_flash_data+0x40>
		memcpy(&altitude_offset_bits, &altitude_offset, sizeof(altitude_offset));
 800268a:	4b4d      	ldr	r3, [pc, #308]	@ (80027c0 <store_flash_data+0x170>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	}
	if (!isnan(mag_x_offset)){
 8002690:	4b4c      	ldr	r3, [pc, #304]	@ (80027c4 <store_flash_data+0x174>)
 8002692:	edd3 7a00 	vldr	s15, [r3]
 8002696:	eef4 7a67 	vcmp.f32	s15, s15
 800269a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800269e:	d602      	bvs.n	80026a6 <store_flash_data+0x56>
		memcpy(&mag_x_offset_bits, &mag_x_offset, sizeof(mag_x_offset));
 80026a0:	4b48      	ldr	r3, [pc, #288]	@ (80027c4 <store_flash_data+0x174>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	63bb      	str	r3, [r7, #56]	@ 0x38
	}
	if (!isnan(mag_y_offset)){
 80026a6:	4b48      	ldr	r3, [pc, #288]	@ (80027c8 <store_flash_data+0x178>)
 80026a8:	edd3 7a00 	vldr	s15, [r3]
 80026ac:	eef4 7a67 	vcmp.f32	s15, s15
 80026b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b4:	d602      	bvs.n	80026bc <store_flash_data+0x6c>
		memcpy(&mag_y_offset_bits, &mag_y_offset, sizeof(mag_y_offset));
 80026b6:	4b44      	ldr	r3, [pc, #272]	@ (80027c8 <store_flash_data+0x178>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	637b      	str	r3, [r7, #52]	@ 0x34
	}
	if (!isnan(mag_z_offset)){
 80026bc:	4b43      	ldr	r3, [pc, #268]	@ (80027cc <store_flash_data+0x17c>)
 80026be:	edd3 7a00 	vldr	s15, [r3]
 80026c2:	eef4 7a67 	vcmp.f32	s15, s15
 80026c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026ca:	d602      	bvs.n	80026d2 <store_flash_data+0x82>
		memcpy(&mag_z_offset_bits, &mag_z_offset, sizeof(mag_z_offset));
 80026cc:	4b3f      	ldr	r3, [pc, #252]	@ (80027cc <store_flash_data+0x17c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	memcpy(&apogee_altitude_bits, &apogee_altitude, sizeof(apogee_altitude));
 80026d2:	4b3f      	ldr	r3, [pc, #252]	@ (80027d0 <store_flash_data+0x180>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	62fb      	str	r3, [r7, #44]	@ 0x2c

	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_ALTITUDE_OFFSET_ADDRESS, altitude_offset_bits);
 80026d8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80026da:	2200      	movs	r2, #0
 80026dc:	461c      	mov	r4, r3
 80026de:	4615      	mov	r5, r2
 80026e0:	4622      	mov	r2, r4
 80026e2:	462b      	mov	r3, r5
 80026e4:	493b      	ldr	r1, [pc, #236]	@ (80027d4 <store_flash_data+0x184>)
 80026e6:	2002      	movs	r0, #2
 80026e8:	f003 fd12 	bl	8006110 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_X_OFFSET_ADDRESS, mag_x_offset_bits);
 80026ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80026ee:	2200      	movs	r2, #0
 80026f0:	4698      	mov	r8, r3
 80026f2:	4691      	mov	r9, r2
 80026f4:	4642      	mov	r2, r8
 80026f6:	464b      	mov	r3, r9
 80026f8:	4937      	ldr	r1, [pc, #220]	@ (80027d8 <store_flash_data+0x188>)
 80026fa:	2002      	movs	r0, #2
 80026fc:	f003 fd08 	bl	8006110 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Y_OFFSET_ADDRESS, mag_y_offset_bits);
 8002700:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002702:	2200      	movs	r2, #0
 8002704:	469a      	mov	sl, r3
 8002706:	4693      	mov	fp, r2
 8002708:	4652      	mov	r2, sl
 800270a:	465b      	mov	r3, fp
 800270c:	4933      	ldr	r1, [pc, #204]	@ (80027dc <store_flash_data+0x18c>)
 800270e:	2002      	movs	r0, #2
 8002710:	f003 fcfe 	bl	8006110 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_MAG_Z_OFFSET_ADDRESS, mag_z_offset_bits);
 8002714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002716:	2200      	movs	r2, #0
 8002718:	623b      	str	r3, [r7, #32]
 800271a:	627a      	str	r2, [r7, #36]	@ 0x24
 800271c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002720:	492f      	ldr	r1, [pc, #188]	@ (80027e0 <store_flash_data+0x190>)
 8002722:	2002      	movs	r0, #2
 8002724:	f003 fcf4 	bl	8006110 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_TIME_DIF_ADDRESS, get_time_dif());
 8002728:	f7ff feea 	bl	8002500 <get_time_dif>
 800272c:	4603      	mov	r3, r0
 800272e:	17da      	asrs	r2, r3, #31
 8002730:	61bb      	str	r3, [r7, #24]
 8002732:	61fa      	str	r2, [r7, #28]
 8002734:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002738:	492a      	ldr	r1, [pc, #168]	@ (80027e4 <store_flash_data+0x194>)
 800273a:	2002      	movs	r0, #2
 800273c:	f003 fce8 	bl	8006110 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_APOGEE_ALT_ADDRESS, apogee_altitude_bits);
 8002740:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002742:	2200      	movs	r2, #0
 8002744:	613b      	str	r3, [r7, #16]
 8002746:	617a      	str	r2, [r7, #20]
 8002748:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800274c:	4926      	ldr	r1, [pc, #152]	@ (80027e8 <store_flash_data+0x198>)
 800274e:	2002      	movs	r0, #2
 8002750:	f003 fcde 	bl	8006110 <HAL_FLASH_Program>
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, FLASH_PAYLOAD_RELEASED_ADDRESS, payload_released_bits);
 8002754:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002756:	2200      	movs	r2, #0
 8002758:	60bb      	str	r3, [r7, #8]
 800275a:	60fa      	str	r2, [r7, #12]
 800275c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002760:	4922      	ldr	r1, [pc, #136]	@ (80027ec <store_flash_data+0x19c>)
 8002762:	2002      	movs	r0, #2
 8002764:	f003 fcd4 	bl	8006110 <HAL_FLASH_Program>

	for (uint16_t i = 0; i < 14; i++) {
 8002768:	2300      	movs	r3, #0
 800276a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800276e:	e016      	b.n	800279e <store_flash_data+0x14e>
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, FLASH_STATE_ADDRESS + i, state[i]);
 8002770:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8002774:	4b1e      	ldr	r3, [pc, #120]	@ (80027f0 <store_flash_data+0x1a0>)
 8002776:	4413      	add	r3, r2
 8002778:	4619      	mov	r1, r3
 800277a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800277e:	4a1d      	ldr	r2, [pc, #116]	@ (80027f4 <store_flash_data+0x1a4>)
 8002780:	5cd3      	ldrb	r3, [r2, r3]
 8002782:	b2db      	uxtb	r3, r3
 8002784:	2200      	movs	r2, #0
 8002786:	603b      	str	r3, [r7, #0]
 8002788:	607a      	str	r2, [r7, #4]
 800278a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800278e:	2000      	movs	r0, #0
 8002790:	f003 fcbe 	bl	8006110 <HAL_FLASH_Program>
	for (uint16_t i = 0; i < 14; i++) {
 8002794:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8002798:	3301      	adds	r3, #1
 800279a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800279e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80027a2:	2b0d      	cmp	r3, #13
 80027a4:	d9e4      	bls.n	8002770 <store_flash_data+0x120>
	}
	HAL_Delay(100);
 80027a6:	2064      	movs	r0, #100	@ 0x64
 80027a8:	f003 faea 	bl	8005d80 <HAL_Delay>

	HAL_FLASH_Lock();
 80027ac:	f003 fd26 	bl	80061fc <HAL_FLASH_Lock>
}
 80027b0:	bf00      	nop
 80027b2:	3748      	adds	r7, #72	@ 0x48
 80027b4:	46bd      	mov	sp, r7
 80027b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80027ba:	bf00      	nop
 80027bc:	20000b1c 	.word	0x20000b1c
 80027c0:	20000a0c 	.word	0x20000a0c
 80027c4:	200009f0 	.word	0x200009f0
 80027c8:	200009f4 	.word	0x200009f4
 80027cc:	200009f8 	.word	0x200009f8
 80027d0:	20000b18 	.word	0x20000b18
 80027d4:	080e0000 	.word	0x080e0000
 80027d8:	080e0004 	.word	0x080e0004
 80027dc:	080e0008 	.word	0x080e0008
 80027e0:	080e000c 	.word	0x080e000c
 80027e4:	080e0010 	.word	0x080e0010
 80027e8:	080e0014 	.word	0x080e0014
 80027ec:	080e0018 	.word	0x080e0018
 80027f0:	080e001c 	.word	0x080e001c
 80027f4:	20000008 	.word	0x20000008

080027f8 <load_flash_data>:

void load_flash_data(){
 80027f8:	b590      	push	{r4, r7, lr}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
	HAL_FLASH_Unlock();
 80027fe:	f003 fcdb 	bl	80061b8 <HAL_FLASH_Unlock>

//	altitude_offset = * (float*) FLASH_ALTITUDE_OFFSET_ADDRESS;
//	mag_x_offset = *(float*)FLASH_MAG_X_OFFSET_ADDRESS;
//	mag_y_offset = * (float*) FLASH_MAG_Y_OFFSET_ADDRESS;
//	mag_z_offset = * (float*) FLASH_MAG_Z_OFFSET_ADDRESS;
	memcpy(&altitude_offset, (float*)FLASH_ALTITUDE_OFFSET_ADDRESS, sizeof(float));
 8002802:	4b18      	ldr	r3, [pc, #96]	@ (8002864 <load_flash_data+0x6c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	4a18      	ldr	r2, [pc, #96]	@ (8002868 <load_flash_data+0x70>)
 8002808:	6013      	str	r3, [r2, #0]
	memcpy(&mag_x_offset, (float*)FLASH_MAG_X_OFFSET_ADDRESS, sizeof(float));
 800280a:	4b18      	ldr	r3, [pc, #96]	@ (800286c <load_flash_data+0x74>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a18      	ldr	r2, [pc, #96]	@ (8002870 <load_flash_data+0x78>)
 8002810:	6013      	str	r3, [r2, #0]
	memcpy(&mag_y_offset, (float*)FLASH_MAG_Y_OFFSET_ADDRESS, sizeof(float));
 8002812:	4b18      	ldr	r3, [pc, #96]	@ (8002874 <load_flash_data+0x7c>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a18      	ldr	r2, [pc, #96]	@ (8002878 <load_flash_data+0x80>)
 8002818:	6013      	str	r3, [r2, #0]
	memcpy(&mag_z_offset, (float*)FLASH_MAG_Z_OFFSET_ADDRESS, sizeof(float));
 800281a:	4b18      	ldr	r3, [pc, #96]	@ (800287c <load_flash_data+0x84>)
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	4a18      	ldr	r2, [pc, #96]	@ (8002880 <load_flash_data+0x88>)
 8002820:	6013      	str	r3, [r2, #0]
	memcpy(&time_dif, (int32_t*)FLASH_TIME_DIF_ADDRESS, sizeof(int32_t));
 8002822:	4b18      	ldr	r3, [pc, #96]	@ (8002884 <load_flash_data+0x8c>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a18      	ldr	r2, [pc, #96]	@ (8002888 <load_flash_data+0x90>)
 8002828:	6013      	str	r3, [r2, #0]
	memcpy(&apogee_altitude, (float*)FLASH_APOGEE_ALT_ADDRESS, sizeof(float));
 800282a:	4b18      	ldr	r3, [pc, #96]	@ (800288c <load_flash_data+0x94>)
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	4a18      	ldr	r2, [pc, #96]	@ (8002890 <load_flash_data+0x98>)
 8002830:	6013      	str	r3, [r2, #0]

	uint32_t readWord;
	memcpy(&readWord, (uint32_t*)FLASH_PAYLOAD_RELEASED_ADDRESS, sizeof(uint32_t));
 8002832:	4b18      	ldr	r3, [pc, #96]	@ (8002894 <load_flash_data+0x9c>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	607b      	str	r3, [r7, #4]
	payload_released = (readWord != 0);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2b00      	cmp	r3, #0
 800283c:	bf14      	ite	ne
 800283e:	2301      	movne	r3, #1
 8002840:	2300      	moveq	r3, #0
 8002842:	b2db      	uxtb	r3, r3
 8002844:	461a      	mov	r2, r3
 8002846:	4b14      	ldr	r3, [pc, #80]	@ (8002898 <load_flash_data+0xa0>)
 8002848:	701a      	strb	r2, [r3, #0]

	memcpy(state, (uint8_t*)FLASH_STATE_ADDRESS, 14);
 800284a:	4a14      	ldr	r2, [pc, #80]	@ (800289c <load_flash_data+0xa4>)
 800284c:	4b14      	ldr	r3, [pc, #80]	@ (80028a0 <load_flash_data+0xa8>)
 800284e:	4614      	mov	r4, r2
 8002850:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002852:	c407      	stmia	r4!, {r0, r1, r2}
 8002854:	8023      	strh	r3, [r4, #0]

	HAL_FLASH_Lock();
 8002856:	f003 fcd1 	bl	80061fc <HAL_FLASH_Lock>
}
 800285a:	bf00      	nop
 800285c:	370c      	adds	r7, #12
 800285e:	46bd      	mov	sp, r7
 8002860:	bd90      	pop	{r4, r7, pc}
 8002862:	bf00      	nop
 8002864:	080e0000 	.word	0x080e0000
 8002868:	20000a0c 	.word	0x20000a0c
 800286c:	080e0004 	.word	0x080e0004
 8002870:	200009f0 	.word	0x200009f0
 8002874:	080e0008 	.word	0x080e0008
 8002878:	200009f4 	.word	0x200009f4
 800287c:	080e000c 	.word	0x080e000c
 8002880:	200009f8 	.word	0x200009f8
 8002884:	080e0010 	.word	0x080e0010
 8002888:	20000864 	.word	0x20000864
 800288c:	080e0014 	.word	0x080e0014
 8002890:	20000b18 	.word	0x20000b18
 8002894:	080e0018 	.word	0x080e0018
 8002898:	20000b1c 	.word	0x20000b1c
 800289c:	20000008 	.word	0x20000008
 80028a0:	080e001c 	.word	0x080e001c

080028a4 <set_gps>:

// Sensor Read Functions -----------------------------------------------------------------------------
uint8_t set_gps(char* buf, uint8_t order){
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	460b      	mov	r3, r1
 80028ae:	70fb      	strb	r3, [r7, #3]
	char tmp[2];

	if(strlen(buf)==0)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	781b      	ldrb	r3, [r3, #0]
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d101      	bne.n	80028bc <set_gps+0x18>
		return 0;
 80028b8:	2300      	movs	r3, #0
 80028ba:	e0c8      	b.n	8002a4e <set_gps+0x1aa>

	switch(order) {
 80028bc:	78fb      	ldrb	r3, [r7, #3]
 80028be:	2b09      	cmp	r3, #9
 80028c0:	f200 80bd 	bhi.w	8002a3e <set_gps+0x19a>
 80028c4:	a201      	add	r2, pc, #4	@ (adr r2, 80028cc <set_gps+0x28>)
 80028c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028ca:	bf00      	nop
 80028cc:	080028f5 	.word	0x080028f5
 80028d0:	0800292d 	.word	0x0800292d
 80028d4:	08002981 	.word	0x08002981
 80028d8:	080029a9 	.word	0x080029a9
 80028dc:	080029cb 	.word	0x080029cb
 80028e0:	080029f3 	.word	0x080029f3
 80028e4:	08002a3f 	.word	0x08002a3f
 80028e8:	08002a15 	.word	0x08002a15
 80028ec:	08002a3f 	.word	0x08002a3f
 80028f0:	08002a25 	.word	0x08002a25
	case 0: //STATUS
		if (strlen(buf)<5 || buf[0] != 'G' || buf[2] != 'G' || buf[3] != 'G' || buf[4] != 'A'){
 80028f4:	6878      	ldr	r0, [r7, #4]
 80028f6:	f7fd fcdb 	bl	80002b0 <strlen>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b04      	cmp	r3, #4
 80028fe:	d913      	bls.n	8002928 <set_gps+0x84>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	2b47      	cmp	r3, #71	@ 0x47
 8002906:	d10f      	bne.n	8002928 <set_gps+0x84>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	3302      	adds	r3, #2
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	2b47      	cmp	r3, #71	@ 0x47
 8002910:	d10a      	bne.n	8002928 <set_gps+0x84>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	3303      	adds	r3, #3
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b47      	cmp	r3, #71	@ 0x47
 800291a:	d105      	bne.n	8002928 <set_gps+0x84>
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	3304      	adds	r3, #4
 8002920:	781b      	ldrb	r3, [r3, #0]
 8002922:	2b41      	cmp	r3, #65	@ 0x41
 8002924:	f000 808d 	beq.w	8002a42 <set_gps+0x19e>
			return 1;
 8002928:	2301      	movs	r3, #1
 800292a:	e090      	b.n	8002a4e <set_gps+0x1aa>
		}
		break;
	case 1: //TIME
		memcpy(tmp, &buf[0], 2);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	881b      	ldrh	r3, [r3, #0]
 8002930:	b29b      	uxth	r3, r3
 8002932:	81bb      	strh	r3, [r7, #12]
		gps_time_hr = atoi(tmp);
 8002934:	f107 030c 	add.w	r3, r7, #12
 8002938:	4618      	mov	r0, r3
 800293a:	f008 f94c 	bl	800abd6 <atoi>
 800293e:	4603      	mov	r3, r0
 8002940:	b2da      	uxtb	r2, r3
 8002942:	4b45      	ldr	r3, [pc, #276]	@ (8002a58 <set_gps+0x1b4>)
 8002944:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[2], 2);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3302      	adds	r3, #2
 800294a:	881b      	ldrh	r3, [r3, #0]
 800294c:	b29b      	uxth	r3, r3
 800294e:	81bb      	strh	r3, [r7, #12]
		gps_time_min = atoi(tmp);
 8002950:	f107 030c 	add.w	r3, r7, #12
 8002954:	4618      	mov	r0, r3
 8002956:	f008 f93e 	bl	800abd6 <atoi>
 800295a:	4603      	mov	r3, r0
 800295c:	b2da      	uxtb	r2, r3
 800295e:	4b3f      	ldr	r3, [pc, #252]	@ (8002a5c <set_gps+0x1b8>)
 8002960:	701a      	strb	r2, [r3, #0]
		memcpy(tmp, &buf[4], 2);
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	3304      	adds	r3, #4
 8002966:	881b      	ldrh	r3, [r3, #0]
 8002968:	b29b      	uxth	r3, r3
 800296a:	81bb      	strh	r3, [r7, #12]
		gps_time_sec = atoi(tmp);
 800296c:	f107 030c 	add.w	r3, r7, #12
 8002970:	4618      	mov	r0, r3
 8002972:	f008 f930 	bl	800abd6 <atoi>
 8002976:	4603      	mov	r3, r0
 8002978:	b2da      	uxtb	r2, r3
 800297a:	4b39      	ldr	r3, [pc, #228]	@ (8002a60 <set_gps+0x1bc>)
 800297c:	701a      	strb	r2, [r3, #0]

		break;
 800297e:	e065      	b.n	8002a4c <set_gps+0x1a8>
	case 2: //LATITUDE
		gps_latitude = atof(buf) / 100;
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f008 f925 	bl	800abd0 <atof>
 8002986:	ec51 0b10 	vmov	r0, r1, d0
 800298a:	f04f 0200 	mov.w	r2, #0
 800298e:	4b35      	ldr	r3, [pc, #212]	@ (8002a64 <set_gps+0x1c0>)
 8002990:	f7fd ff7c 	bl	800088c <__aeabi_ddiv>
 8002994:	4602      	mov	r2, r0
 8002996:	460b      	mov	r3, r1
 8002998:	4610      	mov	r0, r2
 800299a:	4619      	mov	r1, r3
 800299c:	f7fe f944 	bl	8000c28 <__aeabi_d2f>
 80029a0:	4603      	mov	r3, r0
 80029a2:	4a31      	ldr	r2, [pc, #196]	@ (8002a68 <set_gps+0x1c4>)
 80029a4:	6013      	str	r3, [r2, #0]
		break;
 80029a6:	e051      	b.n	8002a4c <set_gps+0x1a8>
	case 3: //LATITUDE_DIR
		gps_lat_dir = *buf;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	781a      	ldrb	r2, [r3, #0]
 80029ac:	4b2f      	ldr	r3, [pc, #188]	@ (8002a6c <set_gps+0x1c8>)
 80029ae:	701a      	strb	r2, [r3, #0]
		if (gps_lat_dir == 'S') {
 80029b0:	4b2e      	ldr	r3, [pc, #184]	@ (8002a6c <set_gps+0x1c8>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	2b53      	cmp	r3, #83	@ 0x53
 80029b6:	d146      	bne.n	8002a46 <set_gps+0x1a2>
			gps_latitude*= -1;
 80029b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002a68 <set_gps+0x1c4>)
 80029ba:	edd3 7a00 	vldr	s15, [r3]
 80029be:	eef1 7a67 	vneg.f32	s15, s15
 80029c2:	4b29      	ldr	r3, [pc, #164]	@ (8002a68 <set_gps+0x1c4>)
 80029c4:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 80029c8:	e03d      	b.n	8002a46 <set_gps+0x1a2>
	case 4: //LONGITUDE
		gps_longitude = atof(buf) / 100;
 80029ca:	6878      	ldr	r0, [r7, #4]
 80029cc:	f008 f900 	bl	800abd0 <atof>
 80029d0:	ec51 0b10 	vmov	r0, r1, d0
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	4b22      	ldr	r3, [pc, #136]	@ (8002a64 <set_gps+0x1c0>)
 80029da:	f7fd ff57 	bl	800088c <__aeabi_ddiv>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	4610      	mov	r0, r2
 80029e4:	4619      	mov	r1, r3
 80029e6:	f7fe f91f 	bl	8000c28 <__aeabi_d2f>
 80029ea:	4603      	mov	r3, r0
 80029ec:	4a20      	ldr	r2, [pc, #128]	@ (8002a70 <set_gps+0x1cc>)
 80029ee:	6013      	str	r3, [r2, #0]
		break;
 80029f0:	e02c      	b.n	8002a4c <set_gps+0x1a8>
	case 5: //LONGITUDE DIR
		gps_long_dir = *buf;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	781a      	ldrb	r2, [r3, #0]
 80029f6:	4b1f      	ldr	r3, [pc, #124]	@ (8002a74 <set_gps+0x1d0>)
 80029f8:	701a      	strb	r2, [r3, #0]
		if (gps_long_dir == 'W') {
 80029fa:	4b1e      	ldr	r3, [pc, #120]	@ (8002a74 <set_gps+0x1d0>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b57      	cmp	r3, #87	@ 0x57
 8002a00:	d123      	bne.n	8002a4a <set_gps+0x1a6>
			gps_longitude*= -1;
 8002a02:	4b1b      	ldr	r3, [pc, #108]	@ (8002a70 <set_gps+0x1cc>)
 8002a04:	edd3 7a00 	vldr	s15, [r3]
 8002a08:	eef1 7a67 	vneg.f32	s15, s15
 8002a0c:	4b18      	ldr	r3, [pc, #96]	@ (8002a70 <set_gps+0x1cc>)
 8002a0e:	edc3 7a00 	vstr	s15, [r3]
		}
		break;
 8002a12:	e01a      	b.n	8002a4a <set_gps+0x1a6>
	case 7: //SATS
		gps_sats = atoi(buf);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f008 f8de 	bl	800abd6 <atoi>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	b2da      	uxtb	r2, r3
 8002a1e:	4b16      	ldr	r3, [pc, #88]	@ (8002a78 <set_gps+0x1d4>)
 8002a20:	701a      	strb	r2, [r3, #0]
		break;
 8002a22:	e013      	b.n	8002a4c <set_gps+0x1a8>
	case 9: //ALTITUDE
		gps_altitude = atof(buf);
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	f008 f8d3 	bl	800abd0 <atof>
 8002a2a:	ec53 2b10 	vmov	r2, r3, d0
 8002a2e:	4610      	mov	r0, r2
 8002a30:	4619      	mov	r1, r3
 8002a32:	f7fe f8f9 	bl	8000c28 <__aeabi_d2f>
 8002a36:	4603      	mov	r3, r0
 8002a38:	4a10      	ldr	r2, [pc, #64]	@ (8002a7c <set_gps+0x1d8>)
 8002a3a:	6013      	str	r3, [r2, #0]
		break;
 8002a3c:	e006      	b.n	8002a4c <set_gps+0x1a8>
	default:
		break;
 8002a3e:	bf00      	nop
 8002a40:	e004      	b.n	8002a4c <set_gps+0x1a8>
		break;
 8002a42:	bf00      	nop
 8002a44:	e002      	b.n	8002a4c <set_gps+0x1a8>
		break;
 8002a46:	bf00      	nop
 8002a48:	e000      	b.n	8002a4c <set_gps+0x1a8>
		break;
 8002a4a:	bf00      	nop
	}

	return 0;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	2000064c 	.word	0x2000064c
 8002a5c:	2000064d 	.word	0x2000064d
 8002a60:	2000064e 	.word	0x2000064e
 8002a64:	40590000 	.word	0x40590000
 8002a68:	20000654 	.word	0x20000654
 8002a6c:	2000085f 	.word	0x2000085f
 8002a70:	20000658 	.word	0x20000658
 8002a74:	20000860 	.word	0x20000860
 8002a78:	2000065c 	.word	0x2000065c
 8002a7c:	20000650 	.word	0x20000650

08002a80 <parse_nmea>:

bool parse_nmea(char *buf){
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
	uint8_t i;
	uint8_t last = 0;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	73bb      	strb	r3, [r7, #14]
	uint8_t order = 0;
 8002a8c:	2300      	movs	r3, #0
 8002a8e:	737b      	strb	r3, [r7, #13]

	for(i=0; i<255;i++){
 8002a90:	2300      	movs	r3, #0
 8002a92:	73fb      	strb	r3, [r7, #15]
 8002a94:	e032      	b.n	8002afc <parse_nmea+0x7c>
		if ( buf[i] == 44 ){
 8002a96:	7bfb      	ldrb	r3, [r7, #15]
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	4413      	add	r3, r2
 8002a9c:	781b      	ldrb	r3, [r3, #0]
 8002a9e:	2b2c      	cmp	r3, #44	@ 0x2c
 8002aa0:	d123      	bne.n	8002aea <parse_nmea+0x6a>
			if (last != i){
 8002aa2:	7bba      	ldrb	r2, [r7, #14]
 8002aa4:	7bfb      	ldrb	r3, [r7, #15]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d018      	beq.n	8002adc <parse_nmea+0x5c>
				memset(parse_buf, '\000', sizeof parse_buf);
 8002aaa:	22ff      	movs	r2, #255	@ 0xff
 8002aac:	2100      	movs	r1, #0
 8002aae:	4818      	ldr	r0, [pc, #96]	@ (8002b10 <parse_nmea+0x90>)
 8002ab0:	f009 fcbb 	bl	800c42a <memset>
				memcpy(parse_buf, &buf[last], i-last);
 8002ab4:	7bbb      	ldrb	r3, [r7, #14]
 8002ab6:	687a      	ldr	r2, [r7, #4]
 8002ab8:	18d1      	adds	r1, r2, r3
 8002aba:	7bfa      	ldrb	r2, [r7, #15]
 8002abc:	7bbb      	ldrb	r3, [r7, #14]
 8002abe:	1ad3      	subs	r3, r2, r3
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4813      	ldr	r0, [pc, #76]	@ (8002b10 <parse_nmea+0x90>)
 8002ac4:	f009 fd79 	bl	800c5ba <memcpy>
				if(set_gps(parse_buf, order)){
 8002ac8:	7b7b      	ldrb	r3, [r7, #13]
 8002aca:	4619      	mov	r1, r3
 8002acc:	4810      	ldr	r0, [pc, #64]	@ (8002b10 <parse_nmea+0x90>)
 8002ace:	f7ff fee9 	bl	80028a4 <set_gps>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	d001      	beq.n	8002adc <parse_nmea+0x5c>
					return false;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	e015      	b.n	8002b08 <parse_nmea+0x88>
				}
			}
			last = i + 1;
 8002adc:	7bfb      	ldrb	r3, [r7, #15]
 8002ade:	3301      	adds	r3, #1
 8002ae0:	73bb      	strb	r3, [r7, #14]
			order = order + 1;
 8002ae2:	7b7b      	ldrb	r3, [r7, #13]
 8002ae4:	3301      	adds	r3, #1
 8002ae6:	737b      	strb	r3, [r7, #13]
 8002ae8:	e005      	b.n	8002af6 <parse_nmea+0x76>
		} else if (buf[i] == 42) {
 8002aea:	7bfb      	ldrb	r3, [r7, #15]
 8002aec:	687a      	ldr	r2, [r7, #4]
 8002aee:	4413      	add	r3, r2
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002af4:	d006      	beq.n	8002b04 <parse_nmea+0x84>
	for(i=0; i<255;i++){
 8002af6:	7bfb      	ldrb	r3, [r7, #15]
 8002af8:	3301      	adds	r3, #1
 8002afa:	73fb      	strb	r3, [r7, #15]
 8002afc:	7bfb      	ldrb	r3, [r7, #15]
 8002afe:	2bff      	cmp	r3, #255	@ 0xff
 8002b00:	d1c9      	bne.n	8002a96 <parse_nmea+0x16>
 8002b02:	e000      	b.n	8002b06 <parse_nmea+0x86>
			break;
 8002b04:	bf00      	nop
		}
	}

	return true;
 8002b06:	2301      	movs	r3, #1
}
 8002b08:	4618      	mov	r0, r3
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}
 8002b10:	20000760 	.word	0x20000760
 8002b14:	00000000 	.word	0x00000000

08002b18 <calculate_altitude>:

float calculate_altitude(float pressure) {
 8002b18:	b5b0      	push	{r4, r5, r7, lr}
 8002b1a:	b082      	sub	sp, #8
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	ed87 0a01 	vstr	s0, [r7, #4]
	return 44330.77 * (1 - powf(pressure / 101.326, 0.1902632)) + altitude_offset;
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7fd fd30 	bl	8000588 <__aeabi_f2d>
 8002b28:	a323      	add	r3, pc, #140	@ (adr r3, 8002bb8 <calculate_altitude+0xa0>)
 8002b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b2e:	f7fd fead 	bl	800088c <__aeabi_ddiv>
 8002b32:	4602      	mov	r2, r0
 8002b34:	460b      	mov	r3, r1
 8002b36:	4610      	mov	r0, r2
 8002b38:	4619      	mov	r1, r3
 8002b3a:	f7fe f875 	bl	8000c28 <__aeabi_d2f>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 8002bb0 <calculate_altitude+0x98>
 8002b44:	ee00 3a10 	vmov	s0, r3
 8002b48:	f00c fa1e 	bl	800ef88 <powf>
 8002b4c:	eef0 7a40 	vmov.f32	s15, s0
 8002b50:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002b54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b58:	ee17 0a90 	vmov	r0, s15
 8002b5c:	f7fd fd14 	bl	8000588 <__aeabi_f2d>
 8002b60:	a311      	add	r3, pc, #68	@ (adr r3, 8002ba8 <calculate_altitude+0x90>)
 8002b62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b66:	f7fd fd67 	bl	8000638 <__aeabi_dmul>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	4614      	mov	r4, r2
 8002b70:	461d      	mov	r5, r3
 8002b72:	4b10      	ldr	r3, [pc, #64]	@ (8002bb4 <calculate_altitude+0x9c>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fd fd06 	bl	8000588 <__aeabi_f2d>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	460b      	mov	r3, r1
 8002b80:	4620      	mov	r0, r4
 8002b82:	4629      	mov	r1, r5
 8002b84:	f7fd fba2 	bl	80002cc <__adddf3>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	4610      	mov	r0, r2
 8002b8e:	4619      	mov	r1, r3
 8002b90:	f7fe f84a 	bl	8000c28 <__aeabi_d2f>
 8002b94:	4603      	mov	r3, r0
 8002b96:	ee07 3a90 	vmov	s15, r3
}
 8002b9a:	eeb0 0a67 	vmov.f32	s0, s15
 8002b9e:	3708      	adds	r7, #8
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	bdb0      	pop	{r4, r5, r7, pc}
 8002ba4:	f3af 8000 	nop.w
 8002ba8:	a3d70a3d 	.word	0xa3d70a3d
 8002bac:	40e5a558 	.word	0x40e5a558
 8002bb0:	3e42d45b 	.word	0x3e42d45b
 8002bb4:	20000a0c 	.word	0x20000a0c
 8002bb8:	2f1a9fbe 	.word	0x2f1a9fbe
 8002bbc:	405954dd 	.word	0x405954dd

08002bc0 <read_MMC5603>:

void read_MMC5603(void) {
 8002bc0:	b5b0      	push	{r4, r5, r7, lr}
 8002bc2:	b08a      	sub	sp, #40	@ 0x28
 8002bc4:	af02      	add	r7, sp, #8
    uint8_t mmc5603_buf[9];
    uint8_t first_reg = 0x00;
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	71fb      	strb	r3, [r7, #7]
	int32_t raw_x, raw_y, raw_z;

	// Perform the I2C write (send the register address) then read 9 bytes of data
	HAL_I2C_Master_Transmit(&hi2c1, MMC5603_ADDRESS, &first_reg, 1, HAL_MAX_DELAY);
 8002bca:	1dfa      	adds	r2, r7, #7
 8002bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8002bd0:	9300      	str	r3, [sp, #0]
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	2160      	movs	r1, #96	@ 0x60
 8002bd6:	4882      	ldr	r0, [pc, #520]	@ (8002de0 <read_MMC5603+0x220>)
 8002bd8:	f003 ffa6 	bl	8006b28 <HAL_I2C_Master_Transmit>
	if (result != HAL_OK) {
 8002bdc:	4b81      	ldr	r3, [pc, #516]	@ (8002de4 <read_MMC5603+0x224>)
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	f040 80ed 	bne.w	8002dc0 <read_MMC5603+0x200>
	}

//	HAL_Delay(10);

	// Read 9 bytes of data from the sensor
	if (HAL_I2C_Master_Receive(&hi2c1, MMC5603_ADDRESS, mmc5603_buf, 9, HAL_MAX_DELAY) != HAL_OK) {
 8002be6:	f107 0208 	add.w	r2, r7, #8
 8002bea:	f04f 33ff 	mov.w	r3, #4294967295
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	2309      	movs	r3, #9
 8002bf2:	2160      	movs	r1, #96	@ 0x60
 8002bf4:	487a      	ldr	r0, [pc, #488]	@ (8002de0 <read_MMC5603+0x220>)
 8002bf6:	f004 f895 	bl	8006d24 <HAL_I2C_Master_Receive>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f040 80e1 	bne.w	8002dc4 <read_MMC5603+0x204>
		// Handle reception error
		return;
	}

	// Extract X, Y, Z values from the buffer
	raw_x = ((uint32_t)mmc5603_buf[0] << 12) | ((uint32_t)mmc5603_buf[1] << 4) | ((uint32_t)mmc5603_buf[6] >> 4);
 8002c02:	7a3b      	ldrb	r3, [r7, #8]
 8002c04:	031a      	lsls	r2, r3, #12
 8002c06:	7a7b      	ldrb	r3, [r7, #9]
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	7bba      	ldrb	r2, [r7, #14]
 8002c0e:	0912      	lsrs	r2, r2, #4
 8002c10:	b2d2      	uxtb	r2, r2
 8002c12:	4313      	orrs	r3, r2
 8002c14:	61fb      	str	r3, [r7, #28]
	raw_y = ((uint32_t)mmc5603_buf[2] << 12) | ((uint32_t)mmc5603_buf[3] << 4) | ((uint32_t)mmc5603_buf[7] >> 4);
 8002c16:	7abb      	ldrb	r3, [r7, #10]
 8002c18:	031a      	lsls	r2, r3, #12
 8002c1a:	7afb      	ldrb	r3, [r7, #11]
 8002c1c:	011b      	lsls	r3, r3, #4
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	7bfa      	ldrb	r2, [r7, #15]
 8002c22:	0912      	lsrs	r2, r2, #4
 8002c24:	b2d2      	uxtb	r2, r2
 8002c26:	4313      	orrs	r3, r2
 8002c28:	61bb      	str	r3, [r7, #24]
	raw_z = ((uint32_t)mmc5603_buf[4] << 12) | ((uint32_t)mmc5603_buf[5] << 4) | ((uint32_t)mmc5603_buf[8] >> 4);
 8002c2a:	7b3b      	ldrb	r3, [r7, #12]
 8002c2c:	031a      	lsls	r2, r3, #12
 8002c2e:	7b7b      	ldrb	r3, [r7, #13]
 8002c30:	011b      	lsls	r3, r3, #4
 8002c32:	4313      	orrs	r3, r2
 8002c34:	7c3a      	ldrb	r2, [r7, #16]
 8002c36:	0912      	lsrs	r2, r2, #4
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	617b      	str	r3, [r7, #20]

	// Fix center offsets

	raw_x -= (1 << 19);
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8002c44:	61fb      	str	r3, [r7, #28]
	raw_y -= (1 << 19);
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8002c4c:	61bb      	str	r3, [r7, #24]
	raw_z -= (1 << 19);
 8002c4e:	697b      	ldr	r3, [r7, #20]
 8002c50:	f5a3 2300 	sub.w	r3, r3, #524288	@ 0x80000
 8002c54:	617b      	str	r3, [r7, #20]

	// Scale to Gauss
	mag_x = (float)raw_x * 0.0000625 - mag_x_offset;
 8002c56:	69fb      	ldr	r3, [r7, #28]
 8002c58:	ee07 3a90 	vmov	s15, r3
 8002c5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c60:	ee17 0a90 	vmov	r0, s15
 8002c64:	f7fd fc90 	bl	8000588 <__aeabi_f2d>
 8002c68:	a359      	add	r3, pc, #356	@ (adr r3, 8002dd0 <read_MMC5603+0x210>)
 8002c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c6e:	f7fd fce3 	bl	8000638 <__aeabi_dmul>
 8002c72:	4602      	mov	r2, r0
 8002c74:	460b      	mov	r3, r1
 8002c76:	4614      	mov	r4, r2
 8002c78:	461d      	mov	r5, r3
 8002c7a:	4b5b      	ldr	r3, [pc, #364]	@ (8002de8 <read_MMC5603+0x228>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7fd fc82 	bl	8000588 <__aeabi_f2d>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	4620      	mov	r0, r4
 8002c8a:	4629      	mov	r1, r5
 8002c8c:	f7fd fb1c 	bl	80002c8 <__aeabi_dsub>
 8002c90:	4602      	mov	r2, r0
 8002c92:	460b      	mov	r3, r1
 8002c94:	4610      	mov	r0, r2
 8002c96:	4619      	mov	r1, r3
 8002c98:	f7fd ffc6 	bl	8000c28 <__aeabi_d2f>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	4a53      	ldr	r2, [pc, #332]	@ (8002dec <read_MMC5603+0x22c>)
 8002ca0:	6013      	str	r3, [r2, #0]
	mag_y = (float)raw_y * 0.0000625 - mag_y_offset;
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	ee07 3a90 	vmov	s15, r3
 8002ca8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cac:	ee17 0a90 	vmov	r0, s15
 8002cb0:	f7fd fc6a 	bl	8000588 <__aeabi_f2d>
 8002cb4:	a346      	add	r3, pc, #280	@ (adr r3, 8002dd0 <read_MMC5603+0x210>)
 8002cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cba:	f7fd fcbd 	bl	8000638 <__aeabi_dmul>
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	4614      	mov	r4, r2
 8002cc4:	461d      	mov	r5, r3
 8002cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8002df0 <read_MMC5603+0x230>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	4618      	mov	r0, r3
 8002ccc:	f7fd fc5c 	bl	8000588 <__aeabi_f2d>
 8002cd0:	4602      	mov	r2, r0
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	4620      	mov	r0, r4
 8002cd6:	4629      	mov	r1, r5
 8002cd8:	f7fd faf6 	bl	80002c8 <__aeabi_dsub>
 8002cdc:	4602      	mov	r2, r0
 8002cde:	460b      	mov	r3, r1
 8002ce0:	4610      	mov	r0, r2
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	f7fd ffa0 	bl	8000c28 <__aeabi_d2f>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	4a42      	ldr	r2, [pc, #264]	@ (8002df4 <read_MMC5603+0x234>)
 8002cec:	6013      	str	r3, [r2, #0]
	mag_z = (float)raw_z * 0.0000625 - mag_z_offset;
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	ee07 3a90 	vmov	s15, r3
 8002cf4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cf8:	ee17 0a90 	vmov	r0, s15
 8002cfc:	f7fd fc44 	bl	8000588 <__aeabi_f2d>
 8002d00:	a333      	add	r3, pc, #204	@ (adr r3, 8002dd0 <read_MMC5603+0x210>)
 8002d02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d06:	f7fd fc97 	bl	8000638 <__aeabi_dmul>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	460b      	mov	r3, r1
 8002d0e:	4614      	mov	r4, r2
 8002d10:	461d      	mov	r5, r3
 8002d12:	4b39      	ldr	r3, [pc, #228]	@ (8002df8 <read_MMC5603+0x238>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7fd fc36 	bl	8000588 <__aeabi_f2d>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4620      	mov	r0, r4
 8002d22:	4629      	mov	r1, r5
 8002d24:	f7fd fad0 	bl	80002c8 <__aeabi_dsub>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4610      	mov	r0, r2
 8002d2e:	4619      	mov	r1, r3
 8002d30:	f7fd ff7a 	bl	8000c28 <__aeabi_d2f>
 8002d34:	4603      	mov	r3, r0
 8002d36:	4a31      	ldr	r2, [pc, #196]	@ (8002dfc <read_MMC5603+0x23c>)
 8002d38:	6013      	str	r3, [r2, #0]

	direction = atan2(mag_y, mag_x) * 180 / PI;
 8002d3a:	4b2e      	ldr	r3, [pc, #184]	@ (8002df4 <read_MMC5603+0x234>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	4618      	mov	r0, r3
 8002d40:	f7fd fc22 	bl	8000588 <__aeabi_f2d>
 8002d44:	4604      	mov	r4, r0
 8002d46:	460d      	mov	r5, r1
 8002d48:	4b28      	ldr	r3, [pc, #160]	@ (8002dec <read_MMC5603+0x22c>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fd fc1b 	bl	8000588 <__aeabi_f2d>
 8002d52:	4602      	mov	r2, r0
 8002d54:	460b      	mov	r3, r1
 8002d56:	ec43 2b11 	vmov	d1, r2, r3
 8002d5a:	ec45 4b10 	vmov	d0, r4, r5
 8002d5e:	f00c f8e5 	bl	800ef2c <atan2>
 8002d62:	ec51 0b10 	vmov	r0, r1, d0
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <read_MMC5603+0x240>)
 8002d6c:	f7fd fc64 	bl	8000638 <__aeabi_dmul>
 8002d70:	4602      	mov	r2, r0
 8002d72:	460b      	mov	r3, r1
 8002d74:	4610      	mov	r0, r2
 8002d76:	4619      	mov	r1, r3
 8002d78:	a317      	add	r3, pc, #92	@ (adr r3, 8002dd8 <read_MMC5603+0x218>)
 8002d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d7e:	f7fd fd85 	bl	800088c <__aeabi_ddiv>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	491f      	ldr	r1, [pc, #124]	@ (8002e04 <read_MMC5603+0x244>)
 8002d88:	e9c1 2300 	strd	r2, r3, [r1]
	if (direction < 0){
 8002d8c:	4b1d      	ldr	r3, [pc, #116]	@ (8002e04 <read_MMC5603+0x244>)
 8002d8e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d92:	f04f 0200 	mov.w	r2, #0
 8002d96:	f04f 0300 	mov.w	r3, #0
 8002d9a:	f7fd febf 	bl	8000b1c <__aeabi_dcmplt>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d010      	beq.n	8002dc6 <read_MMC5603+0x206>
		direction += 360;
 8002da4:	4b17      	ldr	r3, [pc, #92]	@ (8002e04 <read_MMC5603+0x244>)
 8002da6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002daa:	f04f 0200 	mov.w	r2, #0
 8002dae:	4b16      	ldr	r3, [pc, #88]	@ (8002e08 <read_MMC5603+0x248>)
 8002db0:	f7fd fa8c 	bl	80002cc <__adddf3>
 8002db4:	4602      	mov	r2, r0
 8002db6:	460b      	mov	r3, r1
 8002db8:	4912      	ldr	r1, [pc, #72]	@ (8002e04 <read_MMC5603+0x244>)
 8002dba:	e9c1 2300 	strd	r2, r3, [r1]
 8002dbe:	e002      	b.n	8002dc6 <read_MMC5603+0x206>
		return;
 8002dc0:	bf00      	nop
 8002dc2:	e000      	b.n	8002dc6 <read_MMC5603+0x206>
		return;
 8002dc4:	bf00      	nop
	}
}
 8002dc6:	3720      	adds	r7, #32
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bdb0      	pop	{r4, r5, r7, pc}
 8002dcc:	f3af 8000 	nop.w
 8002dd0:	d2f1a9fc 	.word	0xd2f1a9fc
 8002dd4:	3f10624d 	.word	0x3f10624d
 8002dd8:	fc8b007a 	.word	0xfc8b007a
 8002ddc:	400921fa 	.word	0x400921fa
 8002de0:	200004d4 	.word	0x200004d4
 8002de4:	20000b28 	.word	0x20000b28
 8002de8:	200009f0 	.word	0x200009f0
 8002dec:	2000063c 	.word	0x2000063c
 8002df0:	200009f4 	.word	0x200009f4
 8002df4:	20000640 	.word	0x20000640
 8002df8:	200009f8 	.word	0x200009f8
 8002dfc:	20000644 	.word	0x20000644
 8002e00:	40668000 	.word	0x40668000
 8002e04:	20000870 	.word	0x20000870
 8002e08:	40768000 	.word	0x40768000

08002e0c <read_MPL3115A2>:

void read_MPL3115A2(void)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b088      	sub	sp, #32
 8002e10:	af04      	add	r7, sp, #16
    uint8_t mpl_data[5]; // Buffer to hold pressure and temperature data

    // Read 5 bytes from OUT_P_MSB (3 for pressure, 2 for temperature)
    HAL_StatusTypeDef mpl_ret = HAL_I2C_Mem_Read(&hi2c1, MPL3115A2_ADDRESS, MPL3115A2_OUT_P_MSB, I2C_MEMADD_SIZE_8BIT, mpl_data, 9, HAL_MAX_DELAY);
 8002e12:	f04f 33ff 	mov.w	r3, #4294967295
 8002e16:	9302      	str	r3, [sp, #8]
 8002e18:	2309      	movs	r3, #9
 8002e1a:	9301      	str	r3, [sp, #4]
 8002e1c:	463b      	mov	r3, r7
 8002e1e:	9300      	str	r3, [sp, #0]
 8002e20:	2301      	movs	r3, #1
 8002e22:	2201      	movs	r2, #1
 8002e24:	21c0      	movs	r1, #192	@ 0xc0
 8002e26:	482d      	ldr	r0, [pc, #180]	@ (8002edc <read_MPL3115A2+0xd0>)
 8002e28:	f004 faa8 	bl	800737c <HAL_I2C_Mem_Read>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	73fb      	strb	r3, [r7, #15]

    if (mpl_ret == HAL_OK){
 8002e30:	7bfb      	ldrb	r3, [r7, #15]
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d14e      	bne.n	8002ed4 <read_MPL3115A2+0xc8>
    	// Combine pressure bytes into a 20-bit integer
		uint32_t p_raw = ((uint32_t)mpl_data[0] << 16) | ((uint32_t)mpl_data[1] << 8) | (mpl_data[2]);
 8002e36:	783b      	ldrb	r3, [r7, #0]
 8002e38:	041a      	lsls	r2, r3, #16
 8002e3a:	787b      	ldrb	r3, [r7, #1]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	78ba      	ldrb	r2, [r7, #2]
 8002e42:	4313      	orrs	r3, r2
 8002e44:	60bb      	str	r3, [r7, #8]
		p_raw >>= 4; // Pressure is stored in the upper 20 bits
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	091b      	lsrs	r3, r3, #4
 8002e4a:	60bb      	str	r3, [r7, #8]

		// Convert raw pressure to Pascals
		pressure = p_raw / 4.0 / 1000; // Pressure in KiloPascals
 8002e4c:	68b8      	ldr	r0, [r7, #8]
 8002e4e:	f7fd fb79 	bl	8000544 <__aeabi_ui2d>
 8002e52:	f04f 0200 	mov.w	r2, #0
 8002e56:	4b22      	ldr	r3, [pc, #136]	@ (8002ee0 <read_MPL3115A2+0xd4>)
 8002e58:	f7fd fd18 	bl	800088c <__aeabi_ddiv>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	460b      	mov	r3, r1
 8002e60:	4610      	mov	r0, r2
 8002e62:	4619      	mov	r1, r3
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee4 <read_MPL3115A2+0xd8>)
 8002e6a:	f7fd fd0f 	bl	800088c <__aeabi_ddiv>
 8002e6e:	4602      	mov	r2, r0
 8002e70:	460b      	mov	r3, r1
 8002e72:	4610      	mov	r0, r2
 8002e74:	4619      	mov	r1, r3
 8002e76:	f7fd fed7 	bl	8000c28 <__aeabi_d2f>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	4a1a      	ldr	r2, [pc, #104]	@ (8002ee8 <read_MPL3115A2+0xdc>)
 8002e7e:	6013      	str	r3, [r2, #0]

		// Combine temperature bytes into a 12-bit integer
		int16_t t_raw = ((int16_t)mpl_data[3] << 8) | (mpl_data[4]);
 8002e80:	78fb      	ldrb	r3, [r7, #3]
 8002e82:	021b      	lsls	r3, r3, #8
 8002e84:	b21a      	sxth	r2, r3
 8002e86:	793b      	ldrb	r3, [r7, #4]
 8002e88:	b21b      	sxth	r3, r3
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	80fb      	strh	r3, [r7, #6]
		t_raw >>= 4; // Temperature is stored in the upper 12 bits
 8002e8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e92:	111b      	asrs	r3, r3, #4
 8002e94:	80fb      	strh	r3, [r7, #6]

		// Convert raw temperature to degrees Celsius
		temperature = t_raw / 16.0; // Temperature in Celsius
 8002e96:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f7fd fb62 	bl	8000564 <__aeabi_i2d>
 8002ea0:	f04f 0200 	mov.w	r2, #0
 8002ea4:	4b11      	ldr	r3, [pc, #68]	@ (8002eec <read_MPL3115A2+0xe0>)
 8002ea6:	f7fd fcf1 	bl	800088c <__aeabi_ddiv>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4610      	mov	r0, r2
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f7fd feb9 	bl	8000c28 <__aeabi_d2f>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	4a0d      	ldr	r2, [pc, #52]	@ (8002ef0 <read_MPL3115A2+0xe4>)
 8002eba:	6013      	str	r3, [r2, #0]

		altitude = calculate_altitude(pressure);
 8002ebc:	4b0a      	ldr	r3, [pc, #40]	@ (8002ee8 <read_MPL3115A2+0xdc>)
 8002ebe:	edd3 7a00 	vldr	s15, [r3]
 8002ec2:	eeb0 0a67 	vmov.f32	s0, s15
 8002ec6:	f7ff fe27 	bl	8002b18 <calculate_altitude>
 8002eca:	eef0 7a40 	vmov.f32	s15, s0
 8002ece:	4b09      	ldr	r3, [pc, #36]	@ (8002ef4 <read_MPL3115A2+0xe8>)
 8002ed0:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8002ed4:	bf00      	nop
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	200004d4 	.word	0x200004d4
 8002ee0:	40100000 	.word	0x40100000
 8002ee4:	408f4000 	.word	0x408f4000
 8002ee8:	2000061c 	.word	0x2000061c
 8002eec:	40300000 	.word	0x40300000
 8002ef0:	20000618 	.word	0x20000618
 8002ef4:	20000614 	.word	0x20000614

08002ef8 <calibrate_altitude>:

void calibrate_altitude(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b088      	sub	sp, #32
 8002efc:	af04      	add	r7, sp, #16
    uint8_t mpl_data[5]; // Buffer to hold pressure and temperature data

    // Read 5 bytes from OUT_P_MSB (3 for pressure, 2 for temperature)
    HAL_I2C_Mem_Read(&hi2c1, MPL3115A2_ADDRESS, MPL3115A2_OUT_P_MSB, I2C_MEMADD_SIZE_8BIT, mpl_data, 9, HAL_MAX_DELAY);
 8002efe:	f04f 33ff 	mov.w	r3, #4294967295
 8002f02:	9302      	str	r3, [sp, #8]
 8002f04:	2309      	movs	r3, #9
 8002f06:	9301      	str	r3, [sp, #4]
 8002f08:	1d3b      	adds	r3, r7, #4
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	2201      	movs	r2, #1
 8002f10:	21c0      	movs	r1, #192	@ 0xc0
 8002f12:	4831      	ldr	r0, [pc, #196]	@ (8002fd8 <calibrate_altitude+0xe0>)
 8002f14:	f004 fa32 	bl	800737c <HAL_I2C_Mem_Read>

    // Combine pressure bytes into a 20-bit integer
    uint32_t p_raw = ((uint32_t)mpl_data[0] << 16) | ((uint32_t)mpl_data[1] << 8) | (mpl_data[2]);
 8002f18:	793b      	ldrb	r3, [r7, #4]
 8002f1a:	041a      	lsls	r2, r3, #16
 8002f1c:	797b      	ldrb	r3, [r7, #5]
 8002f1e:	021b      	lsls	r3, r3, #8
 8002f20:	4313      	orrs	r3, r2
 8002f22:	79ba      	ldrb	r2, [r7, #6]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	60fb      	str	r3, [r7, #12]
    p_raw >>= 4; // Pressure is stored in the upper 20 bits
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	091b      	lsrs	r3, r3, #4
 8002f2c:	60fb      	str	r3, [r7, #12]

    // Convert raw pressure to Pascals
    pressure = p_raw / 4.0 / 1000; // Pressure in KiloPascals
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f7fd fb08 	bl	8000544 <__aeabi_ui2d>
 8002f34:	f04f 0200 	mov.w	r2, #0
 8002f38:	4b28      	ldr	r3, [pc, #160]	@ (8002fdc <calibrate_altitude+0xe4>)
 8002f3a:	f7fd fca7 	bl	800088c <__aeabi_ddiv>
 8002f3e:	4602      	mov	r2, r0
 8002f40:	460b      	mov	r3, r1
 8002f42:	4610      	mov	r0, r2
 8002f44:	4619      	mov	r1, r3
 8002f46:	f04f 0200 	mov.w	r2, #0
 8002f4a:	4b25      	ldr	r3, [pc, #148]	@ (8002fe0 <calibrate_altitude+0xe8>)
 8002f4c:	f7fd fc9e 	bl	800088c <__aeabi_ddiv>
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	4610      	mov	r0, r2
 8002f56:	4619      	mov	r1, r3
 8002f58:	f7fd fe66 	bl	8000c28 <__aeabi_d2f>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	4a21      	ldr	r2, [pc, #132]	@ (8002fe4 <calibrate_altitude+0xec>)
 8002f60:	6013      	str	r3, [r2, #0]

    // Combine temperature bytes into a 12-bit integer
    int16_t t_raw = ((int16_t)mpl_data[3] << 8) | (mpl_data[4]);
 8002f62:	79fb      	ldrb	r3, [r7, #7]
 8002f64:	021b      	lsls	r3, r3, #8
 8002f66:	b21a      	sxth	r2, r3
 8002f68:	7a3b      	ldrb	r3, [r7, #8]
 8002f6a:	b21b      	sxth	r3, r3
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	817b      	strh	r3, [r7, #10]
    t_raw >>= 4; // Temperature is stored in the upper 12 bits
 8002f70:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f74:	111b      	asrs	r3, r3, #4
 8002f76:	817b      	strh	r3, [r7, #10]

    // Convert raw temperature to degrees Celsius
    temperature = t_raw / 16.0; // Temperature in Celsius
 8002f78:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002f7c:	4618      	mov	r0, r3
 8002f7e:	f7fd faf1 	bl	8000564 <__aeabi_i2d>
 8002f82:	f04f 0200 	mov.w	r2, #0
 8002f86:	4b18      	ldr	r3, [pc, #96]	@ (8002fe8 <calibrate_altitude+0xf0>)
 8002f88:	f7fd fc80 	bl	800088c <__aeabi_ddiv>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	4610      	mov	r0, r2
 8002f92:	4619      	mov	r1, r3
 8002f94:	f7fd fe48 	bl	8000c28 <__aeabi_d2f>
 8002f98:	4603      	mov	r3, r0
 8002f9a:	4a14      	ldr	r2, [pc, #80]	@ (8002fec <calibrate_altitude+0xf4>)
 8002f9c:	6013      	str	r3, [r2, #0]

    altitude_offset = 0;
 8002f9e:	4b14      	ldr	r3, [pc, #80]	@ (8002ff0 <calibrate_altitude+0xf8>)
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	601a      	str	r2, [r3, #0]
    altitude = calculate_altitude(pressure);
 8002fa6:	4b0f      	ldr	r3, [pc, #60]	@ (8002fe4 <calibrate_altitude+0xec>)
 8002fa8:	edd3 7a00 	vldr	s15, [r3]
 8002fac:	eeb0 0a67 	vmov.f32	s0, s15
 8002fb0:	f7ff fdb2 	bl	8002b18 <calculate_altitude>
 8002fb4:	eef0 7a40 	vmov.f32	s15, s0
 8002fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ff4 <calibrate_altitude+0xfc>)
 8002fba:	edc3 7a00 	vstr	s15, [r3]
    altitude_offset = -altitude;
 8002fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8002ff4 <calibrate_altitude+0xfc>)
 8002fc0:	edd3 7a00 	vldr	s15, [r3]
 8002fc4:	eef1 7a67 	vneg.f32	s15, s15
 8002fc8:	4b09      	ldr	r3, [pc, #36]	@ (8002ff0 <calibrate_altitude+0xf8>)
 8002fca:	edc3 7a00 	vstr	s15, [r3]
}
 8002fce:	bf00      	nop
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	200004d4 	.word	0x200004d4
 8002fdc:	40100000 	.word	0x40100000
 8002fe0:	408f4000 	.word	0x408f4000
 8002fe4:	2000061c 	.word	0x2000061c
 8002fe8:	40300000 	.word	0x40300000
 8002fec:	20000618 	.word	0x20000618
 8002ff0:	20000a0c 	.word	0x20000a0c
 8002ff4:	20000614 	.word	0x20000614

08002ff8 <read_MPU6050>:

void read_MPU6050(void) {
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b088      	sub	sp, #32
 8002ffc:	af02      	add	r7, sp, #8
	uint8_t imu_addr = 0x3B;
 8002ffe:	233b      	movs	r3, #59	@ 0x3b
 8003000:	727b      	strb	r3, [r7, #9]
	uint8_t gyro_addr = 0x43;
 8003002:	2343      	movs	r3, #67	@ 0x43
 8003004:	723b      	strb	r3, [r7, #8]
	HAL_StatusTypeDef mpu_ret;
	uint8_t mpu_buf[6];
	int16_t raw_accel_x;
	int16_t raw_accel_y;
	int16_t raw_accel_z;
	int16_t raw_gyro_x = 0;
 8003006:	2300      	movs	r3, #0
 8003008:	82fb      	strh	r3, [r7, #22]
	int16_t raw_gyro_y = 0;
 800300a:	2300      	movs	r3, #0
 800300c:	82bb      	strh	r3, [r7, #20]
	int16_t raw_gyro_z = 0;
 800300e:	2300      	movs	r3, #0
 8003010:	827b      	strh	r3, [r7, #18]

	mpu_ret = HAL_I2C_IsDeviceReady(&hi2c1, MPU6050_ADDRESS, 3, 5);
 8003012:	2305      	movs	r3, #5
 8003014:	2203      	movs	r2, #3
 8003016:	21d0      	movs	r1, #208	@ 0xd0
 8003018:	4871      	ldr	r0, [pc, #452]	@ (80031e0 <read_MPU6050+0x1e8>)
 800301a:	f004 fbe1 	bl	80077e0 <HAL_I2C_IsDeviceReady>
 800301e:	4603      	mov	r3, r0
 8003020:	747b      	strb	r3, [r7, #17]
	if (mpu_ret == HAL_OK){
 8003022:	7c7b      	ldrb	r3, [r7, #17]
 8003024:	2b00      	cmp	r3, #0
 8003026:	f040 80d2 	bne.w	80031ce <read_MPU6050+0x1d6>
		mpu_ret = HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, &imu_addr, 1, 100);
 800302a:	f107 0209 	add.w	r2, r7, #9
 800302e:	2364      	movs	r3, #100	@ 0x64
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	2301      	movs	r3, #1
 8003034:	21d0      	movs	r1, #208	@ 0xd0
 8003036:	486a      	ldr	r0, [pc, #424]	@ (80031e0 <read_MPU6050+0x1e8>)
 8003038:	f003 fd76 	bl	8006b28 <HAL_I2C_Master_Transmit>
 800303c:	4603      	mov	r3, r0
 800303e:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 8003040:	7c7b      	ldrb	r3, [r7, #17]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d15a      	bne.n	80030fc <read_MPU6050+0x104>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c1, MPU6050_ADDRESS, mpu_buf, 6, 100);
 8003046:	463a      	mov	r2, r7
 8003048:	2364      	movs	r3, #100	@ 0x64
 800304a:	9300      	str	r3, [sp, #0]
 800304c:	2306      	movs	r3, #6
 800304e:	21d0      	movs	r1, #208	@ 0xd0
 8003050:	4863      	ldr	r0, [pc, #396]	@ (80031e0 <read_MPU6050+0x1e8>)
 8003052:	f003 fe67 	bl	8006d24 <HAL_I2C_Master_Receive>
 8003056:	4603      	mov	r3, r0
 8003058:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 800305a:	7c7b      	ldrb	r3, [r7, #17]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d14d      	bne.n	80030fc <read_MPU6050+0x104>
				// shift first byte left, add second byte
				raw_accel_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf[1]);
 8003060:	783b      	ldrb	r3, [r7, #0]
 8003062:	021b      	lsls	r3, r3, #8
 8003064:	b21a      	sxth	r2, r3
 8003066:	787b      	ldrb	r3, [r7, #1]
 8003068:	b21b      	sxth	r3, r3
 800306a:	4313      	orrs	r3, r2
 800306c:	81fb      	strh	r3, [r7, #14]
				raw_accel_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf[3]);
 800306e:	78bb      	ldrb	r3, [r7, #2]
 8003070:	021b      	lsls	r3, r3, #8
 8003072:	b21a      	sxth	r2, r3
 8003074:	78fb      	ldrb	r3, [r7, #3]
 8003076:	b21b      	sxth	r3, r3
 8003078:	4313      	orrs	r3, r2
 800307a:	81bb      	strh	r3, [r7, #12]
				raw_accel_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf[5]);
 800307c:	793b      	ldrb	r3, [r7, #4]
 800307e:	021b      	lsls	r3, r3, #8
 8003080:	b21a      	sxth	r2, r3
 8003082:	797b      	ldrb	r3, [r7, #5]
 8003084:	b21b      	sxth	r3, r3
 8003086:	4313      	orrs	r3, r2
 8003088:	817b      	strh	r3, [r7, #10]

				// get float values in g
				accel_x = raw_accel_x/16384.0;
 800308a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800308e:	4618      	mov	r0, r3
 8003090:	f7fd fa68 	bl	8000564 <__aeabi_i2d>
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	4b52      	ldr	r3, [pc, #328]	@ (80031e4 <read_MPU6050+0x1ec>)
 800309a:	f7fd fbf7 	bl	800088c <__aeabi_ddiv>
 800309e:	4602      	mov	r2, r0
 80030a0:	460b      	mov	r3, r1
 80030a2:	4610      	mov	r0, r2
 80030a4:	4619      	mov	r1, r3
 80030a6:	f7fd fdbf 	bl	8000c28 <__aeabi_d2f>
 80030aa:	4603      	mov	r3, r0
 80030ac:	4a4e      	ldr	r2, [pc, #312]	@ (80031e8 <read_MPU6050+0x1f0>)
 80030ae:	6013      	str	r3, [r2, #0]
				accel_y = raw_accel_y/16384.0;
 80030b0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7fd fa55 	bl	8000564 <__aeabi_i2d>
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	4b49      	ldr	r3, [pc, #292]	@ (80031e4 <read_MPU6050+0x1ec>)
 80030c0:	f7fd fbe4 	bl	800088c <__aeabi_ddiv>
 80030c4:	4602      	mov	r2, r0
 80030c6:	460b      	mov	r3, r1
 80030c8:	4610      	mov	r0, r2
 80030ca:	4619      	mov	r1, r3
 80030cc:	f7fd fdac 	bl	8000c28 <__aeabi_d2f>
 80030d0:	4603      	mov	r3, r0
 80030d2:	4a46      	ldr	r2, [pc, #280]	@ (80031ec <read_MPU6050+0x1f4>)
 80030d4:	6013      	str	r3, [r2, #0]
				accel_z = raw_accel_z/16384.0;
 80030d6:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fd fa42 	bl	8000564 <__aeabi_i2d>
 80030e0:	f04f 0200 	mov.w	r2, #0
 80030e4:	4b3f      	ldr	r3, [pc, #252]	@ (80031e4 <read_MPU6050+0x1ec>)
 80030e6:	f7fd fbd1 	bl	800088c <__aeabi_ddiv>
 80030ea:	4602      	mov	r2, r0
 80030ec:	460b      	mov	r3, r1
 80030ee:	4610      	mov	r0, r2
 80030f0:	4619      	mov	r1, r3
 80030f2:	f7fd fd99 	bl	8000c28 <__aeabi_d2f>
 80030f6:	4603      	mov	r3, r0
 80030f8:	4a3d      	ldr	r2, [pc, #244]	@ (80031f0 <read_MPU6050+0x1f8>)
 80030fa:	6013      	str	r3, [r2, #0]
			}
		}

		mpu_ret = HAL_I2C_Master_Transmit(&hi2c1, MPU6050_ADDRESS, &gyro_addr, 1, 100);
 80030fc:	f107 0208 	add.w	r2, r7, #8
 8003100:	2364      	movs	r3, #100	@ 0x64
 8003102:	9300      	str	r3, [sp, #0]
 8003104:	2301      	movs	r3, #1
 8003106:	21d0      	movs	r1, #208	@ 0xd0
 8003108:	4835      	ldr	r0, [pc, #212]	@ (80031e0 <read_MPU6050+0x1e8>)
 800310a:	f003 fd0d 	bl	8006b28 <HAL_I2C_Master_Transmit>
 800310e:	4603      	mov	r3, r0
 8003110:	747b      	strb	r3, [r7, #17]
		if ( mpu_ret == HAL_OK ) {
 8003112:	7c7b      	ldrb	r3, [r7, #17]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d15a      	bne.n	80031ce <read_MPU6050+0x1d6>
			mpu_ret = HAL_I2C_Master_Receive(&hi2c1, MPU6050_ADDRESS, mpu_buf, 6, 100);
 8003118:	463a      	mov	r2, r7
 800311a:	2364      	movs	r3, #100	@ 0x64
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	2306      	movs	r3, #6
 8003120:	21d0      	movs	r1, #208	@ 0xd0
 8003122:	482f      	ldr	r0, [pc, #188]	@ (80031e0 <read_MPU6050+0x1e8>)
 8003124:	f003 fdfe 	bl	8006d24 <HAL_I2C_Master_Receive>
 8003128:	4603      	mov	r3, r0
 800312a:	747b      	strb	r3, [r7, #17]
			if ( mpu_ret == HAL_OK ) {
 800312c:	7c7b      	ldrb	r3, [r7, #17]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d14d      	bne.n	80031ce <read_MPU6050+0x1d6>
				// shift first byte left, add second byte
				raw_gyro_x = (int16_t)(mpu_buf[0] << 8 | mpu_buf [1]);
 8003132:	783b      	ldrb	r3, [r7, #0]
 8003134:	021b      	lsls	r3, r3, #8
 8003136:	b21a      	sxth	r2, r3
 8003138:	787b      	ldrb	r3, [r7, #1]
 800313a:	b21b      	sxth	r3, r3
 800313c:	4313      	orrs	r3, r2
 800313e:	82fb      	strh	r3, [r7, #22]
				raw_gyro_y = (int16_t)(mpu_buf[2] << 8 | mpu_buf [3]);
 8003140:	78bb      	ldrb	r3, [r7, #2]
 8003142:	021b      	lsls	r3, r3, #8
 8003144:	b21a      	sxth	r2, r3
 8003146:	78fb      	ldrb	r3, [r7, #3]
 8003148:	b21b      	sxth	r3, r3
 800314a:	4313      	orrs	r3, r2
 800314c:	82bb      	strh	r3, [r7, #20]
				raw_gyro_z = (int16_t)(mpu_buf[4] << 8 | mpu_buf [5]);
 800314e:	793b      	ldrb	r3, [r7, #4]
 8003150:	021b      	lsls	r3, r3, #8
 8003152:	b21a      	sxth	r2, r3
 8003154:	797b      	ldrb	r3, [r7, #5]
 8003156:	b21b      	sxth	r3, r3
 8003158:	4313      	orrs	r3, r2
 800315a:	827b      	strh	r3, [r7, #18]

				// convert to deg/sec
				gyro_x = raw_gyro_x/131.0;
 800315c:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003160:	4618      	mov	r0, r3
 8003162:	f7fd f9ff 	bl	8000564 <__aeabi_i2d>
 8003166:	a31c      	add	r3, pc, #112	@ (adr r3, 80031d8 <read_MPU6050+0x1e0>)
 8003168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800316c:	f7fd fb8e 	bl	800088c <__aeabi_ddiv>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	4610      	mov	r0, r2
 8003176:	4619      	mov	r1, r3
 8003178:	f7fd fd56 	bl	8000c28 <__aeabi_d2f>
 800317c:	4603      	mov	r3, r0
 800317e:	4a1d      	ldr	r2, [pc, #116]	@ (80031f4 <read_MPU6050+0x1fc>)
 8003180:	6013      	str	r3, [r2, #0]
				gyro_y = raw_gyro_y/131.0;
 8003182:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003186:	4618      	mov	r0, r3
 8003188:	f7fd f9ec 	bl	8000564 <__aeabi_i2d>
 800318c:	a312      	add	r3, pc, #72	@ (adr r3, 80031d8 <read_MPU6050+0x1e0>)
 800318e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003192:	f7fd fb7b 	bl	800088c <__aeabi_ddiv>
 8003196:	4602      	mov	r2, r0
 8003198:	460b      	mov	r3, r1
 800319a:	4610      	mov	r0, r2
 800319c:	4619      	mov	r1, r3
 800319e:	f7fd fd43 	bl	8000c28 <__aeabi_d2f>
 80031a2:	4603      	mov	r3, r0
 80031a4:	4a14      	ldr	r2, [pc, #80]	@ (80031f8 <read_MPU6050+0x200>)
 80031a6:	6013      	str	r3, [r2, #0]
				gyro_z = raw_gyro_z/131.0;
 80031a8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80031ac:	4618      	mov	r0, r3
 80031ae:	f7fd f9d9 	bl	8000564 <__aeabi_i2d>
 80031b2:	a309      	add	r3, pc, #36	@ (adr r3, 80031d8 <read_MPU6050+0x1e0>)
 80031b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031b8:	f7fd fb68 	bl	800088c <__aeabi_ddiv>
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	4610      	mov	r0, r2
 80031c2:	4619      	mov	r1, r3
 80031c4:	f7fd fd30 	bl	8000c28 <__aeabi_d2f>
 80031c8:	4603      	mov	r3, r0
 80031ca:	4a0c      	ldr	r2, [pc, #48]	@ (80031fc <read_MPU6050+0x204>)
 80031cc:	6013      	str	r3, [r2, #0]
			}
		}
    }
}
 80031ce:	bf00      	nop
 80031d0:	3718      	adds	r7, #24
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
 80031d6:	bf00      	nop
 80031d8:	00000000 	.word	0x00000000
 80031dc:	40606000 	.word	0x40606000
 80031e0:	200004d4 	.word	0x200004d4
 80031e4:	40d00000 	.word	0x40d00000
 80031e8:	20000630 	.word	0x20000630
 80031ec:	20000634 	.word	0x20000634
 80031f0:	20000638 	.word	0x20000638
 80031f4:	20000624 	.word	0x20000624
 80031f8:	20000628 	.word	0x20000628
 80031fc:	2000062c 	.word	0x2000062c

08003200 <read_PA1010D>:

bool read_PA1010D()
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af02      	add	r7, sp, #8
	if (HAL_I2C_IsDeviceReady(&hi2c1, PA1010D_ADDRESS, 3, 5) != HAL_OK) return false;
 8003206:	2305      	movs	r3, #5
 8003208:	2203      	movs	r2, #3
 800320a:	2120      	movs	r1, #32
 800320c:	481d      	ldr	r0, [pc, #116]	@ (8003284 <read_PA1010D+0x84>)
 800320e:	f004 fae7 	bl	80077e0 <HAL_I2C_IsDeviceReady>
 8003212:	4603      	mov	r3, r0
 8003214:	2b00      	cmp	r3, #0
 8003216:	d001      	beq.n	800321c <read_PA1010D+0x1c>
 8003218:	2300      	movs	r3, #0
 800321a:	e02f      	b.n	800327c <read_PA1010D+0x7c>

	uint8_t pa_buf_index = 0;
 800321c:	2300      	movs	r3, #0
 800321e:	71fb      	strb	r3, [r7, #7]
	uint8_t pa_bytebuf = 0;
 8003220:	2300      	movs	r3, #0
 8003222:	717b      	strb	r3, [r7, #5]
    bool ret = false;
 8003224:	2300      	movs	r3, #0
 8003226:	71bb      	strb	r3, [r7, #6]

	/* PA1010D (GPS) */
	if (HAL_I2C_IsDeviceReady(&hi2c1, PA1010D_ADDRESS, 3, HAL_MAX_DELAY) == HAL_OK){
 8003228:	f04f 33ff 	mov.w	r3, #4294967295
 800322c:	2203      	movs	r2, #3
 800322e:	2120      	movs	r1, #32
 8003230:	4814      	ldr	r0, [pc, #80]	@ (8003284 <read_PA1010D+0x84>)
 8003232:	f004 fad5 	bl	80077e0 <HAL_I2C_IsDeviceReady>
 8003236:	4603      	mov	r3, r0
 8003238:	2b00      	cmp	r3, #0
 800323a:	d11e      	bne.n	800327a <read_PA1010D+0x7a>
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 800323c:	2300      	movs	r3, #0
 800323e:	71fb      	strb	r3, [r7, #7]
 8003240:	e015      	b.n	800326e <read_PA1010D+0x6e>
			HAL_I2C_Master_Receive(&hi2c1, PA1010D_ADDRESS, &pa_bytebuf, 1, HAL_MAX_DELAY);
 8003242:	1d7a      	adds	r2, r7, #5
 8003244:	f04f 33ff 	mov.w	r3, #4294967295
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	2301      	movs	r3, #1
 800324c:	2120      	movs	r1, #32
 800324e:	480d      	ldr	r0, [pc, #52]	@ (8003284 <read_PA1010D+0x84>)
 8003250:	f003 fd68 	bl	8006d24 <HAL_I2C_Master_Receive>
			if (pa_bytebuf == '$'){
 8003254:	797b      	ldrb	r3, [r7, #5]
 8003256:	2b24      	cmp	r3, #36	@ 0x24
 8003258:	d102      	bne.n	8003260 <read_PA1010D+0x60>
				ret = true;
 800325a:	2301      	movs	r3, #1
 800325c:	71bb      	strb	r3, [r7, #6]
				break; // Idea: take away break statement and see what the whole sentence looks like
 800325e:	e009      	b.n	8003274 <read_PA1010D+0x74>
			}
			pa_buf[pa_buf_index] = pa_bytebuf;
 8003260:	79fb      	ldrb	r3, [r7, #7]
 8003262:	7979      	ldrb	r1, [r7, #5]
 8003264:	4a08      	ldr	r2, [pc, #32]	@ (8003288 <read_PA1010D+0x88>)
 8003266:	54d1      	strb	r1, [r2, r3]
		for(pa_buf_index=0; pa_buf_index<255; pa_buf_index++){
 8003268:	79fb      	ldrb	r3, [r7, #7]
 800326a:	3301      	adds	r3, #1
 800326c:	71fb      	strb	r3, [r7, #7]
 800326e:	79fb      	ldrb	r3, [r7, #7]
 8003270:	2bff      	cmp	r3, #255	@ 0xff
 8003272:	d1e6      	bne.n	8003242 <read_PA1010D+0x42>
		}
		parse_nmea(pa_buf);
 8003274:	4804      	ldr	r0, [pc, #16]	@ (8003288 <read_PA1010D+0x88>)
 8003276:	f7ff fc03 	bl	8002a80 <parse_nmea>
	}
	return ret;
 800327a:	79bb      	ldrb	r3, [r7, #6]
}
 800327c:	4618      	mov	r0, r3
 800327e:	3708      	adds	r7, #8
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}
 8003284:	200004d4 	.word	0x200004d4
 8003288:	20000660 	.word	0x20000660

0800328c <flush_PA1010D>:

void flush_PA1010D(){
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
	while(read_PA1010D());
 8003290:	bf00      	nop
 8003292:	f7ff ffb5 	bl	8003200 <read_PA1010D>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1fa      	bne.n	8003292 <flush_PA1010D+0x6>
}
 800329c:	bf00      	nop
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	0000      	movs	r0, r0
 80032a4:	0000      	movs	r0, r0
	...

080032a8 <read_INA219>:

void read_INA219(void) {
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b086      	sub	sp, #24
 80032ac:	af02      	add	r7, sp, #8
//
//	}


	// NEW CODE ----------------------------------------------------------------------------
	uint8_t reg = 0x02;  // Bus voltage register
 80032ae:	2302      	movs	r3, #2
 80032b0:	71fb      	strb	r3, [r7, #7]
	uint8_t ina_buf[2];

	ina_ret = HAL_I2C_IsDeviceReady(&hi2c1, INA219_ADDRESS, 3, 5);
 80032b2:	2305      	movs	r3, #5
 80032b4:	2203      	movs	r2, #3
 80032b6:	2180      	movs	r1, #128	@ 0x80
 80032b8:	4829      	ldr	r0, [pc, #164]	@ (8003360 <read_INA219+0xb8>)
 80032ba:	f004 fa91 	bl	80077e0 <HAL_I2C_IsDeviceReady>
 80032be:	4603      	mov	r3, r0
 80032c0:	461a      	mov	r2, r3
 80032c2:	4b28      	ldr	r3, [pc, #160]	@ (8003364 <read_INA219+0xbc>)
 80032c4:	701a      	strb	r2, [r3, #0]
	if (ina_ret == HAL_OK) {
 80032c6:	4b27      	ldr	r3, [pc, #156]	@ (8003364 <read_INA219+0xbc>)
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d13e      	bne.n	800334c <read_INA219+0xa4>
		// Write the register address
		ina_ret = HAL_I2C_Master_Transmit(&hi2c1, INA219_ADDRESS, &reg, 1, 100);
 80032ce:	1dfa      	adds	r2, r7, #7
 80032d0:	2364      	movs	r3, #100	@ 0x64
 80032d2:	9300      	str	r3, [sp, #0]
 80032d4:	2301      	movs	r3, #1
 80032d6:	2180      	movs	r1, #128	@ 0x80
 80032d8:	4821      	ldr	r0, [pc, #132]	@ (8003360 <read_INA219+0xb8>)
 80032da:	f003 fc25 	bl	8006b28 <HAL_I2C_Master_Transmit>
 80032de:	4603      	mov	r3, r0
 80032e0:	461a      	mov	r2, r3
 80032e2:	4b20      	ldr	r3, [pc, #128]	@ (8003364 <read_INA219+0xbc>)
 80032e4:	701a      	strb	r2, [r3, #0]
		if (ina_ret == HAL_OK) {
 80032e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003364 <read_INA219+0xbc>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d12e      	bne.n	800334c <read_INA219+0xa4>
			// Read 2 bytes from that register
			ina_ret = HAL_I2C_Master_Receive(&hi2c1, INA219_ADDRESS, ina_buf, 2, 10);
 80032ee:	1d3a      	adds	r2, r7, #4
 80032f0:	230a      	movs	r3, #10
 80032f2:	9300      	str	r3, [sp, #0]
 80032f4:	2302      	movs	r3, #2
 80032f6:	2180      	movs	r1, #128	@ 0x80
 80032f8:	4819      	ldr	r0, [pc, #100]	@ (8003360 <read_INA219+0xb8>)
 80032fa:	f003 fd13 	bl	8006d24 <HAL_I2C_Master_Receive>
 80032fe:	4603      	mov	r3, r0
 8003300:	461a      	mov	r2, r3
 8003302:	4b18      	ldr	r3, [pc, #96]	@ (8003364 <read_INA219+0xbc>)
 8003304:	701a      	strb	r2, [r3, #0]
			if (ina_ret == HAL_OK) {
 8003306:	4b17      	ldr	r3, [pc, #92]	@ (8003364 <read_INA219+0xbc>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d11e      	bne.n	800334c <read_INA219+0xa4>
				uint16_t raw_bus_voltage = (ina_buf[0] << 8) | ina_buf[1];
 800330e:	793b      	ldrb	r3, [r7, #4]
 8003310:	021b      	lsls	r3, r3, #8
 8003312:	b21a      	sxth	r2, r3
 8003314:	797b      	ldrb	r3, [r7, #5]
 8003316:	b21b      	sxth	r3, r3
 8003318:	4313      	orrs	r3, r2
 800331a:	b21b      	sxth	r3, r3
 800331c:	81fb      	strh	r3, [r7, #14]
				raw_bus_voltage >>= 3;  // per datasheet, remove unused bits
 800331e:	89fb      	ldrh	r3, [r7, #14]
 8003320:	08db      	lsrs	r3, r3, #3
 8003322:	81fb      	strh	r3, [r7, #14]

				float bus_voltage = raw_bus_voltage * 0.004;  // each bit = 4mV
 8003324:	89fb      	ldrh	r3, [r7, #14]
 8003326:	4618      	mov	r0, r3
 8003328:	f7fd f91c 	bl	8000564 <__aeabi_i2d>
 800332c:	a30a      	add	r3, pc, #40	@ (adr r3, 8003358 <read_INA219+0xb0>)
 800332e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003332:	f7fd f981 	bl	8000638 <__aeabi_dmul>
 8003336:	4602      	mov	r2, r0
 8003338:	460b      	mov	r3, r1
 800333a:	4610      	mov	r0, r2
 800333c:	4619      	mov	r1, r3
 800333e:	f7fd fc73 	bl	8000c28 <__aeabi_d2f>
 8003342:	4603      	mov	r3, r0
 8003344:	60bb      	str	r3, [r7, #8]
				voltage = bus_voltage;
 8003346:	4a08      	ldr	r2, [pc, #32]	@ (8003368 <read_INA219+0xc0>)
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	6013      	str	r3, [r2, #0]
				// For debug:
				// printf("Bus voltage: %.3f V\n", voltage);
			}
		}
	}
}
 800334c:	bf00      	nop
 800334e:	3710      	adds	r7, #16
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	f3af 8000 	nop.w
 8003358:	d2f1a9fc 	.word	0xd2f1a9fc
 800335c:	3f70624d 	.word	0x3f70624d
 8003360:	200004d4 	.word	0x200004d4
 8003364:	20000868 	.word	0x20000868
 8003368:	20000620 	.word	0x20000620

0800336c <calibrate_mmc>:

void calibrate_mmc(){
 800336c:	b580      	push	{r7, lr}
 800336e:	af00      	add	r7, sp, #0
	read_MMC5603();
 8003370:	f7ff fc26 	bl	8002bc0 <read_MMC5603>
	if (mag_x < mag_x_min){
 8003374:	4b2e      	ldr	r3, [pc, #184]	@ (8003430 <calibrate_mmc+0xc4>)
 8003376:	ed93 7a00 	vldr	s14, [r3]
 800337a:	4b2e      	ldr	r3, [pc, #184]	@ (8003434 <calibrate_mmc+0xc8>)
 800337c:	edd3 7a00 	vldr	s15, [r3]
 8003380:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003384:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003388:	d503      	bpl.n	8003392 <calibrate_mmc+0x26>
		mag_x_min = mag_x;
 800338a:	4b29      	ldr	r3, [pc, #164]	@ (8003430 <calibrate_mmc+0xc4>)
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a29      	ldr	r2, [pc, #164]	@ (8003434 <calibrate_mmc+0xc8>)
 8003390:	6013      	str	r3, [r2, #0]
	}
	if (mag_x > mag_x_max){
 8003392:	4b27      	ldr	r3, [pc, #156]	@ (8003430 <calibrate_mmc+0xc4>)
 8003394:	ed93 7a00 	vldr	s14, [r3]
 8003398:	4b27      	ldr	r3, [pc, #156]	@ (8003438 <calibrate_mmc+0xcc>)
 800339a:	edd3 7a00 	vldr	s15, [r3]
 800339e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033a6:	dd03      	ble.n	80033b0 <calibrate_mmc+0x44>
		mag_x_max = mag_x;
 80033a8:	4b21      	ldr	r3, [pc, #132]	@ (8003430 <calibrate_mmc+0xc4>)
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a22      	ldr	r2, [pc, #136]	@ (8003438 <calibrate_mmc+0xcc>)
 80033ae:	6013      	str	r3, [r2, #0]
	}
	if (mag_y < mag_y_min){
 80033b0:	4b22      	ldr	r3, [pc, #136]	@ (800343c <calibrate_mmc+0xd0>)
 80033b2:	ed93 7a00 	vldr	s14, [r3]
 80033b6:	4b22      	ldr	r3, [pc, #136]	@ (8003440 <calibrate_mmc+0xd4>)
 80033b8:	edd3 7a00 	vldr	s15, [r3]
 80033bc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033c4:	d503      	bpl.n	80033ce <calibrate_mmc+0x62>
		mag_y_min = mag_y;
 80033c6:	4b1d      	ldr	r3, [pc, #116]	@ (800343c <calibrate_mmc+0xd0>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a1d      	ldr	r2, [pc, #116]	@ (8003440 <calibrate_mmc+0xd4>)
 80033cc:	6013      	str	r3, [r2, #0]
	}
	if (mag_y > mag_y_max){
 80033ce:	4b1b      	ldr	r3, [pc, #108]	@ (800343c <calibrate_mmc+0xd0>)
 80033d0:	ed93 7a00 	vldr	s14, [r3]
 80033d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003444 <calibrate_mmc+0xd8>)
 80033d6:	edd3 7a00 	vldr	s15, [r3]
 80033da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033e2:	dd03      	ble.n	80033ec <calibrate_mmc+0x80>
		mag_y_max = mag_y;
 80033e4:	4b15      	ldr	r3, [pc, #84]	@ (800343c <calibrate_mmc+0xd0>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a16      	ldr	r2, [pc, #88]	@ (8003444 <calibrate_mmc+0xd8>)
 80033ea:	6013      	str	r3, [r2, #0]
	}
	if (mag_z < mag_z_min){
 80033ec:	4b16      	ldr	r3, [pc, #88]	@ (8003448 <calibrate_mmc+0xdc>)
 80033ee:	ed93 7a00 	vldr	s14, [r3]
 80033f2:	4b16      	ldr	r3, [pc, #88]	@ (800344c <calibrate_mmc+0xe0>)
 80033f4:	edd3 7a00 	vldr	s15, [r3]
 80033f8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80033fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003400:	d503      	bpl.n	800340a <calibrate_mmc+0x9e>
		mag_z_min = mag_z;
 8003402:	4b11      	ldr	r3, [pc, #68]	@ (8003448 <calibrate_mmc+0xdc>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	4a11      	ldr	r2, [pc, #68]	@ (800344c <calibrate_mmc+0xe0>)
 8003408:	6013      	str	r3, [r2, #0]
	}
	if (mag_z > mag_z_max){
 800340a:	4b0f      	ldr	r3, [pc, #60]	@ (8003448 <calibrate_mmc+0xdc>)
 800340c:	ed93 7a00 	vldr	s14, [r3]
 8003410:	4b0f      	ldr	r3, [pc, #60]	@ (8003450 <calibrate_mmc+0xe4>)
 8003412:	edd3 7a00 	vldr	s15, [r3]
 8003416:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800341a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800341e:	dc00      	bgt.n	8003422 <calibrate_mmc+0xb6>
		mag_z_max = mag_z;
	}
}
 8003420:	e003      	b.n	800342a <calibrate_mmc+0xbe>
		mag_z_max = mag_z;
 8003422:	4b09      	ldr	r3, [pc, #36]	@ (8003448 <calibrate_mmc+0xdc>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a0a      	ldr	r2, [pc, #40]	@ (8003450 <calibrate_mmc+0xe4>)
 8003428:	6013      	str	r3, [r2, #0]
}
 800342a:	bf00      	nop
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	2000063c 	.word	0x2000063c
 8003434:	200009fc 	.word	0x200009fc
 8003438:	20000a08 	.word	0x20000a08
 800343c:	20000640 	.word	0x20000640
 8003440:	20000a00 	.word	0x20000a00
 8003444:	200000a4 	.word	0x200000a4
 8003448:	20000644 	.word	0x20000644
 800344c:	20000a04 	.word	0x20000a04
 8003450:	200000a8 	.word	0x200000a8

08003454 <init_MMC5603>:

// Sensor Init Functions -------------------------------------------------------------------
void init_MMC5603(void) {
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af04      	add	r7, sp, #16
	uint8_t odr_value = 100;  // Example: Set ODR to 1000 Hz by writing 255
 800345a:	2364      	movs	r3, #100	@ 0x64
 800345c:	71fb      	strb	r3, [r7, #7]
	uint8_t control_reg0 = 0b10000000;  // Set Cmm_freq_en and Take_meas_M
 800345e:	2380      	movs	r3, #128	@ 0x80
 8003460:	71bb      	strb	r3, [r7, #6]
	uint8_t control_reg1 = 0b10000000;  // BW0=0, BW1=0 (6.6 ms)
 8003462:	2380      	movs	r3, #128	@ 0x80
 8003464:	717b      	strb	r3, [r7, #5]
	uint8_t control_reg2 = 0b00010000;  // Set Cmm_en to enable continuous mode
 8003466:	2310      	movs	r3, #16
 8003468:	713b      	strb	r3, [r7, #4]

	// Configure Control Register 1
	result = HAL_I2C_Mem_Write(&hi2c1, MMC5603_ADDRESS, 0x1C, I2C_MEMADD_SIZE_8BIT, &control_reg1, 1, HAL_MAX_DELAY);
 800346a:	f04f 33ff 	mov.w	r3, #4294967295
 800346e:	9302      	str	r3, [sp, #8]
 8003470:	2301      	movs	r3, #1
 8003472:	9301      	str	r3, [sp, #4]
 8003474:	1d7b      	adds	r3, r7, #5
 8003476:	9300      	str	r3, [sp, #0]
 8003478:	2301      	movs	r3, #1
 800347a:	221c      	movs	r2, #28
 800347c:	2160      	movs	r1, #96	@ 0x60
 800347e:	4831      	ldr	r0, [pc, #196]	@ (8003544 <init_MMC5603+0xf0>)
 8003480:	f003 fe82 	bl	8007188 <HAL_I2C_Mem_Write>
 8003484:	4603      	mov	r3, r0
 8003486:	461a      	mov	r2, r3
 8003488:	4b2f      	ldr	r3, [pc, #188]	@ (8003548 <init_MMC5603+0xf4>)
 800348a:	701a      	strb	r2, [r3, #0]
	HAL_Delay(20);
 800348c:	2014      	movs	r0, #20
 800348e:	f002 fc77 	bl	8005d80 <HAL_Delay>
	uint8_t set_bit = 0b00001000;
 8003492:	2308      	movs	r3, #8
 8003494:	70fb      	strb	r3, [r7, #3]
	HAL_I2C_Mem_Write(&hi2c1, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &set_bit, 1, HAL_MAX_DELAY);
 8003496:	f04f 33ff 	mov.w	r3, #4294967295
 800349a:	9302      	str	r3, [sp, #8]
 800349c:	2301      	movs	r3, #1
 800349e:	9301      	str	r3, [sp, #4]
 80034a0:	1cfb      	adds	r3, r7, #3
 80034a2:	9300      	str	r3, [sp, #0]
 80034a4:	2301      	movs	r3, #1
 80034a6:	221b      	movs	r2, #27
 80034a8:	2160      	movs	r1, #96	@ 0x60
 80034aa:	4826      	ldr	r0, [pc, #152]	@ (8003544 <init_MMC5603+0xf0>)
 80034ac:	f003 fe6c 	bl	8007188 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80034b0:	2001      	movs	r0, #1
 80034b2:	f002 fc65 	bl	8005d80 <HAL_Delay>
	uint8_t reset_bit = 0b00010000;
 80034b6:	2310      	movs	r3, #16
 80034b8:	70bb      	strb	r3, [r7, #2]
	HAL_I2C_Mem_Write(&hi2c1, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &reset_bit, 1, HAL_MAX_DELAY);
 80034ba:	f04f 33ff 	mov.w	r3, #4294967295
 80034be:	9302      	str	r3, [sp, #8]
 80034c0:	2301      	movs	r3, #1
 80034c2:	9301      	str	r3, [sp, #4]
 80034c4:	1cbb      	adds	r3, r7, #2
 80034c6:	9300      	str	r3, [sp, #0]
 80034c8:	2301      	movs	r3, #1
 80034ca:	221b      	movs	r2, #27
 80034cc:	2160      	movs	r1, #96	@ 0x60
 80034ce:	481d      	ldr	r0, [pc, #116]	@ (8003544 <init_MMC5603+0xf0>)
 80034d0:	f003 fe5a 	bl	8007188 <HAL_I2C_Mem_Write>
	HAL_Delay(1);
 80034d4:	2001      	movs	r0, #1
 80034d6:	f002 fc53 	bl	8005d80 <HAL_Delay>

	// Set Output Data Rate
	HAL_I2C_Mem_Write(&hi2c1, MMC5603_ADDRESS, 0x1A, I2C_MEMADD_SIZE_8BIT, &odr_value, 1, HAL_MAX_DELAY);
 80034da:	f04f 33ff 	mov.w	r3, #4294967295
 80034de:	9302      	str	r3, [sp, #8]
 80034e0:	2301      	movs	r3, #1
 80034e2:	9301      	str	r3, [sp, #4]
 80034e4:	1dfb      	adds	r3, r7, #7
 80034e6:	9300      	str	r3, [sp, #0]
 80034e8:	2301      	movs	r3, #1
 80034ea:	221a      	movs	r2, #26
 80034ec:	2160      	movs	r1, #96	@ 0x60
 80034ee:	4815      	ldr	r0, [pc, #84]	@ (8003544 <init_MMC5603+0xf0>)
 80034f0:	f003 fe4a 	bl	8007188 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 80034f4:	200a      	movs	r0, #10
 80034f6:	f002 fc43 	bl	8005d80 <HAL_Delay>

	// Configure Control Register 0
	HAL_I2C_Mem_Write(&hi2c1, MMC5603_ADDRESS, 0x1B, I2C_MEMADD_SIZE_8BIT, &control_reg0, 1, HAL_MAX_DELAY);
 80034fa:	f04f 33ff 	mov.w	r3, #4294967295
 80034fe:	9302      	str	r3, [sp, #8]
 8003500:	2301      	movs	r3, #1
 8003502:	9301      	str	r3, [sp, #4]
 8003504:	1dbb      	adds	r3, r7, #6
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	2301      	movs	r3, #1
 800350a:	221b      	movs	r2, #27
 800350c:	2160      	movs	r1, #96	@ 0x60
 800350e:	480d      	ldr	r0, [pc, #52]	@ (8003544 <init_MMC5603+0xf0>)
 8003510:	f003 fe3a 	bl	8007188 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8003514:	200a      	movs	r0, #10
 8003516:	f002 fc33 	bl	8005d80 <HAL_Delay>

	// Configure Control Register 2
	HAL_I2C_Mem_Write(&hi2c1, MMC5603_ADDRESS, 0x1D, I2C_MEMADD_SIZE_8BIT, &control_reg2, 1, HAL_MAX_DELAY);
 800351a:	f04f 33ff 	mov.w	r3, #4294967295
 800351e:	9302      	str	r3, [sp, #8]
 8003520:	2301      	movs	r3, #1
 8003522:	9301      	str	r3, [sp, #4]
 8003524:	1d3b      	adds	r3, r7, #4
 8003526:	9300      	str	r3, [sp, #0]
 8003528:	2301      	movs	r3, #1
 800352a:	221d      	movs	r2, #29
 800352c:	2160      	movs	r1, #96	@ 0x60
 800352e:	4805      	ldr	r0, [pc, #20]	@ (8003544 <init_MMC5603+0xf0>)
 8003530:	f003 fe2a 	bl	8007188 <HAL_I2C_Mem_Write>

	// Optionally: Add a delay to allow the sensor to stabilize
	HAL_Delay(10);
 8003534:	200a      	movs	r0, #10
 8003536:	f002 fc23 	bl	8005d80 <HAL_Delay>
}
 800353a:	bf00      	nop
 800353c:	3708      	adds	r7, #8
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	200004d4 	.word	0x200004d4
 8003548:	20000b28 	.word	0x20000b28

0800354c <init_MPL3115A2>:

void init_MPL3115A2(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b086      	sub	sp, #24
 8003550:	af04      	add	r7, sp, #16
	// Check the WHO_AM_I register to verify sensor is connected
	uint8_t who_am_i = 0;
 8003552:	2300      	movs	r3, #0
 8003554:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c1, MPL3115A2_ADDRESS, MPL3115A2_WHO_AM_I, I2C_MEMADD_SIZE_8BIT, &who_am_i, 1, HAL_MAX_DELAY);
 8003556:	f04f 33ff 	mov.w	r3, #4294967295
 800355a:	9302      	str	r3, [sp, #8]
 800355c:	2301      	movs	r3, #1
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	1dfb      	adds	r3, r7, #7
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	2301      	movs	r3, #1
 8003566:	220c      	movs	r2, #12
 8003568:	21c0      	movs	r1, #192	@ 0xc0
 800356a:	480c      	ldr	r0, [pc, #48]	@ (800359c <init_MPL3115A2+0x50>)
 800356c:	f003 ff06 	bl	800737c <HAL_I2C_Mem_Read>
	if (who_am_i == 0xC4)
 8003570:	79fb      	ldrb	r3, [r7, #7]
 8003572:	2bc4      	cmp	r3, #196	@ 0xc4
 8003574:	d10e      	bne.n	8003594 <init_MPL3115A2+0x48>
	{
		// WHO_AM_I is correct, now configure the sensor
//		uint8_t data = 0xB9; // Altimeter mode
		uint8_t data = 0x39; // Barometer mode
 8003576:	2339      	movs	r3, #57	@ 0x39
 8003578:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c1, MPL3115A2_ADDRESS, MPL3115A2_CTRL_REG1, I2C_MEMADD_SIZE_8BIT, &data, 1, HAL_MAX_DELAY);
 800357a:	f04f 33ff 	mov.w	r3, #4294967295
 800357e:	9302      	str	r3, [sp, #8]
 8003580:	2301      	movs	r3, #1
 8003582:	9301      	str	r3, [sp, #4]
 8003584:	1dbb      	adds	r3, r7, #6
 8003586:	9300      	str	r3, [sp, #0]
 8003588:	2301      	movs	r3, #1
 800358a:	2226      	movs	r2, #38	@ 0x26
 800358c:	21c0      	movs	r1, #192	@ 0xc0
 800358e:	4803      	ldr	r0, [pc, #12]	@ (800359c <init_MPL3115A2+0x50>)
 8003590:	f003 fdfa 	bl	8007188 <HAL_I2C_Mem_Write>
	}
	else
	{
		// Handle error
	}
}
 8003594:	bf00      	nop
 8003596:	3708      	adds	r7, #8
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	200004d4 	.word	0x200004d4

080035a0 <init_MPU6050>:

void init_MPU6050(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af04      	add	r7, sp, #16
	uint8_t mpu_config = 0x00;
 80035a6:	2300      	movs	r3, #0
 80035a8:	71fb      	strb	r3, [r7, #7]
	uint8_t mpu_set_sample_rate = 0x07;
 80035aa:	2307      	movs	r3, #7
 80035ac:	71bb      	strb	r3, [r7, #6]
	uint8_t mpu_set_fs_range = 0x00;
 80035ae:	2300      	movs	r3, #0
 80035b0:	717b      	strb	r3, [r7, #5]
	uint8_t clockSource = 0x01;
 80035b2:	2301      	movs	r3, #1
 80035b4:	713b      	strb	r3, [r7, #4]

	// wake up sensor
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDRESS, 0x6B, 1,&mpu_config, 1, 1000);
 80035b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035ba:	9302      	str	r3, [sp, #8]
 80035bc:	2301      	movs	r3, #1
 80035be:	9301      	str	r3, [sp, #4]
 80035c0:	1dfb      	adds	r3, r7, #7
 80035c2:	9300      	str	r3, [sp, #0]
 80035c4:	2301      	movs	r3, #1
 80035c6:	226b      	movs	r2, #107	@ 0x6b
 80035c8:	21d0      	movs	r1, #208	@ 0xd0
 80035ca:	481d      	ldr	r0, [pc, #116]	@ (8003640 <init_MPU6050+0xa0>)
 80035cc:	f003 fddc 	bl	8007188 <HAL_I2C_Mem_Write>

	// set sample rate to 1kHz, config ranges
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDRESS, 0x19, 1, &mpu_set_sample_rate, 1, 1000);
 80035d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035d4:	9302      	str	r3, [sp, #8]
 80035d6:	2301      	movs	r3, #1
 80035d8:	9301      	str	r3, [sp, #4]
 80035da:	1dbb      	adds	r3, r7, #6
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	2301      	movs	r3, #1
 80035e0:	2219      	movs	r2, #25
 80035e2:	21d0      	movs	r1, #208	@ 0xd0
 80035e4:	4816      	ldr	r0, [pc, #88]	@ (8003640 <init_MPU6050+0xa0>)
 80035e6:	f003 fdcf 	bl	8007188 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDRESS, 0x1B, 1, &mpu_set_fs_range, 1, 1000);
 80035ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80035ee:	9302      	str	r3, [sp, #8]
 80035f0:	2301      	movs	r3, #1
 80035f2:	9301      	str	r3, [sp, #4]
 80035f4:	1d7b      	adds	r3, r7, #5
 80035f6:	9300      	str	r3, [sp, #0]
 80035f8:	2301      	movs	r3, #1
 80035fa:	221b      	movs	r2, #27
 80035fc:	21d0      	movs	r1, #208	@ 0xd0
 80035fe:	4810      	ldr	r0, [pc, #64]	@ (8003640 <init_MPU6050+0xa0>)
 8003600:	f003 fdc2 	bl	8007188 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDRESS, 0x1c, 1, &mpu_set_fs_range, 1, 1000);
 8003604:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003608:	9302      	str	r3, [sp, #8]
 800360a:	2301      	movs	r3, #1
 800360c:	9301      	str	r3, [sp, #4]
 800360e:	1d7b      	adds	r3, r7, #5
 8003610:	9300      	str	r3, [sp, #0]
 8003612:	2301      	movs	r3, #1
 8003614:	221c      	movs	r2, #28
 8003616:	21d0      	movs	r1, #208	@ 0xd0
 8003618:	4809      	ldr	r0, [pc, #36]	@ (8003640 <init_MPU6050+0xa0>)
 800361a:	f003 fdb5 	bl	8007188 <HAL_I2C_Mem_Write>
	HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDRESS, 0x6B, I2C_MEMADD_SIZE_8BIT, &clockSource, 1, 1000);
 800361e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003622:	9302      	str	r3, [sp, #8]
 8003624:	2301      	movs	r3, #1
 8003626:	9301      	str	r3, [sp, #4]
 8003628:	1d3b      	adds	r3, r7, #4
 800362a:	9300      	str	r3, [sp, #0]
 800362c:	2301      	movs	r3, #1
 800362e:	226b      	movs	r2, #107	@ 0x6b
 8003630:	21d0      	movs	r1, #208	@ 0xd0
 8003632:	4803      	ldr	r0, [pc, #12]	@ (8003640 <init_MPU6050+0xa0>)
 8003634:	f003 fda8 	bl	8007188 <HAL_I2C_Mem_Write>
}
 8003638:	bf00      	nop
 800363a:	3708      	adds	r7, #8
 800363c:	46bd      	mov	sp, r7
 800363e:	bd80      	pop	{r7, pc}
 8003640:	200004d4 	.word	0x200004d4

08003644 <init_PA1010D>:

void init_PA1010D(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	b086      	sub	sp, #24
 8003648:	af02      	add	r7, sp, #8
	if (HAL_I2C_IsDeviceReady(&hi2c1, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 800364a:	2305      	movs	r3, #5
 800364c:	2203      	movs	r2, #3
 800364e:	2120      	movs	r1, #32
 8003650:	482a      	ldr	r0, [pc, #168]	@ (80036fc <init_PA1010D+0xb8>)
 8003652:	f004 f8c5 	bl	80077e0 <HAL_I2C_IsDeviceReady>
 8003656:	4603      	mov	r3, r0
 8003658:	2b00      	cmp	r3, #0
 800365a:	d14a      	bne.n	80036f2 <init_PA1010D+0xae>
	uint8_t pa1010d_bytebuf;

	HAL_I2C_Master_Transmit(&hi2c1, PA1010D_ADDRESS, PA1010D_MODE, strlen( (char *)PA1010D_MODE), 1000);
 800365c:	4828      	ldr	r0, [pc, #160]	@ (8003700 <init_PA1010D+0xbc>)
 800365e:	f7fc fe27 	bl	80002b0 <strlen>
 8003662:	4603      	mov	r3, r0
 8003664:	b29b      	uxth	r3, r3
 8003666:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800366a:	9200      	str	r2, [sp, #0]
 800366c:	4a24      	ldr	r2, [pc, #144]	@ (8003700 <init_PA1010D+0xbc>)
 800366e:	2120      	movs	r1, #32
 8003670:	4822      	ldr	r0, [pc, #136]	@ (80036fc <init_PA1010D+0xb8>)
 8003672:	f003 fa59 	bl	8006b28 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Transmit(&hi2c1, PA1010D_ADDRESS, PA1010D_RATE, strlen( (char *)PA1010D_RATE), 1000);
 8003676:	4823      	ldr	r0, [pc, #140]	@ (8003704 <init_PA1010D+0xc0>)
 8003678:	f7fc fe1a 	bl	80002b0 <strlen>
 800367c:	4603      	mov	r3, r0
 800367e:	b29b      	uxth	r3, r3
 8003680:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8003684:	9200      	str	r2, [sp, #0]
 8003686:	4a1f      	ldr	r2, [pc, #124]	@ (8003704 <init_PA1010D+0xc0>)
 8003688:	2120      	movs	r1, #32
 800368a:	481c      	ldr	r0, [pc, #112]	@ (80036fc <init_PA1010D+0xb8>)
 800368c:	f003 fa4c 	bl	8006b28 <HAL_I2C_Master_Transmit>
//	pa_init_ret[2] = HAL_I2C_Master_Transmit(&hi2c1, PA1010D_ADDRESS, PA1010D_SAT, strlen( (char *)PA1010D_SAT), 1000);
//	pa_init_ret[3] = HAL_I2C_Master_Transmit(&hi2c1, PA1010D_ADDRESS, PA1010D_CFG, strlen( (char *)PA1010D_CFG), 1000);

//	HAL_Delay(10000);
	//Wait for stabilization
	for(int j=0; j<10; j++){
 8003690:	2300      	movs	r3, #0
 8003692:	60fb      	str	r3, [r7, #12]
 8003694:	e029      	b.n	80036ea <init_PA1010D+0xa6>
		for(int i=0; i<255; i++){
 8003696:	2300      	movs	r3, #0
 8003698:	60bb      	str	r3, [r7, #8]
 800369a:	e014      	b.n	80036c6 <init_PA1010D+0x82>
			HAL_I2C_Master_Receive(&hi2c1, PA1010D_ADDRESS, &pa1010d_bytebuf, 1, HAL_MAX_DELAY);
 800369c:	1dfa      	adds	r2, r7, #7
 800369e:	f04f 33ff 	mov.w	r3, #4294967295
 80036a2:	9300      	str	r3, [sp, #0]
 80036a4:	2301      	movs	r3, #1
 80036a6:	2120      	movs	r1, #32
 80036a8:	4814      	ldr	r0, [pc, #80]	@ (80036fc <init_PA1010D+0xb8>)
 80036aa:	f003 fb3b 	bl	8006d24 <HAL_I2C_Master_Receive>
			if (pa1010d_bytebuf == '$'){
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	2b24      	cmp	r3, #36	@ 0x24
 80036b2:	d00c      	beq.n	80036ce <init_PA1010D+0x8a>
				break;
			}
			pa_buf[i] = pa1010d_bytebuf;
 80036b4:	79f9      	ldrb	r1, [r7, #7]
 80036b6:	4a14      	ldr	r2, [pc, #80]	@ (8003708 <init_PA1010D+0xc4>)
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	4413      	add	r3, r2
 80036bc:	460a      	mov	r2, r1
 80036be:	701a      	strb	r2, [r3, #0]
		for(int i=0; i<255; i++){
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	3301      	adds	r3, #1
 80036c4:	60bb      	str	r3, [r7, #8]
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	2bfe      	cmp	r3, #254	@ 0xfe
 80036ca:	dde7      	ble.n	800369c <init_PA1010D+0x58>
 80036cc:	e000      	b.n	80036d0 <init_PA1010D+0x8c>
				break;
 80036ce:	bf00      	nop
		}
		if (j>5){
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2b05      	cmp	r3, #5
 80036d4:	dd02      	ble.n	80036dc <init_PA1010D+0x98>
			parse_nmea(pa_buf);
 80036d6:	480c      	ldr	r0, [pc, #48]	@ (8003708 <init_PA1010D+0xc4>)
 80036d8:	f7ff f9d2 	bl	8002a80 <parse_nmea>
		}
		HAL_Delay(500);
 80036dc:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80036e0:	f002 fb4e 	bl	8005d80 <HAL_Delay>
	for(int j=0; j<10; j++){
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	3301      	adds	r3, #1
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	2b09      	cmp	r3, #9
 80036ee:	ddd2      	ble.n	8003696 <init_PA1010D+0x52>
 80036f0:	e000      	b.n	80036f4 <init_PA1010D+0xb0>
	if (HAL_I2C_IsDeviceReady(&hi2c1, PA1010D_ADDRESS, 3, 5) != HAL_OK) return;
 80036f2:	bf00      	nop
	}
}
 80036f4:	3710      	adds	r7, #16
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	200004d4 	.word	0x200004d4
 8003700:	2000006c 	.word	0x2000006c
 8003704:	20000058 	.word	0x20000058
 8003708:	20000660 	.word	0x20000660

0800370c <init_INA219>:

void init_INA219(void)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b086      	sub	sp, #24
 8003710:	af04      	add	r7, sp, #16
//	uint8_t ina_config[2] = {0b00000001, 0b00011101};
//	result2 = HAL_I2C_Mem_Write(&hi2c1, (uint16_t) INA219_ADDRESS, 0x05, 1, ina_config, 2, 1000);

	// NEW CODE --------------------------------------------------------------------------
	// This is writing to the CALIBRATION register (0x05), not the CONFIG register (0x00)!
	uint8_t ina_calib[2] = {0x20, 0x00};  // Example calibration value
 8003712:	2320      	movs	r3, #32
 8003714:	80bb      	strh	r3, [r7, #4]
	result2 = HAL_I2C_Mem_Write(&hi2c1, INA219_ADDRESS, 0x05, 1, ina_calib, 2, 1000);
 8003716:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800371a:	9302      	str	r3, [sp, #8]
 800371c:	2302      	movs	r3, #2
 800371e:	9301      	str	r3, [sp, #4]
 8003720:	1d3b      	adds	r3, r7, #4
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	2301      	movs	r3, #1
 8003726:	2205      	movs	r2, #5
 8003728:	2180      	movs	r1, #128	@ 0x80
 800372a:	480d      	ldr	r0, [pc, #52]	@ (8003760 <init_INA219+0x54>)
 800372c:	f003 fd2c 	bl	8007188 <HAL_I2C_Mem_Write>
 8003730:	4603      	mov	r3, r0
 8003732:	461a      	mov	r2, r3
 8003734:	4b0b      	ldr	r3, [pc, #44]	@ (8003764 <init_INA219+0x58>)
 8003736:	701a      	strb	r2, [r3, #0]

	// Now write to the CONFIG register (0x00)
	uint8_t ina_config[2] = {0x01, 0x9F};  // Example: 32V, 2A, 12-bit ADCs
 8003738:	f649 7301 	movw	r3, #40705	@ 0x9f01
 800373c:	803b      	strh	r3, [r7, #0]
	HAL_I2C_Mem_Write(&hi2c1, INA219_ADDRESS, 0x00, 1, ina_config, 2, 1000);
 800373e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003742:	9302      	str	r3, [sp, #8]
 8003744:	2302      	movs	r3, #2
 8003746:	9301      	str	r3, [sp, #4]
 8003748:	463b      	mov	r3, r7
 800374a:	9300      	str	r3, [sp, #0]
 800374c:	2301      	movs	r3, #1
 800374e:	2200      	movs	r2, #0
 8003750:	2180      	movs	r1, #128	@ 0x80
 8003752:	4803      	ldr	r0, [pc, #12]	@ (8003760 <init_INA219+0x54>)
 8003754:	f003 fd18 	bl	8007188 <HAL_I2C_Mem_Write>
}
 8003758:	bf00      	nop
 800375a:	3708      	adds	r7, #8
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}
 8003760:	200004d4 	.word	0x200004d4
 8003764:	20000b29 	.word	0x20000b29

08003768 <read_sensors>:

void read_sensors(void)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
	read_MPU6050(); // Accel/ tilt
 800376e:	f7ff fc43 	bl	8002ff8 <read_MPU6050>
	read_MPL3115A2(); // Temperature/ Pressure
 8003772:	f7ff fb4b 	bl	8002e0c <read_MPL3115A2>
	if (!north_cam_on) read_MMC5603(); // Magnetic Field
 8003776:	4b0c      	ldr	r3, [pc, #48]	@ (80037a8 <read_sensors+0x40>)
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d101      	bne.n	8003782 <read_sensors+0x1a>
 800377e:	f7ff fa1f 	bl	8002bc0 <read_MMC5603>
//	read_PA1010D();
	for (int i = 0; i < 2; ++i){
 8003782:	2300      	movs	r3, #0
 8003784:	607b      	str	r3, [r7, #4]
 8003786:	e004      	b.n	8003792 <read_sensors+0x2a>
		read_PA1010D(); // GPS
 8003788:	f7ff fd3a 	bl	8003200 <read_PA1010D>
	for (int i = 0; i < 2; ++i){
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	3301      	adds	r3, #1
 8003790:	607b      	str	r3, [r7, #4]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2b01      	cmp	r3, #1
 8003796:	ddf7      	ble.n	8003788 <read_sensors+0x20>
	}
	calculate_auto_gyro_speed();
 8003798:	f7fe fdf2 	bl	8002380 <calculate_auto_gyro_speed>
	read_INA219(); // Voltage
 800379c:	f7ff fd84 	bl	80032a8 <read_INA219>
}
 80037a0:	bf00      	nop
 80037a2:	3708      	adds	r7, #8
 80037a4:	46bd      	mov	sp, r7
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	20000880 	.word	0x20000880

080037ac <reset_MPU6050>:

void reset_MPU6050(void) {
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af04      	add	r7, sp, #16
    uint8_t reset_command = 0x80;  // Set the reset bit in PWR_MGMT_1
 80037b2:	2380      	movs	r3, #128	@ 0x80
 80037b4:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDRESS, 0x6B, 1, &reset_command, 1, HAL_MAX_DELAY);
 80037b6:	f04f 33ff 	mov.w	r3, #4294967295
 80037ba:	9302      	str	r3, [sp, #8]
 80037bc:	2301      	movs	r3, #1
 80037be:	9301      	str	r3, [sp, #4]
 80037c0:	1dfb      	adds	r3, r7, #7
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	2301      	movs	r3, #1
 80037c6:	226b      	movs	r2, #107	@ 0x6b
 80037c8:	21d0      	movs	r1, #208	@ 0xd0
 80037ca:	4805      	ldr	r0, [pc, #20]	@ (80037e0 <reset_MPU6050+0x34>)
 80037cc:	f003 fcdc 	bl	8007188 <HAL_I2C_Mem_Write>
    HAL_Delay(100); // Wait for reset to complete
 80037d0:	2064      	movs	r0, #100	@ 0x64
 80037d2:	f002 fad5 	bl	8005d80 <HAL_Delay>
}
 80037d6:	bf00      	nop
 80037d8:	3708      	adds	r7, #8
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	200004d4 	.word	0x200004d4

080037e4 <init_sensors>:

void init_sensors(void)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	af00      	add	r7, sp, #0
	if (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 80037e8:	480c      	ldr	r0, [pc, #48]	@ (800381c <init_sensors+0x38>)
 80037ea:	f004 f927 	bl	8007a3c <HAL_I2C_GetState>
 80037ee:	4603      	mov	r3, r0
 80037f0:	2b20      	cmp	r3, #32
 80037f2:	d001      	beq.n	80037f8 <init_sensors+0x14>
		reset_MPU6050();
 80037f4:	f7ff ffda 	bl	80037ac <reset_MPU6050>
	}

	init_MPU6050(); // Must be first
 80037f8:	f7ff fed2 	bl	80035a0 <init_MPU6050>
	init_MPL3115A2();
 80037fc:	f7ff fea6 	bl	800354c <init_MPL3115A2>
	init_MMC5603();
 8003800:	f7ff fe28 	bl	8003454 <init_MMC5603>
	init_PA1010D();
 8003804:	f7ff ff1e 	bl	8003644 <init_PA1010D>
	init_INA219();
 8003808:	f7ff ff80 	bl	800370c <init_INA219>

	read_PA1010D();
 800380c:	f7ff fcf8 	bl	8003200 <read_PA1010D>
	get_mission_time();
 8003810:	f7fe fea2 	bl	8002558 <get_mission_time>

	flush_PA1010D();
 8003814:	f7ff fd3a 	bl	800328c <flush_PA1010D>
}
 8003818:	bf00      	nop
 800381a:	bd80      	pop	{r7, pc}
 800381c:	200004d4 	.word	0x200004d4

08003820 <init_commands>:

void init_commands(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
	snprintf(sim_command, sizeof(sim_command), "CMD,%s,SIM,", TEAM_ID);
 8003824:	4b30      	ldr	r3, [pc, #192]	@ (80038e8 <init_commands+0xc8>)
 8003826:	4a31      	ldr	r2, [pc, #196]	@ (80038ec <init_commands+0xcc>)
 8003828:	210e      	movs	r1, #14
 800382a:	4831      	ldr	r0, [pc, #196]	@ (80038f0 <init_commands+0xd0>)
 800382c:	f008 fd86 	bl	800c33c <sniprintf>
	snprintf(simp_command, sizeof(simp_command), "CMD,%s,SIMP,", TEAM_ID);
 8003830:	4b2d      	ldr	r3, [pc, #180]	@ (80038e8 <init_commands+0xc8>)
 8003832:	4a30      	ldr	r2, [pc, #192]	@ (80038f4 <init_commands+0xd4>)
 8003834:	210f      	movs	r1, #15
 8003836:	4830      	ldr	r0, [pc, #192]	@ (80038f8 <init_commands+0xd8>)
 8003838:	f008 fd80 	bl	800c33c <sniprintf>
	snprintf(set_time_command, sizeof(set_time_command), "CMD,%s,ST,", TEAM_ID);
 800383c:	4b2a      	ldr	r3, [pc, #168]	@ (80038e8 <init_commands+0xc8>)
 800383e:	4a2f      	ldr	r2, [pc, #188]	@ (80038fc <init_commands+0xdc>)
 8003840:	210d      	movs	r1, #13
 8003842:	482f      	ldr	r0, [pc, #188]	@ (8003900 <init_commands+0xe0>)
 8003844:	f008 fd7a 	bl	800c33c <sniprintf>
	snprintf(cal_alt_command, sizeof(cal_alt_command), "CMD,%s,CAL", TEAM_ID);
 8003848:	4b27      	ldr	r3, [pc, #156]	@ (80038e8 <init_commands+0xc8>)
 800384a:	4a2e      	ldr	r2, [pc, #184]	@ (8003904 <init_commands+0xe4>)
 800384c:	210e      	movs	r1, #14
 800384e:	482e      	ldr	r0, [pc, #184]	@ (8003908 <init_commands+0xe8>)
 8003850:	f008 fd74 	bl	800c33c <sniprintf>
	snprintf(bcn_on_command, sizeof(bcn_on_command), "CMD,%s,BCN,ON", TEAM_ID);
 8003854:	4b24      	ldr	r3, [pc, #144]	@ (80038e8 <init_commands+0xc8>)
 8003856:	4a2d      	ldr	r2, [pc, #180]	@ (800390c <init_commands+0xec>)
 8003858:	2110      	movs	r1, #16
 800385a:	482d      	ldr	r0, [pc, #180]	@ (8003910 <init_commands+0xf0>)
 800385c:	f008 fd6e 	bl	800c33c <sniprintf>
	snprintf(bcn_off_command, sizeof(bcn_off_command), "CMD,%s,BCN,OFF", TEAM_ID);
 8003860:	4b21      	ldr	r3, [pc, #132]	@ (80038e8 <init_commands+0xc8>)
 8003862:	4a2c      	ldr	r2, [pc, #176]	@ (8003914 <init_commands+0xf4>)
 8003864:	2111      	movs	r1, #17
 8003866:	482c      	ldr	r0, [pc, #176]	@ (8003918 <init_commands+0xf8>)
 8003868:	f008 fd68 	bl	800c33c <sniprintf>
	snprintf(tel_on_command, sizeof(tel_on_command), "CMD,%s,CX,ON", TEAM_ID);\
 800386c:	4b1e      	ldr	r3, [pc, #120]	@ (80038e8 <init_commands+0xc8>)
 800386e:	4a2b      	ldr	r2, [pc, #172]	@ (800391c <init_commands+0xfc>)
 8003870:	210f      	movs	r1, #15
 8003872:	482b      	ldr	r0, [pc, #172]	@ (8003920 <init_commands+0x100>)
 8003874:	f008 fd62 	bl	800c33c <sniprintf>
	snprintf(tel_off_command, sizeof(tel_off_command), "CMD,%s,CX,OFF", TEAM_ID);
 8003878:	4b1b      	ldr	r3, [pc, #108]	@ (80038e8 <init_commands+0xc8>)
 800387a:	4a2a      	ldr	r2, [pc, #168]	@ (8003924 <init_commands+0x104>)
 800387c:	2110      	movs	r1, #16
 800387e:	482a      	ldr	r0, [pc, #168]	@ (8003928 <init_commands+0x108>)
 8003880:	f008 fd5c 	bl	800c33c <sniprintf>
	snprintf(cal_comp_on_command, sizeof(cal_comp_on_command), "CMD,%s,CC,ON", TEAM_ID);
 8003884:	4b18      	ldr	r3, [pc, #96]	@ (80038e8 <init_commands+0xc8>)
 8003886:	4a29      	ldr	r2, [pc, #164]	@ (800392c <init_commands+0x10c>)
 8003888:	210f      	movs	r1, #15
 800388a:	4829      	ldr	r0, [pc, #164]	@ (8003930 <init_commands+0x110>)
 800388c:	f008 fd56 	bl	800c33c <sniprintf>
	snprintf(cal_comp_off_command, sizeof(cal_comp_off_command), "CMD,%s,CC,OFF", TEAM_ID);
 8003890:	4b15      	ldr	r3, [pc, #84]	@ (80038e8 <init_commands+0xc8>)
 8003892:	4a28      	ldr	r2, [pc, #160]	@ (8003934 <init_commands+0x114>)
 8003894:	2110      	movs	r1, #16
 8003896:	4828      	ldr	r0, [pc, #160]	@ (8003938 <init_commands+0x118>)
 8003898:	f008 fd50 	bl	800c33c <sniprintf>
	snprintf(set_camera_north_command, sizeof(set_camera_north_command), "CMD,%s,SCN", TEAM_ID);
 800389c:	4b12      	ldr	r3, [pc, #72]	@ (80038e8 <init_commands+0xc8>)
 800389e:	4a27      	ldr	r2, [pc, #156]	@ (800393c <init_commands+0x11c>)
 80038a0:	210e      	movs	r1, #14
 80038a2:	4827      	ldr	r0, [pc, #156]	@ (8003940 <init_commands+0x120>)
 80038a4:	f008 fd4a 	bl	800c33c <sniprintf>
	snprintf(activate_north_cam_command, sizeof(activate_north_cam_command), "CMD,%s,MEC,CAM,ON", TEAM_ID);
 80038a8:	4b0f      	ldr	r3, [pc, #60]	@ (80038e8 <init_commands+0xc8>)
 80038aa:	4a26      	ldr	r2, [pc, #152]	@ (8003944 <init_commands+0x124>)
 80038ac:	2115      	movs	r1, #21
 80038ae:	4826      	ldr	r0, [pc, #152]	@ (8003948 <init_commands+0x128>)
 80038b0:	f008 fd44 	bl	800c33c <sniprintf>
	snprintf(deactivate_north_cam_command, sizeof(deactivate_north_cam_command), "CMD,%s,MEC,CAM,OFF", TEAM_ID);
 80038b4:	4b0c      	ldr	r3, [pc, #48]	@ (80038e8 <init_commands+0xc8>)
 80038b6:	4a25      	ldr	r2, [pc, #148]	@ (800394c <init_commands+0x12c>)
 80038b8:	2116      	movs	r1, #22
 80038ba:	4825      	ldr	r0, [pc, #148]	@ (8003950 <init_commands+0x130>)
 80038bc:	f008 fd3e 	bl	800c33c <sniprintf>
	snprintf(release_payload_command, sizeof(release_payload_command), "CMD,%s,MEC,PAYLOAD,ON", TEAM_ID);
 80038c0:	4b09      	ldr	r3, [pc, #36]	@ (80038e8 <init_commands+0xc8>)
 80038c2:	4a24      	ldr	r2, [pc, #144]	@ (8003954 <init_commands+0x134>)
 80038c4:	2119      	movs	r1, #25
 80038c6:	4824      	ldr	r0, [pc, #144]	@ (8003958 <init_commands+0x138>)
 80038c8:	f008 fd38 	bl	800c33c <sniprintf>
	snprintf(reset_release_payload_command, sizeof(reset_release_payload_command), "CMD,%s,MEC,PAYLOAD,OFF", TEAM_ID);
 80038cc:	4b06      	ldr	r3, [pc, #24]	@ (80038e8 <init_commands+0xc8>)
 80038ce:	4a23      	ldr	r2, [pc, #140]	@ (800395c <init_commands+0x13c>)
 80038d0:	211a      	movs	r1, #26
 80038d2:	4823      	ldr	r0, [pc, #140]	@ (8003960 <init_commands+0x140>)
 80038d4:	f008 fd32 	bl	800c33c <sniprintf>
	snprintf(reset_state_command, sizeof(reset_state_command), "CMD,%s,RST", TEAM_ID);
 80038d8:	4b03      	ldr	r3, [pc, #12]	@ (80038e8 <init_commands+0xc8>)
 80038da:	4a22      	ldr	r2, [pc, #136]	@ (8003964 <init_commands+0x144>)
 80038dc:	210e      	movs	r1, #14
 80038de:	4822      	ldr	r0, [pc, #136]	@ (8003968 <init_commands+0x148>)
 80038e0:	f008 fd2c 	bl	800c33c <sniprintf>
}
 80038e4:	bf00      	nop
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	0800fe80 	.word	0x0800fe80
 80038ec:	0800fe88 	.word	0x0800fe88
 80038f0:	200008b0 	.word	0x200008b0
 80038f4:	0800fe94 	.word	0x0800fe94
 80038f8:	200008c0 	.word	0x200008c0
 80038fc:	0800fea4 	.word	0x0800fea4
 8003900:	200008d0 	.word	0x200008d0
 8003904:	0800feb0 	.word	0x0800feb0
 8003908:	200008e0 	.word	0x200008e0
 800390c:	0800febc 	.word	0x0800febc
 8003910:	20000930 	.word	0x20000930
 8003914:	0800fecc 	.word	0x0800fecc
 8003918:	20000940 	.word	0x20000940
 800391c:	0800fedc 	.word	0x0800fedc
 8003920:	20000954 	.word	0x20000954
 8003924:	0800feec 	.word	0x0800feec
 8003928:	20000964 	.word	0x20000964
 800392c:	0800fefc 	.word	0x0800fefc
 8003930:	20000974 	.word	0x20000974
 8003934:	0800ff0c 	.word	0x0800ff0c
 8003938:	20000984 	.word	0x20000984
 800393c:	0800ff1c 	.word	0x0800ff1c
 8003940:	200008f0 	.word	0x200008f0
 8003944:	0800ff28 	.word	0x0800ff28
 8003948:	20000900 	.word	0x20000900
 800394c:	0800ff3c 	.word	0x0800ff3c
 8003950:	20000918 	.word	0x20000918
 8003954:	0800ff50 	.word	0x0800ff50
 8003958:	20000994 	.word	0x20000994
 800395c:	0800ff68 	.word	0x0800ff68
 8003960:	200009b0 	.word	0x200009b0
 8003964:	0800ff80 	.word	0x0800ff80
 8003968:	200009cc 	.word	0x200009cc

0800396c <Stepper_SetStep>:

// Stepper Motor Functions ---------------------------------------------------------------------------
void Stepper_SetStep(uint8_t i) {
 800396c:	b580      	push	{r7, lr}
 800396e:	b082      	sub	sp, #8
 8003970:	af00      	add	r7, sp, #0
 8003972:	4603      	mov	r3, r0
 8003974:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(IN1_PORT, IN1_PIN, steps[i][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003976:	79fb      	ldrb	r3, [r7, #7]
 8003978:	4a1f      	ldr	r2, [pc, #124]	@ (80039f8 <Stepper_SetStep+0x8c>)
 800397a:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 800397e:	2b00      	cmp	r3, #0
 8003980:	bf14      	ite	ne
 8003982:	2301      	movne	r3, #1
 8003984:	2300      	moveq	r3, #0
 8003986:	b2db      	uxtb	r3, r3
 8003988:	461a      	mov	r2, r3
 800398a:	2140      	movs	r1, #64	@ 0x40
 800398c:	481b      	ldr	r0, [pc, #108]	@ (80039fc <Stepper_SetStep+0x90>)
 800398e:	f002 ff49 	bl	8006824 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN2_PORT, IN2_PIN, steps[i][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8003992:	79fb      	ldrb	r3, [r7, #7]
 8003994:	4a18      	ldr	r2, [pc, #96]	@ (80039f8 <Stepper_SetStep+0x8c>)
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	785b      	ldrb	r3, [r3, #1]
 800399c:	2b00      	cmp	r3, #0
 800399e:	bf14      	ite	ne
 80039a0:	2301      	movne	r3, #1
 80039a2:	2300      	moveq	r3, #0
 80039a4:	b2db      	uxtb	r3, r3
 80039a6:	461a      	mov	r2, r3
 80039a8:	2180      	movs	r1, #128	@ 0x80
 80039aa:	4814      	ldr	r0, [pc, #80]	@ (80039fc <Stepper_SetStep+0x90>)
 80039ac:	f002 ff3a 	bl	8006824 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN3_PORT, IN3_PIN, steps[i][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80039b0:	79fb      	ldrb	r3, [r7, #7]
 80039b2:	4a11      	ldr	r2, [pc, #68]	@ (80039f8 <Stepper_SetStep+0x8c>)
 80039b4:	009b      	lsls	r3, r3, #2
 80039b6:	4413      	add	r3, r2
 80039b8:	789b      	ldrb	r3, [r3, #2]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	bf14      	ite	ne
 80039be:	2301      	movne	r3, #1
 80039c0:	2300      	moveq	r3, #0
 80039c2:	b2db      	uxtb	r3, r3
 80039c4:	461a      	mov	r2, r3
 80039c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80039ca:	480c      	ldr	r0, [pc, #48]	@ (80039fc <Stepper_SetStep+0x90>)
 80039cc:	f002 ff2a 	bl	8006824 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(IN4_PORT, IN4_PIN, steps[i][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80039d0:	79fb      	ldrb	r3, [r7, #7]
 80039d2:	4a09      	ldr	r2, [pc, #36]	@ (80039f8 <Stepper_SetStep+0x8c>)
 80039d4:	009b      	lsls	r3, r3, #2
 80039d6:	4413      	add	r3, r2
 80039d8:	78db      	ldrb	r3, [r3, #3]
 80039da:	2b00      	cmp	r3, #0
 80039dc:	bf14      	ite	ne
 80039de:	2301      	movne	r3, #1
 80039e0:	2300      	moveq	r3, #0
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	461a      	mov	r2, r3
 80039e6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80039ea:	4804      	ldr	r0, [pc, #16]	@ (80039fc <Stepper_SetStep+0x90>)
 80039ec:	f002 ff1a 	bl	8006824 <HAL_GPIO_WritePin>
}
 80039f0:	bf00      	nop
 80039f2:	3708      	adds	r7, #8
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	200000b0 	.word	0x200000b0
 80039fc:	40020800 	.word	0x40020800

08003a00 <Stepper_Rotate>:

// Rotate the motor a specified number of steps
void Stepper_Rotate(int stepsCount, int delayMs) {
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b084      	sub	sp, #16
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
    int direction = (stepsCount > 0) ? 1 : -1;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	dd01      	ble.n	8003a14 <Stepper_Rotate+0x14>
 8003a10:	2301      	movs	r3, #1
 8003a12:	e001      	b.n	8003a18 <Stepper_Rotate+0x18>
 8003a14:	f04f 33ff 	mov.w	r3, #4294967295
 8003a18:	60bb      	str	r3, [r7, #8]
    stepsCount = abs(stepsCount);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	bfb8      	it	lt
 8003a20:	425b      	neglt	r3, r3
 8003a22:	607b      	str	r3, [r7, #4]

    for (int i = 0; i < stepsCount; i++) {
 8003a24:	2300      	movs	r3, #0
 8003a26:	60fb      	str	r3, [r7, #12]
 8003a28:	e021      	b.n	8003a6e <Stepper_Rotate+0x6e>
        Stepper_SetStep(stepIndex);
 8003a2a:	4b15      	ldr	r3, [pc, #84]	@ (8003a80 <Stepper_Rotate+0x80>)
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	4618      	mov	r0, r3
 8003a32:	f7ff ff9b 	bl	800396c <Stepper_SetStep>
        HAL_Delay(delayMs);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f002 f9a1 	bl	8005d80 <HAL_Delay>

        stepIndex += direction;
 8003a3e:	4b10      	ldr	r3, [pc, #64]	@ (8003a80 <Stepper_Rotate+0x80>)
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	4413      	add	r3, r2
 8003a46:	4a0e      	ldr	r2, [pc, #56]	@ (8003a80 <Stepper_Rotate+0x80>)
 8003a48:	6013      	str	r3, [r2, #0]
        if (stepIndex >= 8) stepIndex = 0;
 8003a4a:	4b0d      	ldr	r3, [pc, #52]	@ (8003a80 <Stepper_Rotate+0x80>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2b07      	cmp	r3, #7
 8003a50:	dd03      	ble.n	8003a5a <Stepper_Rotate+0x5a>
 8003a52:	4b0b      	ldr	r3, [pc, #44]	@ (8003a80 <Stepper_Rotate+0x80>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	e006      	b.n	8003a68 <Stepper_Rotate+0x68>
        else if (stepIndex < 0) stepIndex = 7;
 8003a5a:	4b09      	ldr	r3, [pc, #36]	@ (8003a80 <Stepper_Rotate+0x80>)
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	da02      	bge.n	8003a68 <Stepper_Rotate+0x68>
 8003a62:	4b07      	ldr	r3, [pc, #28]	@ (8003a80 <Stepper_Rotate+0x80>)
 8003a64:	2207      	movs	r2, #7
 8003a66:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < stepsCount; i++) {
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	3301      	adds	r3, #1
 8003a6c:	60fb      	str	r3, [r7, #12]
 8003a6e:	68fa      	ldr	r2, [r7, #12]
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	dbd9      	blt.n	8003a2a <Stepper_Rotate+0x2a>
    }
}
 8003a76:	bf00      	nop
 8003a78:	bf00      	nop
 8003a7a:	3710      	adds	r7, #16
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}
 8003a80:	200000a0 	.word	0x200000a0

08003a84 <DWT_Init>:

void DWT_Init(void) {
 8003a84:	b480      	push	{r7}
 8003a86:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk; // Enable TRC
 8003a88:	4b09      	ldr	r3, [pc, #36]	@ (8003ab0 <DWT_Init+0x2c>)
 8003a8a:	68db      	ldr	r3, [r3, #12]
 8003a8c:	4a08      	ldr	r2, [pc, #32]	@ (8003ab0 <DWT_Init+0x2c>)
 8003a8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a92:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;                                // Reset counter
 8003a94:	4b07      	ldr	r3, [pc, #28]	@ (8003ab4 <DWT_Init+0x30>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;            // Enable counter
 8003a9a:	4b06      	ldr	r3, [pc, #24]	@ (8003ab4 <DWT_Init+0x30>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a05      	ldr	r2, [pc, #20]	@ (8003ab4 <DWT_Init+0x30>)
 8003aa0:	f043 0301 	orr.w	r3, r3, #1
 8003aa4:	6013      	str	r3, [r2, #0]
}
 8003aa6:	bf00      	nop
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	e000edf0 	.word	0xe000edf0
 8003ab4:	e0001000 	.word	0xe0001000

08003ab8 <Stepper_Correction>:

// Rotate the motor to correct its direction to all way to the North
void Stepper_Correction(){
 8003ab8:	b5b0      	push	{r4, r5, r7, lr}
 8003aba:	b090      	sub	sp, #64	@ 0x40
 8003abc:	af00      	add	r7, sp, #0
//
//	Stepper_Rotate(num_steps, 0);


	// Read sensor data (gyroscope, accelerometer, magnetometer)
	read_MPU6050();
 8003abe:	f7ff fa9b 	bl	8002ff8 <read_MPU6050>
	read_MMC5603();
 8003ac2:	f7ff f87d 	bl	8002bc0 <read_MMC5603>

	float gx = gyro_x;
 8003ac6:	4b92      	ldr	r3, [pc, #584]	@ (8003d10 <Stepper_Correction+0x258>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	63bb      	str	r3, [r7, #56]	@ 0x38
	float gy = gyro_y;
 8003acc:	4b91      	ldr	r3, [pc, #580]	@ (8003d14 <Stepper_Correction+0x25c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	637b      	str	r3, [r7, #52]	@ 0x34
	float gz = gyro_z;
 8003ad2:	4b91      	ldr	r3, [pc, #580]	@ (8003d18 <Stepper_Correction+0x260>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	633b      	str	r3, [r7, #48]	@ 0x30
	float ax = accel_x;
 8003ad8:	4b90      	ldr	r3, [pc, #576]	@ (8003d1c <Stepper_Correction+0x264>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float ay = accel_y;
 8003ade:	4b90      	ldr	r3, [pc, #576]	@ (8003d20 <Stepper_Correction+0x268>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	62bb      	str	r3, [r7, #40]	@ 0x28
	float az = accel_z;
 8003ae4:	4b8f      	ldr	r3, [pc, #572]	@ (8003d24 <Stepper_Correction+0x26c>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	627b      	str	r3, [r7, #36]	@ 0x24
	float mx = mag_x;
 8003aea:	4b8f      	ldr	r3, [pc, #572]	@ (8003d28 <Stepper_Correction+0x270>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	623b      	str	r3, [r7, #32]
	float my = mag_y;
 8003af0:	4b8e      	ldr	r3, [pc, #568]	@ (8003d2c <Stepper_Correction+0x274>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	61fb      	str	r3, [r7, #28]
	float mz = mag_z;
 8003af6:	4b8e      	ldr	r3, [pc, #568]	@ (8003d30 <Stepper_Correction+0x278>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	61bb      	str	r3, [r7, #24]

	uint32_t now = DWT->CYCCNT;
 8003afc:	4b8d      	ldr	r3, [pc, #564]	@ (8003d34 <Stepper_Correction+0x27c>)
 8003afe:	685b      	ldr	r3, [r3, #4]
 8003b00:	617b      	str	r3, [r7, #20]
	float dt = (now - lastStepperUpdate) / (float)SystemCoreClock;
 8003b02:	4b8d      	ldr	r3, [pc, #564]	@ (8003d38 <Stepper_Correction+0x280>)
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	697a      	ldr	r2, [r7, #20]
 8003b08:	1ad3      	subs	r3, r2, r3
 8003b0a:	ee07 3a90 	vmov	s15, r3
 8003b0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b12:	4b8a      	ldr	r3, [pc, #552]	@ (8003d3c <Stepper_Correction+0x284>)
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	ee07 3a90 	vmov	s15, r3
 8003b1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b22:	edc7 7a04 	vstr	s15, [r7, #16]
	lastStepperUpdate = now;
 8003b26:	4a84      	ldr	r2, [pc, #528]	@ (8003d38 <Stepper_Correction+0x280>)
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	6013      	str	r3, [r2, #0]

	if (dt > 0) {
 8003b2c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003b30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003b34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b38:	dd02      	ble.n	8003b40 <Stepper_Correction+0x88>
	    ahrs.invSampleFreq = dt;
 8003b3a:	4a81      	ldr	r2, [pc, #516]	@ (8003d40 <Stepper_Correction+0x288>)
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	6153      	str	r3, [r2, #20]
	}
	Madgwick_update(&ahrs, gx, -gy, -gz, ax, -ay, -az, mx, my, mz);
 8003b40:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003b44:	eeb1 7a67 	vneg.f32	s14, s15
 8003b48:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003b4c:	eef1 6a67 	vneg.f32	s13, s15
 8003b50:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003b54:	eeb1 6a67 	vneg.f32	s12, s15
 8003b58:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b5c:	eef1 7a67 	vneg.f32	s15, s15
 8003b60:	ed97 4a06 	vldr	s8, [r7, #24]
 8003b64:	edd7 3a07 	vldr	s7, [r7, #28]
 8003b68:	ed97 3a08 	vldr	s6, [r7, #32]
 8003b6c:	eef0 2a67 	vmov.f32	s5, s15
 8003b70:	eeb0 2a46 	vmov.f32	s4, s12
 8003b74:	edd7 1a0b 	vldr	s3, [r7, #44]	@ 0x2c
 8003b78:	eeb0 1a66 	vmov.f32	s2, s13
 8003b7c:	eef0 0a47 	vmov.f32	s1, s14
 8003b80:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 8003b84:	486e      	ldr	r0, [pc, #440]	@ (8003d40 <Stepper_Correction+0x288>)
 8003b86:	f7fd fa91 	bl	80010ac <Madgwick_update>

	// Get the current yaw from the Madgwick filter (assumed to represent the direction of the system)
	float current_yaw = Madgwick_getYaw(&ahrs);
 8003b8a:	486d      	ldr	r0, [pc, #436]	@ (8003d40 <Stepper_Correction+0x288>)
 8003b8c:	f7fe fb78 	bl	8002280 <Madgwick_getYaw>
 8003b90:	ed87 0a03 	vstr	s0, [r7, #12]

	float correction_boost = 1.05f;
 8003b94:	4b6b      	ldr	r3, [pc, #428]	@ (8003d44 <Stepper_Correction+0x28c>)
 8003b96:	60bb      	str	r3, [r7, #8]
	float dir_change = (stepper_direction - current_yaw) * correction_boost;
 8003b98:	4b6b      	ldr	r3, [pc, #428]	@ (8003d48 <Stepper_Correction+0x290>)
 8003b9a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f7fc fcf2 	bl	8000588 <__aeabi_f2d>
 8003ba4:	4602      	mov	r2, r0
 8003ba6:	460b      	mov	r3, r1
 8003ba8:	4620      	mov	r0, r4
 8003baa:	4629      	mov	r1, r5
 8003bac:	f7fc fb8c 	bl	80002c8 <__aeabi_dsub>
 8003bb0:	4602      	mov	r2, r0
 8003bb2:	460b      	mov	r3, r1
 8003bb4:	4614      	mov	r4, r2
 8003bb6:	461d      	mov	r5, r3
 8003bb8:	68b8      	ldr	r0, [r7, #8]
 8003bba:	f7fc fce5 	bl	8000588 <__aeabi_f2d>
 8003bbe:	4602      	mov	r2, r0
 8003bc0:	460b      	mov	r3, r1
 8003bc2:	4620      	mov	r0, r4
 8003bc4:	4629      	mov	r1, r5
 8003bc6:	f7fc fd37 	bl	8000638 <__aeabi_dmul>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	460b      	mov	r3, r1
 8003bce:	4610      	mov	r0, r2
 8003bd0:	4619      	mov	r1, r3
 8003bd2:	f7fd f829 	bl	8000c28 <__aeabi_d2f>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (dir_change > 180) dir_change -= 360;
 8003bda:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003bde:	ed9f 7a5b 	vldr	s14, [pc, #364]	@ 8003d4c <Stepper_Correction+0x294>
 8003be2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003be6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bea:	dd08      	ble.n	8003bfe <Stepper_Correction+0x146>
 8003bec:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003bf0:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8003d50 <Stepper_Correction+0x298>
 8003bf4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003bf8:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 8003bfc:	e010      	b.n	8003c20 <Stepper_Correction+0x168>
	else if (dir_change < -180) dir_change += 360;
 8003bfe:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003c02:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8003d54 <Stepper_Correction+0x29c>
 8003c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c0e:	d507      	bpl.n	8003c20 <Stepper_Correction+0x168>
 8003c10:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003c14:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8003d50 <Stepper_Correction+0x298>
 8003c18:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003c1c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	int num_steps = round(dir_change * STEPS_PER_REV / 360);
 8003c20:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8003c24:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8003d58 <Stepper_Correction+0x2a0>
 8003c28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003c2c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003d50 <Stepper_Correction+0x298>
 8003c30:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003c34:	ee16 0a90 	vmov	r0, s13
 8003c38:	f7fc fca6 	bl	8000588 <__aeabi_f2d>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	ec43 2b10 	vmov	d0, r2, r3
 8003c44:	f00b fafe 	bl	800f244 <round>
 8003c48:	ec53 2b10 	vmov	r2, r3, d0
 8003c4c:	4610      	mov	r0, r2
 8003c4e:	4619      	mov	r1, r3
 8003c50:	f7fc ffa2 	bl	8000b98 <__aeabi_d2iz>
 8003c54:	4603      	mov	r3, r0
 8003c56:	607b      	str	r3, [r7, #4]

	stepper_direction -= (double)num_steps * 360 / STEPS_PER_REV;
 8003c58:	4b3b      	ldr	r3, [pc, #236]	@ (8003d48 <Stepper_Correction+0x290>)
 8003c5a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f7fc fc80 	bl	8000564 <__aeabi_i2d>
 8003c64:	f04f 0200 	mov.w	r2, #0
 8003c68:	4b3c      	ldr	r3, [pc, #240]	@ (8003d5c <Stepper_Correction+0x2a4>)
 8003c6a:	f7fc fce5 	bl	8000638 <__aeabi_dmul>
 8003c6e:	4602      	mov	r2, r0
 8003c70:	460b      	mov	r3, r1
 8003c72:	4610      	mov	r0, r2
 8003c74:	4619      	mov	r1, r3
 8003c76:	f04f 0200 	mov.w	r2, #0
 8003c7a:	4b39      	ldr	r3, [pc, #228]	@ (8003d60 <Stepper_Correction+0x2a8>)
 8003c7c:	f7fc fe06 	bl	800088c <__aeabi_ddiv>
 8003c80:	4602      	mov	r2, r0
 8003c82:	460b      	mov	r3, r1
 8003c84:	4620      	mov	r0, r4
 8003c86:	4629      	mov	r1, r5
 8003c88:	f7fc fb1e 	bl	80002c8 <__aeabi_dsub>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	492d      	ldr	r1, [pc, #180]	@ (8003d48 <Stepper_Correction+0x290>)
 8003c92:	e9c1 2300 	strd	r2, r3, [r1]
	if (stepper_direction > 360) stepper_direction -= 360;
 8003c96:	4b2c      	ldr	r3, [pc, #176]	@ (8003d48 <Stepper_Correction+0x290>)
 8003c98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	4b2e      	ldr	r3, [pc, #184]	@ (8003d5c <Stepper_Correction+0x2a4>)
 8003ca2:	f7fc ff59 	bl	8000b58 <__aeabi_dcmpgt>
 8003ca6:	4603      	mov	r3, r0
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d00d      	beq.n	8003cc8 <Stepper_Correction+0x210>
 8003cac:	4b26      	ldr	r3, [pc, #152]	@ (8003d48 <Stepper_Correction+0x290>)
 8003cae:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	4b29      	ldr	r3, [pc, #164]	@ (8003d5c <Stepper_Correction+0x2a4>)
 8003cb8:	f7fc fb06 	bl	80002c8 <__aeabi_dsub>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	460b      	mov	r3, r1
 8003cc0:	4921      	ldr	r1, [pc, #132]	@ (8003d48 <Stepper_Correction+0x290>)
 8003cc2:	e9c1 2300 	strd	r2, r3, [r1]
 8003cc6:	e018      	b.n	8003cfa <Stepper_Correction+0x242>
	else if (stepper_direction < 0) stepper_direction += 360;
 8003cc8:	4b1f      	ldr	r3, [pc, #124]	@ (8003d48 <Stepper_Correction+0x290>)
 8003cca:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003cce:	f04f 0200 	mov.w	r2, #0
 8003cd2:	f04f 0300 	mov.w	r3, #0
 8003cd6:	f7fc ff21 	bl	8000b1c <__aeabi_dcmplt>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00c      	beq.n	8003cfa <Stepper_Correction+0x242>
 8003ce0:	4b19      	ldr	r3, [pc, #100]	@ (8003d48 <Stepper_Correction+0x290>)
 8003ce2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ce6:	f04f 0200 	mov.w	r2, #0
 8003cea:	4b1c      	ldr	r3, [pc, #112]	@ (8003d5c <Stepper_Correction+0x2a4>)
 8003cec:	f7fc faee 	bl	80002cc <__adddf3>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	460b      	mov	r3, r1
 8003cf4:	4914      	ldr	r1, [pc, #80]	@ (8003d48 <Stepper_Correction+0x290>)
 8003cf6:	e9c1 2300 	strd	r2, r3, [r1]

	Stepper_Rotate(-num_steps, 0);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	425b      	negs	r3, r3
 8003cfe:	2100      	movs	r1, #0
 8003d00:	4618      	mov	r0, r3
 8003d02:	f7ff fe7d 	bl	8003a00 <Stepper_Rotate>
}
 8003d06:	bf00      	nop
 8003d08:	3740      	adds	r7, #64	@ 0x40
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bdb0      	pop	{r4, r5, r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	20000624 	.word	0x20000624
 8003d14:	20000628 	.word	0x20000628
 8003d18:	2000062c 	.word	0x2000062c
 8003d1c:	20000630 	.word	0x20000630
 8003d20:	20000634 	.word	0x20000634
 8003d24:	20000638 	.word	0x20000638
 8003d28:	2000063c 	.word	0x2000063c
 8003d2c:	20000640 	.word	0x20000640
 8003d30:	20000644 	.word	0x20000644
 8003d34:	e0001000 	.word	0xe0001000
 8003d38:	200008ac 	.word	0x200008ac
 8003d3c:	200000d0 	.word	0x200000d0
 8003d40:	20000884 	.word	0x20000884
 8003d44:	3f866666 	.word	0x3f866666
 8003d48:	20000878 	.word	0x20000878
 8003d4c:	43340000 	.word	0x43340000
 8003d50:	43b40000 	.word	0x43b40000
 8003d54:	c3340000 	.word	0xc3340000
 8003d58:	45800000 	.word	0x45800000
 8003d5c:	40768000 	.word	0x40768000
 8003d60:	40b00000 	.word	0x40b00000

08003d64 <set_stepper_north>:

void set_stepper_north(){
 8003d64:	b480      	push	{r7}
 8003d66:	af00      	add	r7, sp, #0
	stepper_direction = direction;
 8003d68:	4b05      	ldr	r3, [pc, #20]	@ (8003d80 <set_stepper_north+0x1c>)
 8003d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d6e:	4905      	ldr	r1, [pc, #20]	@ (8003d84 <set_stepper_north+0x20>)
 8003d70:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003d74:	bf00      	nop
 8003d76:	46bd      	mov	sp, r7
 8003d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d7c:	4770      	bx	lr
 8003d7e:	bf00      	nop
 8003d80:	20000870 	.word	0x20000870
 8003d84:	20000878 	.word	0x20000878

08003d88 <turn_stepper_north>:

void turn_stepper_north(){
 8003d88:	b5b0      	push	{r4, r5, r7, lr}
 8003d8a:	b082      	sub	sp, #8
 8003d8c:	af00      	add	r7, sp, #0
	read_MMC5603();
 8003d8e:	f7fe ff17 	bl	8002bc0 <read_MMC5603>
	float dir_change = stepper_direction - direction;
 8003d92:	4b5c      	ldr	r3, [pc, #368]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003d94:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003d98:	4b5b      	ldr	r3, [pc, #364]	@ (8003f08 <turn_stepper_north+0x180>)
 8003d9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d9e:	f7fc fa93 	bl	80002c8 <__aeabi_dsub>
 8003da2:	4602      	mov	r2, r0
 8003da4:	460b      	mov	r3, r1
 8003da6:	4610      	mov	r0, r2
 8003da8:	4619      	mov	r1, r3
 8003daa:	f7fc ff3d 	bl	8000c28 <__aeabi_d2f>
 8003dae:	4603      	mov	r3, r0
 8003db0:	607b      	str	r3, [r7, #4]
	if (dir_change > 180) dir_change -= 360;
 8003db2:	edd7 7a01 	vldr	s15, [r7, #4]
 8003db6:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8003f0c <turn_stepper_north+0x184>
 8003dba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003dc2:	dd08      	ble.n	8003dd6 <turn_stepper_north+0x4e>
 8003dc4:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dc8:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8003f10 <turn_stepper_north+0x188>
 8003dcc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003dd0:	edc7 7a01 	vstr	s15, [r7, #4]
 8003dd4:	e010      	b.n	8003df8 <turn_stepper_north+0x70>
	else if (dir_change < -180) dir_change += 360;
 8003dd6:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dda:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8003f14 <turn_stepper_north+0x18c>
 8003dde:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003de6:	d507      	bpl.n	8003df8 <turn_stepper_north+0x70>
 8003de8:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dec:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003f10 <turn_stepper_north+0x188>
 8003df0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003df4:	edc7 7a01 	vstr	s15, [r7, #4]

	int num_steps = round(dir_change * STEPS_PER_REV / 360);
 8003df8:	edd7 7a01 	vldr	s15, [r7, #4]
 8003dfc:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8003f18 <turn_stepper_north+0x190>
 8003e00:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003e04:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8003f10 <turn_stepper_north+0x188>
 8003e08:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003e0c:	ee16 0a90 	vmov	r0, s13
 8003e10:	f7fc fbba 	bl	8000588 <__aeabi_f2d>
 8003e14:	4602      	mov	r2, r0
 8003e16:	460b      	mov	r3, r1
 8003e18:	ec43 2b10 	vmov	d0, r2, r3
 8003e1c:	f00b fa12 	bl	800f244 <round>
 8003e20:	ec53 2b10 	vmov	r2, r3, d0
 8003e24:	4610      	mov	r0, r2
 8003e26:	4619      	mov	r1, r3
 8003e28:	f7fc feb6 	bl	8000b98 <__aeabi_d2iz>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	603b      	str	r3, [r7, #0]

	stepper_direction -= (double)num_steps * 360 / STEPS_PER_REV;
 8003e30:	4b34      	ldr	r3, [pc, #208]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003e32:	e9d3 4500 	ldrd	r4, r5, [r3]
 8003e36:	6838      	ldr	r0, [r7, #0]
 8003e38:	f7fc fb94 	bl	8000564 <__aeabi_i2d>
 8003e3c:	f04f 0200 	mov.w	r2, #0
 8003e40:	4b36      	ldr	r3, [pc, #216]	@ (8003f1c <turn_stepper_north+0x194>)
 8003e42:	f7fc fbf9 	bl	8000638 <__aeabi_dmul>
 8003e46:	4602      	mov	r2, r0
 8003e48:	460b      	mov	r3, r1
 8003e4a:	4610      	mov	r0, r2
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	4b33      	ldr	r3, [pc, #204]	@ (8003f20 <turn_stepper_north+0x198>)
 8003e54:	f7fc fd1a 	bl	800088c <__aeabi_ddiv>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	460b      	mov	r3, r1
 8003e5c:	4620      	mov	r0, r4
 8003e5e:	4629      	mov	r1, r5
 8003e60:	f7fc fa32 	bl	80002c8 <__aeabi_dsub>
 8003e64:	4602      	mov	r2, r0
 8003e66:	460b      	mov	r3, r1
 8003e68:	4926      	ldr	r1, [pc, #152]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003e6a:	e9c1 2300 	strd	r2, r3, [r1]
	if (stepper_direction > 360) stepper_direction -= 360;
 8003e6e:	4b25      	ldr	r3, [pc, #148]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003e70:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e74:	f04f 0200 	mov.w	r2, #0
 8003e78:	4b28      	ldr	r3, [pc, #160]	@ (8003f1c <turn_stepper_north+0x194>)
 8003e7a:	f7fc fe6d 	bl	8000b58 <__aeabi_dcmpgt>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00d      	beq.n	8003ea0 <turn_stepper_north+0x118>
 8003e84:	4b1f      	ldr	r3, [pc, #124]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003e86:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003e8a:	f04f 0200 	mov.w	r2, #0
 8003e8e:	4b23      	ldr	r3, [pc, #140]	@ (8003f1c <turn_stepper_north+0x194>)
 8003e90:	f7fc fa1a 	bl	80002c8 <__aeabi_dsub>
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	491a      	ldr	r1, [pc, #104]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003e9a:	e9c1 2300 	strd	r2, r3, [r1]
 8003e9e:	e018      	b.n	8003ed2 <turn_stepper_north+0x14a>
	else if (stepper_direction < 0) stepper_direction += 360;
 8003ea0:	4b18      	ldr	r3, [pc, #96]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003ea2:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	f04f 0300 	mov.w	r3, #0
 8003eae:	f7fc fe35 	bl	8000b1c <__aeabi_dcmplt>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d00c      	beq.n	8003ed2 <turn_stepper_north+0x14a>
 8003eb8:	4b12      	ldr	r3, [pc, #72]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003eba:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ebe:	f04f 0200 	mov.w	r2, #0
 8003ec2:	4b16      	ldr	r3, [pc, #88]	@ (8003f1c <turn_stepper_north+0x194>)
 8003ec4:	f7fc fa02 	bl	80002cc <__adddf3>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	460b      	mov	r3, r1
 8003ecc:	490d      	ldr	r1, [pc, #52]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003ece:	e9c1 2300 	strd	r2, r3, [r1]

	Stepper_Rotate(num_steps, 0);
 8003ed2:	2100      	movs	r1, #0
 8003ed4:	6838      	ldr	r0, [r7, #0]
 8003ed6:	f7ff fd93 	bl	8003a00 <Stepper_Rotate>

	// Prepare for madgwick filter to take over stepper
	stepper_direction = Madgwick_getYaw(&ahrs);
 8003eda:	4812      	ldr	r0, [pc, #72]	@ (8003f24 <turn_stepper_north+0x19c>)
 8003edc:	f7fe f9d0 	bl	8002280 <Madgwick_getYaw>
 8003ee0:	ee10 3a10 	vmov	r3, s0
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7fc fb4f 	bl	8000588 <__aeabi_f2d>
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4905      	ldr	r1, [pc, #20]	@ (8003f04 <turn_stepper_north+0x17c>)
 8003ef0:	e9c1 2300 	strd	r2, r3, [r1]
	lastStepperUpdate = DWT->CYCCNT;
 8003ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8003f28 <turn_stepper_north+0x1a0>)
 8003ef6:	685b      	ldr	r3, [r3, #4]
 8003ef8:	4a0c      	ldr	r2, [pc, #48]	@ (8003f2c <turn_stepper_north+0x1a4>)
 8003efa:	6013      	str	r3, [r2, #0]
}
 8003efc:	bf00      	nop
 8003efe:	3708      	adds	r7, #8
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bdb0      	pop	{r4, r5, r7, pc}
 8003f04:	20000878 	.word	0x20000878
 8003f08:	20000870 	.word	0x20000870
 8003f0c:	43340000 	.word	0x43340000
 8003f10:	43b40000 	.word	0x43b40000
 8003f14:	c3340000 	.word	0xc3340000
 8003f18:	45800000 	.word	0x45800000
 8003f1c:	40768000 	.word	0x40768000
 8003f20:	40b00000 	.word	0x40b00000
 8003f24:	20000884 	.word	0x20000884
 8003f28:	e0001000 	.word	0xe0001000
 8003f2c:	200008ac 	.word	0x200008ac

08003f30 <calculate_checksum>:

// Xbee and Command Functions ----------------------------------------------------------------
uint8_t calculate_checksum(const char *data) {
 8003f30:	b480      	push	{r7}
 8003f32:	b085      	sub	sp, #20
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
	uint8_t checksum = 0;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003f3c:	e006      	b.n	8003f4c <calculate_checksum+0x1c>
		checksum += *data++;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	1c5a      	adds	r2, r3, #1
 8003f42:	607a      	str	r2, [r7, #4]
 8003f44:	781a      	ldrb	r2, [r3, #0]
 8003f46:	7bfb      	ldrb	r3, [r7, #15]
 8003f48:	4413      	add	r3, r2
 8003f4a:	73fb      	strb	r3, [r7, #15]
	while (*data) {
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1f4      	bne.n	8003f3e <calculate_checksum+0xe>
	}
	return checksum % 256;
 8003f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3714      	adds	r7, #20
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f60:	4770      	bx	lr
	...

08003f64 <send_packet>:

void send_packet(){
 8003f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003f68:	f2ad 5d64 	subw	sp, sp, #1380	@ 0x564
 8003f6c:	af34      	add	r7, sp, #208	@ 0xd0

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	packet_count += 1;
 8003f6e:	4bac      	ldr	r3, [pc, #688]	@ (8004220 <send_packet+0x2bc>)
 8003f70:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	3301      	adds	r3, #1
 8003f78:	b29b      	uxth	r3, r3
 8003f7a:	b21a      	sxth	r2, r3
 8003f7c:	4ba8      	ldr	r3, [pc, #672]	@ (8004220 <send_packet+0x2bc>)
 8003f7e:	801a      	strh	r2, [r3, #0]

	snprintf(data, sizeof(data),
 8003f80:	4ba8      	ldr	r3, [pc, #672]	@ (8004224 <send_packet+0x2c0>)
 8003f82:	f993 3000 	ldrsb.w	r3, [r3]
 8003f86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003f8a:	4ba7      	ldr	r3, [pc, #668]	@ (8004228 <send_packet+0x2c4>)
 8003f8c:	f993 3000 	ldrsb.w	r3, [r3]
 8003f90:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003f94:	4ba5      	ldr	r3, [pc, #660]	@ (800422c <send_packet+0x2c8>)
 8003f96:	f993 3000 	ldrsb.w	r3, [r3]
 8003f9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003f9e:	4ba0      	ldr	r3, [pc, #640]	@ (8004220 <send_packet+0x2bc>)
 8003fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003fa4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003fa8:	4ba1      	ldr	r3, [pc, #644]	@ (8004230 <send_packet+0x2cc>)
 8003faa:	781b      	ldrb	r3, [r3, #0]
 8003fac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003fb0:	4ba0      	ldr	r3, [pc, #640]	@ (8004234 <send_packet+0x2d0>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fc fae7 	bl	8000588 <__aeabi_f2d>
 8003fba:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
 8003fbe:	4b9e      	ldr	r3, [pc, #632]	@ (8004238 <send_packet+0x2d4>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fc fae0 	bl	8000588 <__aeabi_f2d>
 8003fc8:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
 8003fcc:	4b9b      	ldr	r3, [pc, #620]	@ (800423c <send_packet+0x2d8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fc fad9 	bl	8000588 <__aeabi_f2d>
 8003fd6:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
 8003fda:	4b99      	ldr	r3, [pc, #612]	@ (8004240 <send_packet+0x2dc>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fc fad2 	bl	8000588 <__aeabi_f2d>
 8003fe4:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
		"%s,%02d:%02d:%02d,%d,%c,%s,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%.1f,%02d:%02d:%02d,%.1f,%.1f,%.1f,%u,%s,%d,%.1f,%s",
		 TEAM_ID, mission_time_hr, mission_time_min, mission_time_sec, packet_count,
		 mode, state, altitude, temperature, pressure, voltage,
		 -gyro_z, gyro_x, -gyro_y, -accel_z, accel_x, -accel_y, mag_z, mag_x, mag_y,
 8003fe8:	4b96      	ldr	r3, [pc, #600]	@ (8004244 <send_packet+0x2e0>)
 8003fea:	edd3 7a00 	vldr	s15, [r3]
 8003fee:	eef1 7a67 	vneg.f32	s15, s15
 8003ff2:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f7fc fac6 	bl	8000588 <__aeabi_f2d>
 8003ffc:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
 8004000:	4b91      	ldr	r3, [pc, #580]	@ (8004248 <send_packet+0x2e4>)
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f7fc fabf 	bl	8000588 <__aeabi_f2d>
 800400a:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
		 -gyro_z, gyro_x, -gyro_y, -accel_z, accel_x, -accel_y, mag_z, mag_x, mag_y,
 800400e:	4b8f      	ldr	r3, [pc, #572]	@ (800424c <send_packet+0x2e8>)
 8004010:	edd3 7a00 	vldr	s15, [r3]
 8004014:	eef1 7a67 	vneg.f32	s15, s15
 8004018:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 800401c:	4618      	mov	r0, r3
 800401e:	f7fc fab3 	bl	8000588 <__aeabi_f2d>
 8004022:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		 -gyro_z, gyro_x, -gyro_y, -accel_z, accel_x, -accel_y, mag_z, mag_x, mag_y,
 8004026:	4b8a      	ldr	r3, [pc, #552]	@ (8004250 <send_packet+0x2ec>)
 8004028:	edd3 7a00 	vldr	s15, [r3]
 800402c:	eef1 7a67 	vneg.f32	s15, s15
 8004030:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 8004034:	4618      	mov	r0, r3
 8004036:	f7fc faa7 	bl	8000588 <__aeabi_f2d>
 800403a:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
 800403e:	4b85      	ldr	r3, [pc, #532]	@ (8004254 <send_packet+0x2f0>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	4618      	mov	r0, r3
 8004044:	f7fc faa0 	bl	8000588 <__aeabi_f2d>
 8004048:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		 -gyro_z, gyro_x, -gyro_y, -accel_z, accel_x, -accel_y, mag_z, mag_x, mag_y,
 800404c:	4b82      	ldr	r3, [pc, #520]	@ (8004258 <send_packet+0x2f4>)
 800404e:	edd3 7a00 	vldr	s15, [r3]
 8004052:	eef1 7a67 	vneg.f32	s15, s15
 8004056:	ee17 3a90 	vmov	r3, s15
	snprintf(data, sizeof(data),
 800405a:	4618      	mov	r0, r3
 800405c:	f7fc fa94 	bl	8000588 <__aeabi_f2d>
 8004060:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 8004064:	4b7d      	ldr	r3, [pc, #500]	@ (800425c <send_packet+0x2f8>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	4618      	mov	r0, r3
 800406a:	f7fc fa8d 	bl	8000588 <__aeabi_f2d>
 800406e:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8004072:	4b7b      	ldr	r3, [pc, #492]	@ (8004260 <send_packet+0x2fc>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4618      	mov	r0, r3
 8004078:	f7fc fa86 	bl	8000588 <__aeabi_f2d>
 800407c:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8004080:	4b78      	ldr	r3, [pc, #480]	@ (8004264 <send_packet+0x300>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f7fc fa7f 	bl	8000588 <__aeabi_f2d>
 800408a:	e9c7 0106 	strd	r0, r1, [r7, #24]
 800408e:	4b76      	ldr	r3, [pc, #472]	@ (8004268 <send_packet+0x304>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	4618      	mov	r0, r3
 8004094:	f7fc fa78 	bl	8000588 <__aeabi_f2d>
 8004098:	e9c7 0104 	strd	r0, r1, [r7, #16]
 800409c:	4b73      	ldr	r3, [pc, #460]	@ (800426c <send_packet+0x308>)
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80040a4:	4b72      	ldr	r3, [pc, #456]	@ (8004270 <send_packet+0x30c>)
 80040a6:	781b      	ldrb	r3, [r3, #0]
 80040a8:	60fb      	str	r3, [r7, #12]
 80040aa:	4b72      	ldr	r3, [pc, #456]	@ (8004274 <send_packet+0x310>)
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	60bb      	str	r3, [r7, #8]
 80040b0:	4b71      	ldr	r3, [pc, #452]	@ (8004278 <send_packet+0x314>)
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7fc fa67 	bl	8000588 <__aeabi_f2d>
 80040ba:	4682      	mov	sl, r0
 80040bc:	468b      	mov	fp, r1
 80040be:	4b6f      	ldr	r3, [pc, #444]	@ (800427c <send_packet+0x318>)
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	4618      	mov	r0, r3
 80040c4:	f7fc fa60 	bl	8000588 <__aeabi_f2d>
 80040c8:	4680      	mov	r8, r0
 80040ca:	4689      	mov	r9, r1
 80040cc:	4b6c      	ldr	r3, [pc, #432]	@ (8004280 <send_packet+0x31c>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	4618      	mov	r0, r3
 80040d2:	f7fc fa59 	bl	8000588 <__aeabi_f2d>
 80040d6:	4604      	mov	r4, r0
 80040d8:	460d      	mov	r5, r1
 80040da:	4b6a      	ldr	r3, [pc, #424]	@ (8004284 <send_packet+0x320>)
 80040dc:	781b      	ldrb	r3, [r3, #0]
 80040de:	607b      	str	r3, [r7, #4]
 80040e0:	4b69      	ldr	r3, [pc, #420]	@ (8004288 <send_packet+0x324>)
 80040e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040e6:	4610      	mov	r0, r2
 80040e8:	4619      	mov	r1, r3
 80040ea:	f7fc fd55 	bl	8000b98 <__aeabi_d2iz>
 80040ee:	4606      	mov	r6, r0
 80040f0:	4b66      	ldr	r3, [pc, #408]	@ (800428c <send_packet+0x328>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	4618      	mov	r0, r3
 80040f6:	f7fc fa47 	bl	8000588 <__aeabi_f2d>
		 auto_gyro_rotation_rate, gps_time_hr, gps_time_min, gps_time_sec,
		 gps_altitude, gps_latitude, gps_longitude, gps_sats, cmd_echo, (int)direction,
		 apogee_altitude, payload_released ? "TRUE" : "FALSE");
 80040fa:	4b65      	ldr	r3, [pc, #404]	@ (8004290 <send_packet+0x32c>)
 80040fc:	781b      	ldrb	r3, [r3, #0]
	snprintf(data, sizeof(data),
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d001      	beq.n	8004106 <send_packet+0x1a2>
 8004102:	4b64      	ldr	r3, [pc, #400]	@ (8004294 <send_packet+0x330>)
 8004104:	e000      	b.n	8004108 <send_packet+0x1a4>
 8004106:	4b64      	ldr	r3, [pc, #400]	@ (8004298 <send_packet+0x334>)
 8004108:	f107 0c98 	add.w	ip, r7, #152	@ 0x98
 800410c:	9332      	str	r3, [sp, #200]	@ 0xc8
 800410e:	e9cd 0130 	strd	r0, r1, [sp, #192]	@ 0xc0
 8004112:	962e      	str	r6, [sp, #184]	@ 0xb8
 8004114:	4b61      	ldr	r3, [pc, #388]	@ (800429c <send_packet+0x338>)
 8004116:	932d      	str	r3, [sp, #180]	@ 0xb4
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	932c      	str	r3, [sp, #176]	@ 0xb0
 800411c:	e9cd 452a 	strd	r4, r5, [sp, #168]	@ 0xa8
 8004120:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 8004124:	e9cd ab26 	strd	sl, fp, [sp, #152]	@ 0x98
 8004128:	68bb      	ldr	r3, [r7, #8]
 800412a:	9324      	str	r3, [sp, #144]	@ 0x90
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	9323      	str	r3, [sp, #140]	@ 0x8c
 8004130:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004134:	9322      	str	r3, [sp, #136]	@ 0x88
 8004136:	ed97 7b04 	vldr	d7, [r7, #16]
 800413a:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 800413e:	ed97 7b06 	vldr	d7, [r7, #24]
 8004142:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 8004146:	ed97 7b08 	vldr	d7, [r7, #32]
 800414a:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 800414e:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8004152:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 8004156:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 800415a:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 800415e:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8004162:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 8004166:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 800416a:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 800416e:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8004172:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 8004176:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 800417a:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 800417e:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8004182:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8004186:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 800418a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800418e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8004192:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004196:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 800419a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800419e:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 80041a2:	ed8d 7b06 	vstr	d7, [sp, #24]
 80041a6:	4b3e      	ldr	r3, [pc, #248]	@ (80042a0 <send_packet+0x33c>)
 80041a8:	9305      	str	r3, [sp, #20]
 80041aa:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80041ae:	9304      	str	r3, [sp, #16]
 80041b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80041b4:	9303      	str	r3, [sp, #12]
 80041b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80041ba:	9302      	str	r3, [sp, #8]
 80041bc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80041c0:	9301      	str	r3, [sp, #4]
 80041c2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80041c6:	9300      	str	r3, [sp, #0]
 80041c8:	4b36      	ldr	r3, [pc, #216]	@ (80042a4 <send_packet+0x340>)
 80041ca:	4a37      	ldr	r2, [pc, #220]	@ (80042a8 <send_packet+0x344>)
 80041cc:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 80041d0:	4660      	mov	r0, ip
 80041d2:	f008 f8b3 	bl	800c33c <sniprintf>

	uint8_t checksum = calculate_checksum(data);
 80041d6:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 80041da:	4618      	mov	r0, r3
 80041dc:	f7ff fea8 	bl	8003f30 <calculate_checksum>
 80041e0:	4603      	mov	r3, r0
 80041e2:	f887 348b 	strb.w	r3, [r7, #1163]	@ 0x48b
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 80041e6:	f897 348b 	ldrb.w	r3, [r7, #1163]	@ 0x48b
 80041ea:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 80041ee:	f507 701e 	add.w	r0, r7, #632	@ 0x278
 80041f2:	9300      	str	r3, [sp, #0]
 80041f4:	4613      	mov	r3, r2
 80041f6:	4a2d      	ldr	r2, [pc, #180]	@ (80042ac <send_packet+0x348>)
 80041f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80041fc:	f008 f89e 	bl	800c33c <sniprintf>

	// Send the packet using HAL_UART_Transmit
//	HAL_UART_Transmit(&huart1, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);

	int packet_len = strlen(packet);
 8004200:	f507 731e 	add.w	r3, r7, #632	@ 0x278
 8004204:	4618      	mov	r0, r3
 8004206:	f7fc f853 	bl	80002b0 <strlen>
 800420a:	4603      	mov	r3, r0
 800420c:	f8c7 3484 	str.w	r3, [r7, #1156]	@ 0x484
	int chunk_size = 73;
 8004210:	2349      	movs	r3, #73	@ 0x49
 8004212:	f8c7 3480 	str.w	r3, [r7, #1152]	@ 0x480

	for (int i = 0; i < packet_len; i += chunk_size) {
 8004216:	2300      	movs	r3, #0
 8004218:	f8c7 348c 	str.w	r3, [r7, #1164]	@ 0x48c
 800421c:	e078      	b.n	8004310 <send_packet+0x3ac>
 800421e:	bf00      	nop
 8004220:	20000610 	.word	0x20000610
 8004224:	2000060c 	.word	0x2000060c
 8004228:	2000060d 	.word	0x2000060d
 800422c:	2000060e 	.word	0x2000060e
 8004230:	20000004 	.word	0x20000004
 8004234:	20000614 	.word	0x20000614
 8004238:	20000618 	.word	0x20000618
 800423c:	2000061c 	.word	0x2000061c
 8004240:	20000620 	.word	0x20000620
 8004244:	2000062c 	.word	0x2000062c
 8004248:	20000624 	.word	0x20000624
 800424c:	20000628 	.word	0x20000628
 8004250:	20000638 	.word	0x20000638
 8004254:	20000630 	.word	0x20000630
 8004258:	20000634 	.word	0x20000634
 800425c:	20000644 	.word	0x20000644
 8004260:	2000063c 	.word	0x2000063c
 8004264:	20000640 	.word	0x20000640
 8004268:	20000648 	.word	0x20000648
 800426c:	2000064c 	.word	0x2000064c
 8004270:	2000064d 	.word	0x2000064d
 8004274:	2000064e 	.word	0x2000064e
 8004278:	20000650 	.word	0x20000650
 800427c:	20000654 	.word	0x20000654
 8004280:	20000658 	.word	0x20000658
 8004284:	2000065c 	.word	0x2000065c
 8004288:	20000870 	.word	0x20000870
 800428c:	20000b18 	.word	0x20000b18
 8004290:	20000b1c 	.word	0x20000b1c
 8004294:	0800ff8c 	.word	0x0800ff8c
 8004298:	0800ff94 	.word	0x0800ff94
 800429c:	20000018 	.word	0x20000018
 80042a0:	20000008 	.word	0x20000008
 80042a4:	0800fe80 	.word	0x0800fe80
 80042a8:	0800ff9c 	.word	0x0800ff9c
 80042ac:	0801002c 	.word	0x0801002c
	    int remaining = packet_len - i;
 80042b0:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 80042b4:	f8d7 348c 	ldr.w	r3, [r7, #1164]	@ 0x48c
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	f8c7 347c 	str.w	r3, [r7, #1148]	@ 0x47c
	    int send_len = remaining < chunk_size ? remaining : chunk_size;
 80042be:	f8d7 2480 	ldr.w	r2, [r7, #1152]	@ 0x480
 80042c2:	f8d7 347c 	ldr.w	r3, [r7, #1148]	@ 0x47c
 80042c6:	4293      	cmp	r3, r2
 80042c8:	bfa8      	it	ge
 80042ca:	4613      	movge	r3, r2
 80042cc:	f8c7 3478 	str.w	r3, [r7, #1144]	@ 0x478

	    HAL_UART_Transmit(&huart1, (uint8_t*)&packet[i], send_len, HAL_MAX_DELAY);
 80042d0:	f507 721e 	add.w	r2, r7, #632	@ 0x278
 80042d4:	f8d7 348c 	ldr.w	r3, [r7, #1164]	@ 0x48c
 80042d8:	18d1      	adds	r1, r2, r3
 80042da:	f8d7 3478 	ldr.w	r3, [r7, #1144]	@ 0x478
 80042de:	b29a      	uxth	r2, r3
 80042e0:	f04f 33ff 	mov.w	r3, #4294967295
 80042e4:	4811      	ldr	r0, [pc, #68]	@ (800432c <send_packet+0x3c8>)
 80042e6:	f005 fc41 	bl	8009b6c <HAL_UART_Transmit>

	    if (i + chunk_size < packet_len) {
 80042ea:	f8d7 248c 	ldr.w	r2, [r7, #1164]	@ 0x48c
 80042ee:	f8d7 3480 	ldr.w	r3, [r7, #1152]	@ 0x480
 80042f2:	4413      	add	r3, r2
 80042f4:	f8d7 2484 	ldr.w	r2, [r7, #1156]	@ 0x484
 80042f8:	429a      	cmp	r2, r3
 80042fa:	dd02      	ble.n	8004302 <send_packet+0x39e>
	        HAL_Delay(40);  // Wait 40ms only if more data remains
 80042fc:	2028      	movs	r0, #40	@ 0x28
 80042fe:	f001 fd3f 	bl	8005d80 <HAL_Delay>
	for (int i = 0; i < packet_len; i += chunk_size) {
 8004302:	f8d7 248c 	ldr.w	r2, [r7, #1164]	@ 0x48c
 8004306:	f8d7 3480 	ldr.w	r3, [r7, #1152]	@ 0x480
 800430a:	4413      	add	r3, r2
 800430c:	f8c7 348c 	str.w	r3, [r7, #1164]	@ 0x48c
 8004310:	f8d7 248c 	ldr.w	r2, [r7, #1164]	@ 0x48c
 8004314:	f8d7 3484 	ldr.w	r3, [r7, #1156]	@ 0x484
 8004318:	429a      	cmp	r2, r3
 800431a:	dbc9      	blt.n	80042b0 <send_packet+0x34c>
	    }
	}
}
 800431c:	bf00      	nop
 800431e:	bf00      	nop
 8004320:	f207 4794 	addw	r7, r7, #1172	@ 0x494
 8004324:	46bd      	mov	sp, r7
 8004326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800432a:	bf00      	nop
 800432c:	200005c4 	.word	0x200005c4

08004330 <send_mmc_plot_packet>:

void send_mmc_plot_packet(){
 8004330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004334:	f2ad 4d5c 	subw	sp, sp, #1116	@ 0x45c
 8004338:	af12      	add	r7, sp, #72	@ 0x48

	char packet[512];  // Buffer for packet
	char data[480];    // Buffer for data without checksum

	snprintf(data, sizeof(data),
 800433a:	4b54      	ldr	r3, [pc, #336]	@ (800448c <send_mmc_plot_packet+0x15c>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	3301      	adds	r3, #1
 8004340:	4a52      	ldr	r2, [pc, #328]	@ (800448c <send_mmc_plot_packet+0x15c>)
 8004342:	6013      	str	r3, [r2, #0]
 8004344:	4b51      	ldr	r3, [pc, #324]	@ (800448c <send_mmc_plot_packet+0x15c>)
 8004346:	681e      	ldr	r6, [r3, #0]
 8004348:	4b51      	ldr	r3, [pc, #324]	@ (8004490 <send_mmc_plot_packet+0x160>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4618      	mov	r0, r3
 800434e:	f7fc f91b 	bl	8000588 <__aeabi_f2d>
 8004352:	e9c7 0108 	strd	r0, r1, [r7, #32]
 8004356:	4b4f      	ldr	r3, [pc, #316]	@ (8004494 <send_mmc_plot_packet+0x164>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4618      	mov	r0, r3
 800435c:	f7fc f914 	bl	8000588 <__aeabi_f2d>
 8004360:	e9c7 0106 	strd	r0, r1, [r7, #24]
		"%d,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%.3f,%d",
		 ++plot_packet_num, mag_x, mag_y, (mag_x_min + mag_x_max) / 2, (mag_y_min + mag_y_max) / 2, mag_x_min, mag_x_max, mag_y_min, mag_y_max, (int)direction);
 8004364:	4b4c      	ldr	r3, [pc, #304]	@ (8004498 <send_mmc_plot_packet+0x168>)
 8004366:	ed93 7a00 	vldr	s14, [r3]
 800436a:	4b4c      	ldr	r3, [pc, #304]	@ (800449c <send_mmc_plot_packet+0x16c>)
 800436c:	edd3 7a00 	vldr	s15, [r3]
 8004370:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004374:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8004378:	eec7 6a87 	vdiv.f32	s13, s15, s14
	snprintf(data, sizeof(data),
 800437c:	ee16 0a90 	vmov	r0, s13
 8004380:	f7fc f902 	bl	8000588 <__aeabi_f2d>
 8004384:	e9c7 0104 	strd	r0, r1, [r7, #16]
		 ++plot_packet_num, mag_x, mag_y, (mag_x_min + mag_x_max) / 2, (mag_y_min + mag_y_max) / 2, mag_x_min, mag_x_max, mag_y_min, mag_y_max, (int)direction);
 8004388:	4b45      	ldr	r3, [pc, #276]	@ (80044a0 <send_mmc_plot_packet+0x170>)
 800438a:	ed93 7a00 	vldr	s14, [r3]
 800438e:	4b45      	ldr	r3, [pc, #276]	@ (80044a4 <send_mmc_plot_packet+0x174>)
 8004390:	edd3 7a00 	vldr	s15, [r3]
 8004394:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004398:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800439c:	eec7 6a87 	vdiv.f32	s13, s15, s14
	snprintf(data, sizeof(data),
 80043a0:	ee16 0a90 	vmov	r0, s13
 80043a4:	f7fc f8f0 	bl	8000588 <__aeabi_f2d>
 80043a8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80043ac:	4b3a      	ldr	r3, [pc, #232]	@ (8004498 <send_mmc_plot_packet+0x168>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fc f8e9 	bl	8000588 <__aeabi_f2d>
 80043b6:	e9c7 0100 	strd	r0, r1, [r7]
 80043ba:	4b38      	ldr	r3, [pc, #224]	@ (800449c <send_mmc_plot_packet+0x16c>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	4618      	mov	r0, r3
 80043c0:	f7fc f8e2 	bl	8000588 <__aeabi_f2d>
 80043c4:	4682      	mov	sl, r0
 80043c6:	468b      	mov	fp, r1
 80043c8:	4b35      	ldr	r3, [pc, #212]	@ (80044a0 <send_mmc_plot_packet+0x170>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fc f8db 	bl	8000588 <__aeabi_f2d>
 80043d2:	4680      	mov	r8, r0
 80043d4:	4689      	mov	r9, r1
 80043d6:	4b33      	ldr	r3, [pc, #204]	@ (80044a4 <send_mmc_plot_packet+0x174>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fc f8d4 	bl	8000588 <__aeabi_f2d>
 80043e0:	4604      	mov	r4, r0
 80043e2:	460d      	mov	r5, r1
 80043e4:	4b30      	ldr	r3, [pc, #192]	@ (80044a8 <send_mmc_plot_packet+0x178>)
 80043e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ea:	4610      	mov	r0, r2
 80043ec:	4619      	mov	r1, r3
 80043ee:	f7fc fbd3 	bl	8000b98 <__aeabi_d2iz>
 80043f2:	4603      	mov	r3, r0
 80043f4:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80043f8:	9310      	str	r3, [sp, #64]	@ 0x40
 80043fa:	e9cd 450e 	strd	r4, r5, [sp, #56]	@ 0x38
 80043fe:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 8004402:	e9cd ab0a 	strd	sl, fp, [sp, #40]	@ 0x28
 8004406:	ed97 7b00 	vldr	d7, [r7]
 800440a:	ed8d 7b08 	vstr	d7, [sp, #32]
 800440e:	ed97 7b02 	vldr	d7, [r7, #8]
 8004412:	ed8d 7b06 	vstr	d7, [sp, #24]
 8004416:	ed97 7b04 	vldr	d7, [r7, #16]
 800441a:	ed8d 7b04 	vstr	d7, [sp, #16]
 800441e:	ed97 7b06 	vldr	d7, [r7, #24]
 8004422:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004426:	ed97 7b08 	vldr	d7, [r7, #32]
 800442a:	ed8d 7b00 	vstr	d7, [sp]
 800442e:	4633      	mov	r3, r6
 8004430:	4a1e      	ldr	r2, [pc, #120]	@ (80044ac <send_mmc_plot_packet+0x17c>)
 8004432:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8004436:	f007 ff81 	bl	800c33c <sniprintf>

	uint8_t checksum = calculate_checksum(data);
 800443a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800443e:	4618      	mov	r0, r3
 8004440:	f7ff fd76 	bl	8003f30 <calculate_checksum>
 8004444:	4603      	mov	r3, r0
 8004446:	f887 340f 	strb.w	r3, [r7, #1039]	@ 0x40f
	snprintf(packet, sizeof(packet), "~%s,%u\n", data, checksum);
 800444a:	f897 340f 	ldrb.w	r3, [r7, #1039]	@ 0x40f
 800444e:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8004452:	f507 7003 	add.w	r0, r7, #524	@ 0x20c
 8004456:	9300      	str	r3, [sp, #0]
 8004458:	4613      	mov	r3, r2
 800445a:	4a15      	ldr	r2, [pc, #84]	@ (80044b0 <send_mmc_plot_packet+0x180>)
 800445c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004460:	f007 ff6c 	bl	800c33c <sniprintf>

	// Send the packet using HAL_UART_Transmit
	HAL_UART_Transmit(&huart1, (uint8_t*)packet, strlen(packet), HAL_MAX_DELAY);
 8004464:	f507 7303 	add.w	r3, r7, #524	@ 0x20c
 8004468:	4618      	mov	r0, r3
 800446a:	f7fb ff21 	bl	80002b0 <strlen>
 800446e:	4603      	mov	r3, r0
 8004470:	b29a      	uxth	r2, r3
 8004472:	f507 7103 	add.w	r1, r7, #524	@ 0x20c
 8004476:	f04f 33ff 	mov.w	r3, #4294967295
 800447a:	480e      	ldr	r0, [pc, #56]	@ (80044b4 <send_mmc_plot_packet+0x184>)
 800447c:	f005 fb76 	bl	8009b6c <HAL_UART_Transmit>
}
 8004480:	bf00      	nop
 8004482:	f207 4714 	addw	r7, r7, #1044	@ 0x414
 8004486:	46bd      	mov	sp, r7
 8004488:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800448c:	20000b20 	.word	0x20000b20
 8004490:	2000063c 	.word	0x2000063c
 8004494:	20000640 	.word	0x20000640
 8004498:	200009fc 	.word	0x200009fc
 800449c:	20000a08 	.word	0x20000a08
 80044a0:	20000a00 	.word	0x20000a00
 80044a4:	200000a4 	.word	0x200000a4
 80044a8:	20000870 	.word	0x20000870
 80044ac:	08010034 	.word	0x08010034
 80044b0:	0801002c 	.word	0x0801002c
 80044b4:	200005c4 	.word	0x200005c4

080044b8 <reset_delta_buffer>:

void reset_delta_buffer(){
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
	for(int i = 0; i < DELTA_BUFFER_SIZE; ++i){
 80044be:	2300      	movs	r3, #0
 80044c0:	607b      	str	r3, [r7, #4]
 80044c2:	e009      	b.n	80044d8 <reset_delta_buffer+0x20>
		delta_buffer[i] = 0;
 80044c4:	4a09      	ldr	r2, [pc, #36]	@ (80044ec <reset_delta_buffer+0x34>)
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < DELTA_BUFFER_SIZE; ++i){
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	3301      	adds	r3, #1
 80044d6:	607b      	str	r3, [r7, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2b02      	cmp	r3, #2
 80044dc:	ddf2      	ble.n	80044c4 <reset_delta_buffer+0xc>
	}
}
 80044de:	bf00      	nop
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr
 80044ec:	200009e0 	.word	0x200009e0

080044f0 <handle_state>:

void handle_state(){
 80044f0:	b5b0      	push	{r4, r5, r7, lr}
 80044f2:	b086      	sub	sp, #24
 80044f4:	af00      	add	r7, sp, #0
	// States: LAUNCH_PAD,ASCENT, APOGEE, DESCENT, PROBE_RELEASE, LANDED
	float noise_threshold = 3.0;
 80044f6:	4bb4      	ldr	r3, [pc, #720]	@ (80047c8 <handle_state+0x2d8>)
 80044f8:	60fb      	str	r3, [r7, #12]
	float landing_threshold = 0.2;
 80044fa:	4bb4      	ldr	r3, [pc, #720]	@ (80047cc <handle_state+0x2dc>)
 80044fc:	60bb      	str	r3, [r7, #8]

	float delta = altitude - prev_alt;
 80044fe:	4bb4      	ldr	r3, [pc, #720]	@ (80047d0 <handle_state+0x2e0>)
 8004500:	ed93 7a00 	vldr	s14, [r3]
 8004504:	4bb3      	ldr	r3, [pc, #716]	@ (80047d4 <handle_state+0x2e4>)
 8004506:	edd3 7a00 	vldr	s15, [r3]
 800450a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800450e:	edc7 7a01 	vstr	s15, [r7, #4]

	// Update delta buffer
	delta_buffer[delta_index] = delta;
 8004512:	4bb1      	ldr	r3, [pc, #708]	@ (80047d8 <handle_state+0x2e8>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4ab1      	ldr	r2, [pc, #708]	@ (80047dc <handle_state+0x2ec>)
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	4413      	add	r3, r2
 800451c:	687a      	ldr	r2, [r7, #4]
 800451e:	601a      	str	r2, [r3, #0]
	delta_index = (delta_index + 1) % DELTA_BUFFER_SIZE;  // Circular buffer index
 8004520:	4bad      	ldr	r3, [pc, #692]	@ (80047d8 <handle_state+0x2e8>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	1c59      	adds	r1, r3, #1
 8004526:	4bae      	ldr	r3, [pc, #696]	@ (80047e0 <handle_state+0x2f0>)
 8004528:	fb83 3201 	smull	r3, r2, r3, r1
 800452c:	17cb      	asrs	r3, r1, #31
 800452e:	1ad2      	subs	r2, r2, r3
 8004530:	4613      	mov	r3, r2
 8004532:	005b      	lsls	r3, r3, #1
 8004534:	4413      	add	r3, r2
 8004536:	1aca      	subs	r2, r1, r3
 8004538:	4ba7      	ldr	r3, [pc, #668]	@ (80047d8 <handle_state+0x2e8>)
 800453a:	601a      	str	r2, [r3, #0]

	// Compute rolling average of deltas
	float avg_delta = 0;
 800453c:	f04f 0300 	mov.w	r3, #0
 8004540:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < DELTA_BUFFER_SIZE; i++) {
 8004542:	2300      	movs	r3, #0
 8004544:	613b      	str	r3, [r7, #16]
 8004546:	e00e      	b.n	8004566 <handle_state+0x76>
		avg_delta += delta_buffer[i];
 8004548:	4aa4      	ldr	r2, [pc, #656]	@ (80047dc <handle_state+0x2ec>)
 800454a:	693b      	ldr	r3, [r7, #16]
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	4413      	add	r3, r2
 8004550:	edd3 7a00 	vldr	s15, [r3]
 8004554:	ed97 7a05 	vldr	s14, [r7, #20]
 8004558:	ee77 7a27 	vadd.f32	s15, s14, s15
 800455c:	edc7 7a05 	vstr	s15, [r7, #20]
	for (int i = 0; i < DELTA_BUFFER_SIZE; i++) {
 8004560:	693b      	ldr	r3, [r7, #16]
 8004562:	3301      	adds	r3, #1
 8004564:	613b      	str	r3, [r7, #16]
 8004566:	693b      	ldr	r3, [r7, #16]
 8004568:	2b02      	cmp	r3, #2
 800456a:	dded      	ble.n	8004548 <handle_state+0x58>
	}
	avg_delta /= DELTA_BUFFER_SIZE;  // Take the average
 800456c:	ed97 7a05 	vldr	s14, [r7, #20]
 8004570:	eef0 6a08 	vmov.f32	s13, #8	@ 0x40400000  3.0
 8004574:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004578:	edc7 7a05 	vstr	s15, [r7, #20]

	if (strncmp(state, "LAUNCH_PAD", strlen("LAUNCH_PAD")) == 0){
 800457c:	220a      	movs	r2, #10
 800457e:	4999      	ldr	r1, [pc, #612]	@ (80047e4 <handle_state+0x2f4>)
 8004580:	4899      	ldr	r0, [pc, #612]	@ (80047e8 <handle_state+0x2f8>)
 8004582:	f007 ff76 	bl	800c472 <strncmp>
 8004586:	4603      	mov	r3, r0
 8004588:	2b00      	cmp	r3, #0
 800458a:	d12f      	bne.n	80045ec <handle_state+0xfc>
		if (altitude > apogee_altitude && altitude < 40000){
 800458c:	4b90      	ldr	r3, [pc, #576]	@ (80047d0 <handle_state+0x2e0>)
 800458e:	ed93 7a00 	vldr	s14, [r3]
 8004592:	4b96      	ldr	r3, [pc, #600]	@ (80047ec <handle_state+0x2fc>)
 8004594:	edd3 7a00 	vldr	s15, [r3]
 8004598:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800459c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045a0:	dd0d      	ble.n	80045be <handle_state+0xce>
 80045a2:	4b8b      	ldr	r3, [pc, #556]	@ (80047d0 <handle_state+0x2e0>)
 80045a4:	edd3 7a00 	vldr	s15, [r3]
 80045a8:	ed9f 7a91 	vldr	s14, [pc, #580]	@ 80047f0 <handle_state+0x300>
 80045ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80045b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045b4:	d503      	bpl.n	80045be <handle_state+0xce>
			apogee_altitude = altitude;
 80045b6:	4b86      	ldr	r3, [pc, #536]	@ (80047d0 <handle_state+0x2e0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	4a8c      	ldr	r2, [pc, #560]	@ (80047ec <handle_state+0x2fc>)
 80045bc:	6013      	str	r3, [r2, #0]
		}
		if (avg_delta > noise_threshold){
 80045be:	ed97 7a05 	vldr	s14, [r7, #20]
 80045c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80045c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80045ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80045ce:	f340 80f3 	ble.w	80047b8 <handle_state+0x2c8>
			memset(state, 0, sizeof(state));
 80045d2:	220e      	movs	r2, #14
 80045d4:	2100      	movs	r1, #0
 80045d6:	4884      	ldr	r0, [pc, #528]	@ (80047e8 <handle_state+0x2f8>)
 80045d8:	f007 ff27 	bl	800c42a <memset>
			strncpy(state, "ASCENDING", strlen("ASCENDING"));
 80045dc:	4b82      	ldr	r3, [pc, #520]	@ (80047e8 <handle_state+0x2f8>)
 80045de:	4a85      	ldr	r2, [pc, #532]	@ (80047f4 <handle_state+0x304>)
 80045e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80045e2:	c303      	stmia	r3!, {r0, r1}
 80045e4:	701a      	strb	r2, [r3, #0]
			store_flash_data();
 80045e6:	f7fe f833 	bl	8002650 <store_flash_data>
 80045ea:	e0e5      	b.n	80047b8 <handle_state+0x2c8>
		}
	}
	else if (strncmp(state, "ASCENDING", strlen("ASCENDING")) == 0){
 80045ec:	2209      	movs	r2, #9
 80045ee:	4981      	ldr	r1, [pc, #516]	@ (80047f4 <handle_state+0x304>)
 80045f0:	487d      	ldr	r0, [pc, #500]	@ (80047e8 <handle_state+0x2f8>)
 80045f2:	f007 ff3e 	bl	800c472 <strncmp>
 80045f6:	4603      	mov	r3, r0
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d133      	bne.n	8004664 <handle_state+0x174>
		if (altitude > apogee_altitude && altitude < 40000){
 80045fc:	4b74      	ldr	r3, [pc, #464]	@ (80047d0 <handle_state+0x2e0>)
 80045fe:	ed93 7a00 	vldr	s14, [r3]
 8004602:	4b7a      	ldr	r3, [pc, #488]	@ (80047ec <handle_state+0x2fc>)
 8004604:	edd3 7a00 	vldr	s15, [r3]
 8004608:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800460c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004610:	dd0d      	ble.n	800462e <handle_state+0x13e>
 8004612:	4b6f      	ldr	r3, [pc, #444]	@ (80047d0 <handle_state+0x2e0>)
 8004614:	edd3 7a00 	vldr	s15, [r3]
 8004618:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 80047f0 <handle_state+0x300>
 800461c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004624:	d503      	bpl.n	800462e <handle_state+0x13e>
			apogee_altitude = altitude;
 8004626:	4b6a      	ldr	r3, [pc, #424]	@ (80047d0 <handle_state+0x2e0>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	4a70      	ldr	r2, [pc, #448]	@ (80047ec <handle_state+0x2fc>)
 800462c:	6013      	str	r3, [r2, #0]
		}
		if (avg_delta < -noise_threshold){
 800462e:	edd7 7a03 	vldr	s15, [r7, #12]
 8004632:	eef1 7a67 	vneg.f32	s15, s15
 8004636:	ed97 7a05 	vldr	s14, [r7, #20]
 800463a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800463e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004642:	f140 80b9 	bpl.w	80047b8 <handle_state+0x2c8>
			memset(state, 0, sizeof(state));
 8004646:	220e      	movs	r2, #14
 8004648:	2100      	movs	r1, #0
 800464a:	4867      	ldr	r0, [pc, #412]	@ (80047e8 <handle_state+0x2f8>)
 800464c:	f007 feed 	bl	800c42a <memset>
			strncpy(state, "APOGEE", strlen("APOGEE"));
 8004650:	4b65      	ldr	r3, [pc, #404]	@ (80047e8 <handle_state+0x2f8>)
 8004652:	4a69      	ldr	r2, [pc, #420]	@ (80047f8 <handle_state+0x308>)
 8004654:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004658:	6018      	str	r0, [r3, #0]
 800465a:	3304      	adds	r3, #4
 800465c:	8019      	strh	r1, [r3, #0]
			store_flash_data();
 800465e:	f7fd fff7 	bl	8002650 <store_flash_data>
 8004662:	e0a9      	b.n	80047b8 <handle_state+0x2c8>
		}
	}
	else if (strncmp(state, "APOGEE", strlen("APOGEE")) == 0){
 8004664:	2206      	movs	r2, #6
 8004666:	4964      	ldr	r1, [pc, #400]	@ (80047f8 <handle_state+0x308>)
 8004668:	485f      	ldr	r0, [pc, #380]	@ (80047e8 <handle_state+0x2f8>)
 800466a:	f007 ff02 	bl	800c472 <strncmp>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	d125      	bne.n	80046c0 <handle_state+0x1d0>
		memset(state, 0, sizeof(state));
 8004674:	220e      	movs	r2, #14
 8004676:	2100      	movs	r1, #0
 8004678:	485b      	ldr	r0, [pc, #364]	@ (80047e8 <handle_state+0x2f8>)
 800467a:	f007 fed6 	bl	800c42a <memset>
		strncpy(state, "DESCENDING", strlen("DESCENDING"));
 800467e:	4b5a      	ldr	r3, [pc, #360]	@ (80047e8 <handle_state+0x2f8>)
 8004680:	4a5e      	ldr	r2, [pc, #376]	@ (80047fc <handle_state+0x30c>)
 8004682:	ca07      	ldmia	r2, {r0, r1, r2}
 8004684:	c303      	stmia	r3!, {r0, r1}
 8004686:	801a      	strh	r2, [r3, #0]
		if (altitude > apogee_altitude && altitude < 40000){
 8004688:	4b51      	ldr	r3, [pc, #324]	@ (80047d0 <handle_state+0x2e0>)
 800468a:	ed93 7a00 	vldr	s14, [r3]
 800468e:	4b57      	ldr	r3, [pc, #348]	@ (80047ec <handle_state+0x2fc>)
 8004690:	edd3 7a00 	vldr	s15, [r3]
 8004694:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004698:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800469c:	dd0d      	ble.n	80046ba <handle_state+0x1ca>
 800469e:	4b4c      	ldr	r3, [pc, #304]	@ (80047d0 <handle_state+0x2e0>)
 80046a0:	edd3 7a00 	vldr	s15, [r3]
 80046a4:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80047f0 <handle_state+0x300>
 80046a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80046ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046b0:	d503      	bpl.n	80046ba <handle_state+0x1ca>
			apogee_altitude = altitude;
 80046b2:	4b47      	ldr	r3, [pc, #284]	@ (80047d0 <handle_state+0x2e0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a4d      	ldr	r2, [pc, #308]	@ (80047ec <handle_state+0x2fc>)
 80046b8:	6013      	str	r3, [r2, #0]
		}
		store_flash_data();
 80046ba:	f7fd ffc9 	bl	8002650 <store_flash_data>
 80046be:	e07b      	b.n	80047b8 <handle_state+0x2c8>
	}
	else if (strncmp(state, "DESCENDING", strlen("DESCENDING")) == 0){
 80046c0:	220a      	movs	r2, #10
 80046c2:	494e      	ldr	r1, [pc, #312]	@ (80047fc <handle_state+0x30c>)
 80046c4:	4848      	ldr	r0, [pc, #288]	@ (80047e8 <handle_state+0x2f8>)
 80046c6:	f007 fed4 	bl	800c472 <strncmp>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d155      	bne.n	800477c <handle_state+0x28c>
		if (altitude <= apogee_altitude * 0.75 && !payload_released){
 80046d0:	4b3f      	ldr	r3, [pc, #252]	@ (80047d0 <handle_state+0x2e0>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7fb ff57 	bl	8000588 <__aeabi_f2d>
 80046da:	4604      	mov	r4, r0
 80046dc:	460d      	mov	r5, r1
 80046de:	4b43      	ldr	r3, [pc, #268]	@ (80047ec <handle_state+0x2fc>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	4618      	mov	r0, r3
 80046e4:	f7fb ff50 	bl	8000588 <__aeabi_f2d>
 80046e8:	f04f 0200 	mov.w	r2, #0
 80046ec:	4b44      	ldr	r3, [pc, #272]	@ (8004800 <handle_state+0x310>)
 80046ee:	f7fb ffa3 	bl	8000638 <__aeabi_dmul>
 80046f2:	4602      	mov	r2, r0
 80046f4:	460b      	mov	r3, r1
 80046f6:	4620      	mov	r0, r4
 80046f8:	4629      	mov	r1, r5
 80046fa:	f7fc fa19 	bl	8000b30 <__aeabi_dcmple>
 80046fe:	4603      	mov	r3, r0
 8004700:	2b00      	cmp	r3, #0
 8004702:	d018      	beq.n	8004736 <handle_state+0x246>
 8004704:	4b3f      	ldr	r3, [pc, #252]	@ (8004804 <handle_state+0x314>)
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d114      	bne.n	8004736 <handle_state+0x246>
			memset(state, 0, sizeof(state));
 800470c:	220e      	movs	r2, #14
 800470e:	2100      	movs	r1, #0
 8004710:	4835      	ldr	r0, [pc, #212]	@ (80047e8 <handle_state+0x2f8>)
 8004712:	f007 fe8a 	bl	800c42a <memset>
			strncpy(state, "PROBE_RELEASE", strlen("PROBE_RELEASE"));
 8004716:	4a34      	ldr	r2, [pc, #208]	@ (80047e8 <handle_state+0x2f8>)
 8004718:	4b3b      	ldr	r3, [pc, #236]	@ (8004808 <handle_state+0x318>)
 800471a:	4614      	mov	r4, r2
 800471c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800471e:	c407      	stmia	r4!, {r0, r1, r2}
 8004720:	7023      	strb	r3, [r4, #0]
			// Deploy Auto Gyro
			Servo_Open();
 8004722:	f7fd fe7d 	bl	8002420 <Servo_Open>
			payload_released = true;
 8004726:	4b37      	ldr	r3, [pc, #220]	@ (8004804 <handle_state+0x314>)
 8004728:	2201      	movs	r2, #1
 800472a:	701a      	strb	r2, [r3, #0]
			north_cam_on = true;
 800472c:	4b37      	ldr	r3, [pc, #220]	@ (800480c <handle_state+0x31c>)
 800472e:	2201      	movs	r2, #1
 8004730:	701a      	strb	r2, [r3, #0]

			turn_stepper_north();
 8004732:	f7ff fb29 	bl	8003d88 <turn_stepper_north>
		}
		if (abs(avg_delta) < landing_threshold){
 8004736:	edd7 7a05 	vldr	s15, [r7, #20]
 800473a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800473e:	ee17 3a90 	vmov	r3, s15
 8004742:	2b00      	cmp	r3, #0
 8004744:	bfb8      	it	lt
 8004746:	425b      	neglt	r3, r3
 8004748:	ee07 3a90 	vmov	s15, r3
 800474c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004750:	ed97 7a02 	vldr	s14, [r7, #8]
 8004754:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475c:	dd2c      	ble.n	80047b8 <handle_state+0x2c8>
			memset(state, 0, sizeof(state));
 800475e:	220e      	movs	r2, #14
 8004760:	2100      	movs	r1, #0
 8004762:	4821      	ldr	r0, [pc, #132]	@ (80047e8 <handle_state+0x2f8>)
 8004764:	f007 fe61 	bl	800c42a <memset>
			strncpy(state, "LANDED", strlen("LANDED"));
 8004768:	4b1f      	ldr	r3, [pc, #124]	@ (80047e8 <handle_state+0x2f8>)
 800476a:	4a29      	ldr	r2, [pc, #164]	@ (8004810 <handle_state+0x320>)
 800476c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004770:	6018      	str	r0, [r3, #0]
 8004772:	3304      	adds	r3, #4
 8004774:	8019      	strh	r1, [r3, #0]
			store_flash_data();
 8004776:	f7fd ff6b 	bl	8002650 <store_flash_data>
 800477a:	e01d      	b.n	80047b8 <handle_state+0x2c8>
		}
	}
	else if (strncmp(state, "PROBE_RELEASE", strlen("PROBE_RELEASE")) == 0){
 800477c:	220d      	movs	r2, #13
 800477e:	4922      	ldr	r1, [pc, #136]	@ (8004808 <handle_state+0x318>)
 8004780:	4819      	ldr	r0, [pc, #100]	@ (80047e8 <handle_state+0x2f8>)
 8004782:	f007 fe76 	bl	800c472 <strncmp>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d10a      	bne.n	80047a2 <handle_state+0x2b2>
		memset(state, 0, sizeof(state));
 800478c:	220e      	movs	r2, #14
 800478e:	2100      	movs	r1, #0
 8004790:	4815      	ldr	r0, [pc, #84]	@ (80047e8 <handle_state+0x2f8>)
 8004792:	f007 fe4a 	bl	800c42a <memset>
		strncpy(state, "DESCENDING", strlen("DESCENDING"));
 8004796:	4b14      	ldr	r3, [pc, #80]	@ (80047e8 <handle_state+0x2f8>)
 8004798:	4a18      	ldr	r2, [pc, #96]	@ (80047fc <handle_state+0x30c>)
 800479a:	ca07      	ldmia	r2, {r0, r1, r2}
 800479c:	c303      	stmia	r3!, {r0, r1}
 800479e:	801a      	strh	r2, [r3, #0]
 80047a0:	e00a      	b.n	80047b8 <handle_state+0x2c8>
	}
	else if (strncmp(state, "LANDED", strlen("LANDED")) == 0){
 80047a2:	2206      	movs	r2, #6
 80047a4:	491a      	ldr	r1, [pc, #104]	@ (8004810 <handle_state+0x320>)
 80047a6:	4810      	ldr	r0, [pc, #64]	@ (80047e8 <handle_state+0x2f8>)
 80047a8:	f007 fe63 	bl	800c472 <strncmp>
 80047ac:	4603      	mov	r3, r0
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d102      	bne.n	80047b8 <handle_state+0x2c8>
		// stop telemetry transmission
//		telemetry_status = 0;
		// Turn off north cam
		north_cam_on = false;
 80047b2:	4b16      	ldr	r3, [pc, #88]	@ (800480c <handle_state+0x31c>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]
	}

	prev_alt = altitude;
 80047b8:	4b05      	ldr	r3, [pc, #20]	@ (80047d0 <handle_state+0x2e0>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a05      	ldr	r2, [pc, #20]	@ (80047d4 <handle_state+0x2e4>)
 80047be:	6013      	str	r3, [r2, #0]
}
 80047c0:	bf00      	nop
 80047c2:	3718      	adds	r7, #24
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bdb0      	pop	{r4, r5, r7, pc}
 80047c8:	40400000 	.word	0x40400000
 80047cc:	3e4ccccd 	.word	0x3e4ccccd
 80047d0:	20000614 	.word	0x20000614
 80047d4:	200009dc 	.word	0x200009dc
 80047d8:	200009ec 	.word	0x200009ec
 80047dc:	200009e0 	.word	0x200009e0
 80047e0:	55555556 	.word	0x55555556
 80047e4:	08010064 	.word	0x08010064
 80047e8:	20000008 	.word	0x20000008
 80047ec:	20000b18 	.word	0x20000b18
 80047f0:	471c4000 	.word	0x471c4000
 80047f4:	08010070 	.word	0x08010070
 80047f8:	0801007c 	.word	0x0801007c
 80047fc:	08010084 	.word	0x08010084
 8004800:	3fe80000 	.word	0x3fe80000
 8004804:	20000b1c 	.word	0x20000b1c
 8004808:	08010090 	.word	0x08010090
 800480c:	20000880 	.word	0x20000880
 8004810:	080100a0 	.word	0x080100a0

08004814 <read_transmit_telemetry>:

void read_transmit_telemetry (){
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
	if (mode == 'F') {
 8004818:	4b04      	ldr	r3, [pc, #16]	@ (800482c <read_transmit_telemetry+0x18>)
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	2b46      	cmp	r3, #70	@ 0x46
 800481e:	d101      	bne.n	8004824 <read_transmit_telemetry+0x10>
		read_sensors();
 8004820:	f7fe ffa2 	bl	8003768 <read_sensors>
	}

	send_packet();
 8004824:	f7ff fb9e 	bl	8003f64 <send_packet>
}
 8004828:	bf00      	nop
 800482a:	bd80      	pop	{r7, pc}
 800482c:	20000004 	.word	0x20000004

08004830 <set_cmd_echo>:

void set_cmd_echo(const char *cmd)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b082      	sub	sp, #8
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
	memset(cmd_echo, '\0', sizeof(cmd_echo));
 8004838:	2240      	movs	r2, #64	@ 0x40
 800483a:	2100      	movs	r1, #0
 800483c:	4807      	ldr	r0, [pc, #28]	@ (800485c <set_cmd_echo+0x2c>)
 800483e:	f007 fdf4 	bl	800c42a <memset>
	strncpy(cmd_echo, cmd, strlen(cmd));
 8004842:	6878      	ldr	r0, [r7, #4]
 8004844:	f7fb fd34 	bl	80002b0 <strlen>
 8004848:	4603      	mov	r3, r0
 800484a:	461a      	mov	r2, r3
 800484c:	6879      	ldr	r1, [r7, #4]
 800484e:	4803      	ldr	r0, [pc, #12]	@ (800485c <set_cmd_echo+0x2c>)
 8004850:	f007 fe21 	bl	800c496 <strncpy>
}
 8004854:	bf00      	nop
 8004856:	3708      	adds	r7, #8
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}
 800485c:	20000018 	.word	0x20000018

08004860 <handle_command>:

void handle_command(const char *cmd) {
 8004860:	b580      	push	{r7, lr}
 8004862:	b08a      	sub	sp, #40	@ 0x28
 8004864:	af02      	add	r7, sp, #8
 8004866:	6078      	str	r0, [r7, #4]

	// SIM command
	if (strncmp(cmd, sim_command, strlen(sim_command)) == 0) {
 8004868:	48b5      	ldr	r0, [pc, #724]	@ (8004b40 <handle_command+0x2e0>)
 800486a:	f7fb fd21 	bl	80002b0 <strlen>
 800486e:	4603      	mov	r3, r0
 8004870:	461a      	mov	r2, r3
 8004872:	49b3      	ldr	r1, [pc, #716]	@ (8004b40 <handle_command+0x2e0>)
 8004874:	6878      	ldr	r0, [r7, #4]
 8004876:	f007 fdfc 	bl	800c472 <strncmp>
 800487a:	4603      	mov	r3, r0
 800487c:	2b00      	cmp	r3, #0
 800487e:	d12a      	bne.n	80048d6 <handle_command+0x76>

		// disable
		if (cmd[13] == 'D'){
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	330d      	adds	r3, #13
 8004884:	781b      	ldrb	r3, [r3, #0]
 8004886:	2b44      	cmp	r3, #68	@ 0x44
 8004888:	d108      	bne.n	800489c <handle_command+0x3c>
			set_cmd_echo("SIMDISABLE");
 800488a:	48ae      	ldr	r0, [pc, #696]	@ (8004b44 <handle_command+0x2e4>)
 800488c:	f7ff ffd0 	bl	8004830 <set_cmd_echo>
			mode = 'F';
 8004890:	4bad      	ldr	r3, [pc, #692]	@ (8004b48 <handle_command+0x2e8>)
 8004892:	2246      	movs	r2, #70	@ 0x46
 8004894:	701a      	strb	r2, [r3, #0]
			sim_enabled = false;
 8004896:	4bad      	ldr	r3, [pc, #692]	@ (8004b4c <handle_command+0x2ec>)
 8004898:	2200      	movs	r2, #0
 800489a:	701a      	strb	r2, [r3, #0]
		}

		// enable
		if (cmd[13] == 'E'){
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	330d      	adds	r3, #13
 80048a0:	781b      	ldrb	r3, [r3, #0]
 80048a2:	2b45      	cmp	r3, #69	@ 0x45
 80048a4:	d105      	bne.n	80048b2 <handle_command+0x52>
			set_cmd_echo("SIMENABLE");
 80048a6:	48aa      	ldr	r0, [pc, #680]	@ (8004b50 <handle_command+0x2f0>)
 80048a8:	f7ff ffc2 	bl	8004830 <set_cmd_echo>
			sim_enabled = true;
 80048ac:	4ba7      	ldr	r3, [pc, #668]	@ (8004b4c <handle_command+0x2ec>)
 80048ae:	2201      	movs	r2, #1
 80048b0:	701a      	strb	r2, [r3, #0]
		}

		// activate
		if (cmd[13] == 'A' && sim_enabled == true){
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	330d      	adds	r3, #13
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	2b41      	cmp	r3, #65	@ 0x41
 80048ba:	f040 829b 	bne.w	8004df4 <handle_command+0x594>
 80048be:	4ba3      	ldr	r3, [pc, #652]	@ (8004b4c <handle_command+0x2ec>)
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	f040 8296 	bne.w	8004df4 <handle_command+0x594>
			mode = 'S';
 80048c8:	4b9f      	ldr	r3, [pc, #636]	@ (8004b48 <handle_command+0x2e8>)
 80048ca:	2253      	movs	r2, #83	@ 0x53
 80048cc:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("SIMACTIVATE");
 80048ce:	48a1      	ldr	r0, [pc, #644]	@ (8004b54 <handle_command+0x2f4>)
 80048d0:	f7ff ffae 	bl	8004830 <set_cmd_echo>
		// Update variable
		set_cmd_echo("RST");
		reset_state();
		sim_enabled = false;
	}
}
 80048d4:	e28e      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, simp_command, strlen(simp_command)) == 0) {
 80048d6:	48a0      	ldr	r0, [pc, #640]	@ (8004b58 <handle_command+0x2f8>)
 80048d8:	f7fb fcea 	bl	80002b0 <strlen>
 80048dc:	4603      	mov	r3, r0
 80048de:	461a      	mov	r2, r3
 80048e0:	499d      	ldr	r1, [pc, #628]	@ (8004b58 <handle_command+0x2f8>)
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f007 fdc5 	bl	800c472 <strncmp>
 80048e8:	4603      	mov	r3, r0
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d157      	bne.n	800499e <handle_command+0x13e>
		if (mode == 'S') {
 80048ee:	4b96      	ldr	r3, [pc, #600]	@ (8004b48 <handle_command+0x2e8>)
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	2b53      	cmp	r3, #83	@ 0x53
 80048f4:	d14f      	bne.n	8004996 <handle_command+0x136>
			strncpy(pressure_str, &cmd[14], 6);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f103 010e 	add.w	r1, r3, #14
 80048fc:	f107 0318 	add.w	r3, r7, #24
 8004900:	2206      	movs	r2, #6
 8004902:	4618      	mov	r0, r3
 8004904:	f007 fdc7 	bl	800c496 <strncpy>
			pressure_str[6] = '\0';
 8004908:	2300      	movs	r3, #0
 800490a:	77bb      	strb	r3, [r7, #30]
			read_sensors();
 800490c:	f7fe ff2c 	bl	8003768 <read_sensors>
			pressure = atof(pressure_str)/1000;
 8004910:	f107 0318 	add.w	r3, r7, #24
 8004914:	4618      	mov	r0, r3
 8004916:	f006 f95b 	bl	800abd0 <atof>
 800491a:	ec51 0b10 	vmov	r0, r1, d0
 800491e:	f04f 0200 	mov.w	r2, #0
 8004922:	4b8e      	ldr	r3, [pc, #568]	@ (8004b5c <handle_command+0x2fc>)
 8004924:	f7fb ffb2 	bl	800088c <__aeabi_ddiv>
 8004928:	4602      	mov	r2, r0
 800492a:	460b      	mov	r3, r1
 800492c:	4610      	mov	r0, r2
 800492e:	4619      	mov	r1, r3
 8004930:	f7fc f97a 	bl	8000c28 <__aeabi_d2f>
 8004934:	4603      	mov	r3, r0
 8004936:	4a8a      	ldr	r2, [pc, #552]	@ (8004b60 <handle_command+0x300>)
 8004938:	6013      	str	r3, [r2, #0]
			altitude = calculate_altitude(pressure);
 800493a:	4b89      	ldr	r3, [pc, #548]	@ (8004b60 <handle_command+0x300>)
 800493c:	edd3 7a00 	vldr	s15, [r3]
 8004940:	eeb0 0a67 	vmov.f32	s0, s15
 8004944:	f7fe f8e8 	bl	8002b18 <calculate_altitude>
 8004948:	eef0 7a40 	vmov.f32	s15, s0
 800494c:	4b85      	ldr	r3, [pc, #532]	@ (8004b64 <handle_command+0x304>)
 800494e:	edc3 7a00 	vstr	s15, [r3]
			char temp[12] = "SIMP";
 8004952:	4a85      	ldr	r2, [pc, #532]	@ (8004b68 <handle_command+0x308>)
 8004954:	f107 030c 	add.w	r3, r7, #12
 8004958:	e892 0003 	ldmia.w	r2, {r0, r1}
 800495c:	6018      	str	r0, [r3, #0]
 800495e:	3304      	adds	r3, #4
 8004960:	7019      	strb	r1, [r3, #0]
 8004962:	f107 0311 	add.w	r3, r7, #17
 8004966:	2200      	movs	r2, #0
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	f8c3 2003 	str.w	r2, [r3, #3]
			strcat(temp, pressure_str);
 800496e:	f107 0218 	add.w	r2, r7, #24
 8004972:	f107 030c 	add.w	r3, r7, #12
 8004976:	4611      	mov	r1, r2
 8004978:	4618      	mov	r0, r3
 800497a:	f007 fd5e 	bl	800c43a <strcat>
			set_cmd_echo(temp);
 800497e:	f107 030c 	add.w	r3, r7, #12
 8004982:	4618      	mov	r0, r3
 8004984:	f7ff ff54 	bl	8004830 <set_cmd_echo>
			memset(pressure_str, '\0', sizeof(pressure_str));
 8004988:	f107 0318 	add.w	r3, r7, #24
 800498c:	2207      	movs	r2, #7
 800498e:	2100      	movs	r1, #0
 8004990:	4618      	mov	r0, r3
 8004992:	f007 fd4a 	bl	800c42a <memset>
		sim_enabled = false;
 8004996:	4b6d      	ldr	r3, [pc, #436]	@ (8004b4c <handle_command+0x2ec>)
 8004998:	2200      	movs	r2, #0
 800499a:	701a      	strb	r2, [r3, #0]
}
 800499c:	e22a      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, set_time_command, strlen(set_time_command)) == 0) {
 800499e:	4873      	ldr	r0, [pc, #460]	@ (8004b6c <handle_command+0x30c>)
 80049a0:	f7fb fc86 	bl	80002b0 <strlen>
 80049a4:	4603      	mov	r3, r0
 80049a6:	461a      	mov	r2, r3
 80049a8:	4970      	ldr	r1, [pc, #448]	@ (8004b6c <handle_command+0x30c>)
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f007 fd61 	bl	800c472 <strncmp>
 80049b0:	4603      	mov	r3, r0
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d17a      	bne.n	8004aac <handle_command+0x24c>
		if (cmd[12]=='G') {
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	330c      	adds	r3, #12
 80049ba:	781b      	ldrb	r3, [r3, #0]
 80049bc:	2b47      	cmp	r3, #71	@ 0x47
 80049be:	d112      	bne.n	80049e6 <handle_command+0x186>
			mission_time_hr = (int16_t)gps_time_hr;
 80049c0:	4b6b      	ldr	r3, [pc, #428]	@ (8004b70 <handle_command+0x310>)
 80049c2:	781b      	ldrb	r3, [r3, #0]
 80049c4:	b25a      	sxtb	r2, r3
 80049c6:	4b6b      	ldr	r3, [pc, #428]	@ (8004b74 <handle_command+0x314>)
 80049c8:	701a      	strb	r2, [r3, #0]
			mission_time_min = (int16_t)gps_time_min;
 80049ca:	4b6b      	ldr	r3, [pc, #428]	@ (8004b78 <handle_command+0x318>)
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	b25a      	sxtb	r2, r3
 80049d0:	4b6a      	ldr	r3, [pc, #424]	@ (8004b7c <handle_command+0x31c>)
 80049d2:	701a      	strb	r2, [r3, #0]
			mission_time_sec = (int16_t)gps_time_sec;
 80049d4:	4b6a      	ldr	r3, [pc, #424]	@ (8004b80 <handle_command+0x320>)
 80049d6:	781b      	ldrb	r3, [r3, #0]
 80049d8:	b25a      	sxtb	r2, r3
 80049da:	4b6a      	ldr	r3, [pc, #424]	@ (8004b84 <handle_command+0x324>)
 80049dc:	701a      	strb	r2, [r3, #0]
			set_cmd_echo("STGPS");
 80049de:	486a      	ldr	r0, [pc, #424]	@ (8004b88 <handle_command+0x328>)
 80049e0:	f7ff ff26 	bl	8004830 <set_cmd_echo>
 80049e4:	e05f      	b.n	8004aa6 <handle_command+0x246>
			memset(temp, 0, sizeof(temp));
 80049e6:	f107 0308 	add.w	r3, r7, #8
 80049ea:	2203      	movs	r2, #3
 80049ec:	2100      	movs	r1, #0
 80049ee:	4618      	mov	r0, r3
 80049f0:	f007 fd1b 	bl	800c42a <memset>
			temp[0] = cmd[12];
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	330c      	adds	r3, #12
 80049f8:	781b      	ldrb	r3, [r3, #0]
 80049fa:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[13];
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	330d      	adds	r3, #13
 8004a00:	781b      	ldrb	r3, [r3, #0]
 8004a02:	727b      	strb	r3, [r7, #9]
			mission_time_hr = atoi(temp);
 8004a04:	f107 0308 	add.w	r3, r7, #8
 8004a08:	4618      	mov	r0, r3
 8004a0a:	f006 f8e4 	bl	800abd6 <atoi>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	b25a      	sxtb	r2, r3
 8004a12:	4b58      	ldr	r3, [pc, #352]	@ (8004b74 <handle_command+0x314>)
 8004a14:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8004a16:	f107 0308 	add.w	r3, r7, #8
 8004a1a:	2203      	movs	r2, #3
 8004a1c:	2100      	movs	r1, #0
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f007 fd03 	bl	800c42a <memset>
			temp[0] = cmd[15];
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	330f      	adds	r3, #15
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[16];
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	3310      	adds	r3, #16
 8004a30:	781b      	ldrb	r3, [r3, #0]
 8004a32:	727b      	strb	r3, [r7, #9]
			mission_time_min = atoi(temp);
 8004a34:	f107 0308 	add.w	r3, r7, #8
 8004a38:	4618      	mov	r0, r3
 8004a3a:	f006 f8cc 	bl	800abd6 <atoi>
 8004a3e:	4603      	mov	r3, r0
 8004a40:	b25a      	sxtb	r2, r3
 8004a42:	4b4e      	ldr	r3, [pc, #312]	@ (8004b7c <handle_command+0x31c>)
 8004a44:	701a      	strb	r2, [r3, #0]
			memset(temp, 0, sizeof(temp));
 8004a46:	f107 0308 	add.w	r3, r7, #8
 8004a4a:	2203      	movs	r2, #3
 8004a4c:	2100      	movs	r1, #0
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f007 fceb 	bl	800c42a <memset>
			temp[0] = cmd[18];
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	3312      	adds	r3, #18
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	723b      	strb	r3, [r7, #8]
			temp[1] = cmd[19];
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	3313      	adds	r3, #19
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	727b      	strb	r3, [r7, #9]
			mission_time_sec = atoi(temp);
 8004a64:	f107 0308 	add.w	r3, r7, #8
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f006 f8b4 	bl	800abd6 <atoi>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	b25a      	sxtb	r2, r3
 8004a72:	4b44      	ldr	r3, [pc, #272]	@ (8004b84 <handle_command+0x324>)
 8004a74:	701a      	strb	r2, [r3, #0]
			memset(cmd_echo, '\0', sizeof(cmd_echo));
 8004a76:	2240      	movs	r2, #64	@ 0x40
 8004a78:	2100      	movs	r1, #0
 8004a7a:	4844      	ldr	r0, [pc, #272]	@ (8004b8c <handle_command+0x32c>)
 8004a7c:	f007 fcd5 	bl	800c42a <memset>
			snprintf(cmd_echo, 11, "ST%02d:%02d:%02d", mission_time_hr, mission_time_min, mission_time_sec);
 8004a80:	4b3c      	ldr	r3, [pc, #240]	@ (8004b74 <handle_command+0x314>)
 8004a82:	f993 3000 	ldrsb.w	r3, [r3]
 8004a86:	4619      	mov	r1, r3
 8004a88:	4b3c      	ldr	r3, [pc, #240]	@ (8004b7c <handle_command+0x31c>)
 8004a8a:	f993 3000 	ldrsb.w	r3, [r3]
 8004a8e:	461a      	mov	r2, r3
 8004a90:	4b3c      	ldr	r3, [pc, #240]	@ (8004b84 <handle_command+0x324>)
 8004a92:	f993 3000 	ldrsb.w	r3, [r3]
 8004a96:	9301      	str	r3, [sp, #4]
 8004a98:	9200      	str	r2, [sp, #0]
 8004a9a:	460b      	mov	r3, r1
 8004a9c:	4a3c      	ldr	r2, [pc, #240]	@ (8004b90 <handle_command+0x330>)
 8004a9e:	210b      	movs	r1, #11
 8004aa0:	483a      	ldr	r0, [pc, #232]	@ (8004b8c <handle_command+0x32c>)
 8004aa2:	f007 fc4b 	bl	800c33c <sniprintf>
		store_flash_data();
 8004aa6:	f7fd fdd3 	bl	8002650 <store_flash_data>
}
 8004aaa:	e1a3      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, cal_alt_command, strlen(cal_alt_command)) == 0) {
 8004aac:	4839      	ldr	r0, [pc, #228]	@ (8004b94 <handle_command+0x334>)
 8004aae:	f7fb fbff 	bl	80002b0 <strlen>
 8004ab2:	4603      	mov	r3, r0
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	4937      	ldr	r1, [pc, #220]	@ (8004b94 <handle_command+0x334>)
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f007 fcda 	bl	800c472 <strncmp>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d124      	bne.n	8004b0e <handle_command+0x2ae>
		calibrate_altitude();
 8004ac4:	f7fe fa18 	bl	8002ef8 <calibrate_altitude>
		store_flash_data();
 8004ac8:	f7fd fdc2 	bl	8002650 <store_flash_data>
		set_cmd_echo("CAL");
 8004acc:	4832      	ldr	r0, [pc, #200]	@ (8004b98 <handle_command+0x338>)
 8004ace:	f7ff feaf 	bl	8004830 <set_cmd_echo>
		if (strncmp(state, "PRE-LAUNCH", strlen("PRE-LAUNCH")) == 0) {
 8004ad2:	220a      	movs	r2, #10
 8004ad4:	4931      	ldr	r1, [pc, #196]	@ (8004b9c <handle_command+0x33c>)
 8004ad6:	4832      	ldr	r0, [pc, #200]	@ (8004ba0 <handle_command+0x340>)
 8004ad8:	f007 fccb 	bl	800c472 <strncmp>
 8004adc:	4603      	mov	r3, r0
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d109      	bne.n	8004af6 <handle_command+0x296>
			memset(state, 0, sizeof(state));
 8004ae2:	220e      	movs	r2, #14
 8004ae4:	2100      	movs	r1, #0
 8004ae6:	482e      	ldr	r0, [pc, #184]	@ (8004ba0 <handle_command+0x340>)
 8004ae8:	f007 fc9f 	bl	800c42a <memset>
			strncpy(state, "LAUNCH-READY", strlen("LAUNCH-READY"));
 8004aec:	4b2c      	ldr	r3, [pc, #176]	@ (8004ba0 <handle_command+0x340>)
 8004aee:	4a2d      	ldr	r2, [pc, #180]	@ (8004ba4 <handle_command+0x344>)
 8004af0:	ca07      	ldmia	r2, {r0, r1, r2}
 8004af2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		prev_alt = 0;
 8004af6:	4b2c      	ldr	r3, [pc, #176]	@ (8004ba8 <handle_command+0x348>)
 8004af8:	f04f 0200 	mov.w	r2, #0
 8004afc:	601a      	str	r2, [r3, #0]
		reset_delta_buffer();
 8004afe:	f7ff fcdb 	bl	80044b8 <reset_delta_buffer>
		read_MPL3115A2();
 8004b02:	f7fe f983 	bl	8002e0c <read_MPL3115A2>
		sim_enabled = false;
 8004b06:	4b11      	ldr	r3, [pc, #68]	@ (8004b4c <handle_command+0x2ec>)
 8004b08:	2200      	movs	r2, #0
 8004b0a:	701a      	strb	r2, [r3, #0]
}
 8004b0c:	e172      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, tel_on_command, strlen(tel_on_command)) == 0) {
 8004b0e:	4827      	ldr	r0, [pc, #156]	@ (8004bac <handle_command+0x34c>)
 8004b10:	f7fb fbce 	bl	80002b0 <strlen>
 8004b14:	4603      	mov	r3, r0
 8004b16:	461a      	mov	r2, r3
 8004b18:	4924      	ldr	r1, [pc, #144]	@ (8004bac <handle_command+0x34c>)
 8004b1a:	6878      	ldr	r0, [r7, #4]
 8004b1c:	f007 fca9 	bl	800c472 <strncmp>
 8004b20:	4603      	mov	r3, r0
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d148      	bne.n	8004bb8 <handle_command+0x358>
		telemetry_status = 1;
 8004b26:	4b22      	ldr	r3, [pc, #136]	@ (8004bb0 <handle_command+0x350>)
 8004b28:	2201      	movs	r2, #1
 8004b2a:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXON");
 8004b2c:	4821      	ldr	r0, [pc, #132]	@ (8004bb4 <handle_command+0x354>)
 8004b2e:	f7ff fe7f 	bl	8004830 <set_cmd_echo>
		sim_enabled = false;
 8004b32:	4b06      	ldr	r3, [pc, #24]	@ (8004b4c <handle_command+0x2ec>)
 8004b34:	2200      	movs	r2, #0
 8004b36:	701a      	strb	r2, [r3, #0]
		flush_PA1010D();
 8004b38:	f7fe fba8 	bl	800328c <flush_PA1010D>
}
 8004b3c:	e15a      	b.n	8004df4 <handle_command+0x594>
 8004b3e:	bf00      	nop
 8004b40:	200008b0 	.word	0x200008b0
 8004b44:	080100a8 	.word	0x080100a8
 8004b48:	20000004 	.word	0x20000004
 8004b4c:	20000a10 	.word	0x20000a10
 8004b50:	080100b4 	.word	0x080100b4
 8004b54:	080100c0 	.word	0x080100c0
 8004b58:	200008c0 	.word	0x200008c0
 8004b5c:	408f4000 	.word	0x408f4000
 8004b60:	2000061c 	.word	0x2000061c
 8004b64:	20000614 	.word	0x20000614
 8004b68:	08010168 	.word	0x08010168
 8004b6c:	200008d0 	.word	0x200008d0
 8004b70:	2000064c 	.word	0x2000064c
 8004b74:	2000060c 	.word	0x2000060c
 8004b78:	2000064d 	.word	0x2000064d
 8004b7c:	2000060d 	.word	0x2000060d
 8004b80:	2000064e 	.word	0x2000064e
 8004b84:	2000060e 	.word	0x2000060e
 8004b88:	080100cc 	.word	0x080100cc
 8004b8c:	20000018 	.word	0x20000018
 8004b90:	080100d4 	.word	0x080100d4
 8004b94:	200008e0 	.word	0x200008e0
 8004b98:	080100e8 	.word	0x080100e8
 8004b9c:	080100ec 	.word	0x080100ec
 8004ba0:	20000008 	.word	0x20000008
 8004ba4:	080100f8 	.word	0x080100f8
 8004ba8:	200009dc 	.word	0x200009dc
 8004bac:	20000954 	.word	0x20000954
 8004bb0:	200000ac 	.word	0x200000ac
 8004bb4:	08010108 	.word	0x08010108
	else if (strncmp(cmd, tel_off_command, strlen(tel_off_command)) == 0) {
 8004bb8:	4890      	ldr	r0, [pc, #576]	@ (8004dfc <handle_command+0x59c>)
 8004bba:	f7fb fb79 	bl	80002b0 <strlen>
 8004bbe:	4603      	mov	r3, r0
 8004bc0:	461a      	mov	r2, r3
 8004bc2:	498e      	ldr	r1, [pc, #568]	@ (8004dfc <handle_command+0x59c>)
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f007 fc54 	bl	800c472 <strncmp>
 8004bca:	4603      	mov	r3, r0
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d109      	bne.n	8004be4 <handle_command+0x384>
		telemetry_status = 0;
 8004bd0:	4b8b      	ldr	r3, [pc, #556]	@ (8004e00 <handle_command+0x5a0>)
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	601a      	str	r2, [r3, #0]
		set_cmd_echo("CXOFF");
 8004bd6:	488b      	ldr	r0, [pc, #556]	@ (8004e04 <handle_command+0x5a4>)
 8004bd8:	f7ff fe2a 	bl	8004830 <set_cmd_echo>
		sim_enabled = false;
 8004bdc:	4b8a      	ldr	r3, [pc, #552]	@ (8004e08 <handle_command+0x5a8>)
 8004bde:	2200      	movs	r2, #0
 8004be0:	701a      	strb	r2, [r3, #0]
}
 8004be2:	e107      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, cal_comp_on_command, strlen(cal_comp_on_command)) == 0) {
 8004be4:	4889      	ldr	r0, [pc, #548]	@ (8004e0c <handle_command+0x5ac>)
 8004be6:	f7fb fb63 	bl	80002b0 <strlen>
 8004bea:	4603      	mov	r3, r0
 8004bec:	461a      	mov	r2, r3
 8004bee:	4987      	ldr	r1, [pc, #540]	@ (8004e0c <handle_command+0x5ac>)
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f007 fc3e 	bl	800c472 <strncmp>
 8004bf6:	4603      	mov	r3, r0
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d12f      	bne.n	8004c5c <handle_command+0x3fc>
		mag_x_offset = 0;
 8004bfc:	4b84      	ldr	r3, [pc, #528]	@ (8004e10 <handle_command+0x5b0>)
 8004bfe:	f04f 0200 	mov.w	r2, #0
 8004c02:	601a      	str	r2, [r3, #0]
		mag_y_offset = 0;
 8004c04:	4b83      	ldr	r3, [pc, #524]	@ (8004e14 <handle_command+0x5b4>)
 8004c06:	f04f 0200 	mov.w	r2, #0
 8004c0a:	601a      	str	r2, [r3, #0]
		mag_z_offset = 0;
 8004c0c:	4b82      	ldr	r3, [pc, #520]	@ (8004e18 <handle_command+0x5b8>)
 8004c0e:	f04f 0200 	mov.w	r2, #0
 8004c12:	601a      	str	r2, [r3, #0]
		read_MMC5603();
 8004c14:	f7fd ffd4 	bl	8002bc0 <read_MMC5603>
		mag_x_min = mag_x;
 8004c18:	4b80      	ldr	r3, [pc, #512]	@ (8004e1c <handle_command+0x5bc>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	4a80      	ldr	r2, [pc, #512]	@ (8004e20 <handle_command+0x5c0>)
 8004c1e:	6013      	str	r3, [r2, #0]
		mag_x_max = mag_x;
 8004c20:	4b7e      	ldr	r3, [pc, #504]	@ (8004e1c <handle_command+0x5bc>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	4a7f      	ldr	r2, [pc, #508]	@ (8004e24 <handle_command+0x5c4>)
 8004c26:	6013      	str	r3, [r2, #0]
		mag_y_min = mag_y;
 8004c28:	4b7f      	ldr	r3, [pc, #508]	@ (8004e28 <handle_command+0x5c8>)
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	4a7f      	ldr	r2, [pc, #508]	@ (8004e2c <handle_command+0x5cc>)
 8004c2e:	6013      	str	r3, [r2, #0]
		mag_y_max = mag_y;
 8004c30:	4b7d      	ldr	r3, [pc, #500]	@ (8004e28 <handle_command+0x5c8>)
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	4a7e      	ldr	r2, [pc, #504]	@ (8004e30 <handle_command+0x5d0>)
 8004c36:	6013      	str	r3, [r2, #0]
		mag_z_min = mag_z;
 8004c38:	4b7e      	ldr	r3, [pc, #504]	@ (8004e34 <handle_command+0x5d4>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a7e      	ldr	r2, [pc, #504]	@ (8004e38 <handle_command+0x5d8>)
 8004c3e:	6013      	str	r3, [r2, #0]
		mag_z_max = mag_z;
 8004c40:	4b7c      	ldr	r3, [pc, #496]	@ (8004e34 <handle_command+0x5d4>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a7d      	ldr	r2, [pc, #500]	@ (8004e3c <handle_command+0x5dc>)
 8004c46:	6013      	str	r3, [r2, #0]
		calibrating_compass = 1;
 8004c48:	4b7d      	ldr	r3, [pc, #500]	@ (8004e40 <handle_command+0x5e0>)
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	701a      	strb	r2, [r3, #0]
		set_cmd_echo("CCON");
 8004c4e:	487d      	ldr	r0, [pc, #500]	@ (8004e44 <handle_command+0x5e4>)
 8004c50:	f7ff fdee 	bl	8004830 <set_cmd_echo>
		sim_enabled = false;
 8004c54:	4b6c      	ldr	r3, [pc, #432]	@ (8004e08 <handle_command+0x5a8>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	701a      	strb	r2, [r3, #0]
}
 8004c5a:	e0cb      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, cal_comp_off_command, strlen(cal_comp_off_command)) == 0) {
 8004c5c:	487a      	ldr	r0, [pc, #488]	@ (8004e48 <handle_command+0x5e8>)
 8004c5e:	f7fb fb27 	bl	80002b0 <strlen>
 8004c62:	4603      	mov	r3, r0
 8004c64:	461a      	mov	r2, r3
 8004c66:	4978      	ldr	r1, [pc, #480]	@ (8004e48 <handle_command+0x5e8>)
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f007 fc02 	bl	800c472 <strncmp>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d138      	bne.n	8004ce6 <handle_command+0x486>
		calibrating_compass = 0;
 8004c74:	4b72      	ldr	r3, [pc, #456]	@ (8004e40 <handle_command+0x5e0>)
 8004c76:	2200      	movs	r2, #0
 8004c78:	701a      	strb	r2, [r3, #0]
		mag_x_offset = (mag_x_min + mag_x_max) / 2;
 8004c7a:	4b69      	ldr	r3, [pc, #420]	@ (8004e20 <handle_command+0x5c0>)
 8004c7c:	ed93 7a00 	vldr	s14, [r3]
 8004c80:	4b68      	ldr	r3, [pc, #416]	@ (8004e24 <handle_command+0x5c4>)
 8004c82:	edd3 7a00 	vldr	s15, [r3]
 8004c86:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004c8a:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004c8e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004c92:	4b5f      	ldr	r3, [pc, #380]	@ (8004e10 <handle_command+0x5b0>)
 8004c94:	edc3 7a00 	vstr	s15, [r3]
		mag_y_offset = (mag_y_min + mag_y_max) / 2;
 8004c98:	4b64      	ldr	r3, [pc, #400]	@ (8004e2c <handle_command+0x5cc>)
 8004c9a:	ed93 7a00 	vldr	s14, [r3]
 8004c9e:	4b64      	ldr	r3, [pc, #400]	@ (8004e30 <handle_command+0x5d0>)
 8004ca0:	edd3 7a00 	vldr	s15, [r3]
 8004ca4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ca8:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004cac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cb0:	4b58      	ldr	r3, [pc, #352]	@ (8004e14 <handle_command+0x5b4>)
 8004cb2:	edc3 7a00 	vstr	s15, [r3]
		mag_z_offset = (mag_z_min + mag_z_max) / 2;
 8004cb6:	4b60      	ldr	r3, [pc, #384]	@ (8004e38 <handle_command+0x5d8>)
 8004cb8:	ed93 7a00 	vldr	s14, [r3]
 8004cbc:	4b5f      	ldr	r3, [pc, #380]	@ (8004e3c <handle_command+0x5dc>)
 8004cbe:	edd3 7a00 	vldr	s15, [r3]
 8004cc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004cc6:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004cca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004cce:	4b52      	ldr	r3, [pc, #328]	@ (8004e18 <handle_command+0x5b8>)
 8004cd0:	edc3 7a00 	vstr	s15, [r3]
		store_flash_data();
 8004cd4:	f7fd fcbc 	bl	8002650 <store_flash_data>
		set_cmd_echo("CCOFF");
 8004cd8:	485c      	ldr	r0, [pc, #368]	@ (8004e4c <handle_command+0x5ec>)
 8004cda:	f7ff fda9 	bl	8004830 <set_cmd_echo>
		sim_enabled = false;
 8004cde:	4b4a      	ldr	r3, [pc, #296]	@ (8004e08 <handle_command+0x5a8>)
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	701a      	strb	r2, [r3, #0]
}
 8004ce4:	e086      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, set_camera_north_command, strlen(set_camera_north_command)) == 0) {
 8004ce6:	485a      	ldr	r0, [pc, #360]	@ (8004e50 <handle_command+0x5f0>)
 8004ce8:	f7fb fae2 	bl	80002b0 <strlen>
 8004cec:	4603      	mov	r3, r0
 8004cee:	461a      	mov	r2, r3
 8004cf0:	4957      	ldr	r1, [pc, #348]	@ (8004e50 <handle_command+0x5f0>)
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f007 fbbd 	bl	800c472 <strncmp>
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d108      	bne.n	8004d10 <handle_command+0x4b0>
		set_cmd_echo("SCN");
 8004cfe:	4855      	ldr	r0, [pc, #340]	@ (8004e54 <handle_command+0x5f4>)
 8004d00:	f7ff fd96 	bl	8004830 <set_cmd_echo>
		set_stepper_north();
 8004d04:	f7ff f82e 	bl	8003d64 <set_stepper_north>
		sim_enabled = false;
 8004d08:	4b3f      	ldr	r3, [pc, #252]	@ (8004e08 <handle_command+0x5a8>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	701a      	strb	r2, [r3, #0]
}
 8004d0e:	e071      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, activate_north_cam_command, strlen(activate_north_cam_command)) == 0) {
 8004d10:	4851      	ldr	r0, [pc, #324]	@ (8004e58 <handle_command+0x5f8>)
 8004d12:	f7fb facd 	bl	80002b0 <strlen>
 8004d16:	4603      	mov	r3, r0
 8004d18:	461a      	mov	r2, r3
 8004d1a:	494f      	ldr	r1, [pc, #316]	@ (8004e58 <handle_command+0x5f8>)
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f007 fba8 	bl	800c472 <strncmp>
 8004d22:	4603      	mov	r3, r0
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10b      	bne.n	8004d40 <handle_command+0x4e0>
		set_cmd_echo("MECCAMON");
 8004d28:	484c      	ldr	r0, [pc, #304]	@ (8004e5c <handle_command+0x5fc>)
 8004d2a:	f7ff fd81 	bl	8004830 <set_cmd_echo>
		north_cam_on = true;
 8004d2e:	4b4c      	ldr	r3, [pc, #304]	@ (8004e60 <handle_command+0x600>)
 8004d30:	2201      	movs	r2, #1
 8004d32:	701a      	strb	r2, [r3, #0]
		turn_stepper_north();
 8004d34:	f7ff f828 	bl	8003d88 <turn_stepper_north>
		sim_enabled = false;
 8004d38:	4b33      	ldr	r3, [pc, #204]	@ (8004e08 <handle_command+0x5a8>)
 8004d3a:	2200      	movs	r2, #0
 8004d3c:	701a      	strb	r2, [r3, #0]
}
 8004d3e:	e059      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, deactivate_north_cam_command, strlen(deactivate_north_cam_command)) == 0) {
 8004d40:	4848      	ldr	r0, [pc, #288]	@ (8004e64 <handle_command+0x604>)
 8004d42:	f7fb fab5 	bl	80002b0 <strlen>
 8004d46:	4603      	mov	r3, r0
 8004d48:	461a      	mov	r2, r3
 8004d4a:	4946      	ldr	r1, [pc, #280]	@ (8004e64 <handle_command+0x604>)
 8004d4c:	6878      	ldr	r0, [r7, #4]
 8004d4e:	f007 fb90 	bl	800c472 <strncmp>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d109      	bne.n	8004d6c <handle_command+0x50c>
		set_cmd_echo("MECCAMOFF");
 8004d58:	4843      	ldr	r0, [pc, #268]	@ (8004e68 <handle_command+0x608>)
 8004d5a:	f7ff fd69 	bl	8004830 <set_cmd_echo>
		north_cam_on = false;
 8004d5e:	4b40      	ldr	r3, [pc, #256]	@ (8004e60 <handle_command+0x600>)
 8004d60:	2200      	movs	r2, #0
 8004d62:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8004d64:	4b28      	ldr	r3, [pc, #160]	@ (8004e08 <handle_command+0x5a8>)
 8004d66:	2200      	movs	r2, #0
 8004d68:	701a      	strb	r2, [r3, #0]
}
 8004d6a:	e043      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, release_payload_command, strlen(release_payload_command)) == 0) {
 8004d6c:	483f      	ldr	r0, [pc, #252]	@ (8004e6c <handle_command+0x60c>)
 8004d6e:	f7fb fa9f 	bl	80002b0 <strlen>
 8004d72:	4603      	mov	r3, r0
 8004d74:	461a      	mov	r2, r3
 8004d76:	493d      	ldr	r1, [pc, #244]	@ (8004e6c <handle_command+0x60c>)
 8004d78:	6878      	ldr	r0, [r7, #4]
 8004d7a:	f007 fb7a 	bl	800c472 <strncmp>
 8004d7e:	4603      	mov	r3, r0
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d10b      	bne.n	8004d9c <handle_command+0x53c>
		set_cmd_echo("MECPAYLOADON");
 8004d84:	483a      	ldr	r0, [pc, #232]	@ (8004e70 <handle_command+0x610>)
 8004d86:	f7ff fd53 	bl	8004830 <set_cmd_echo>
		Servo_Open();
 8004d8a:	f7fd fb49 	bl	8002420 <Servo_Open>
		payload_released = true;
 8004d8e:	4b39      	ldr	r3, [pc, #228]	@ (8004e74 <handle_command+0x614>)
 8004d90:	2201      	movs	r2, #1
 8004d92:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8004d94:	4b1c      	ldr	r3, [pc, #112]	@ (8004e08 <handle_command+0x5a8>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	701a      	strb	r2, [r3, #0]
}
 8004d9a:	e02b      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, reset_release_payload_command, strlen(reset_release_payload_command)) == 0) {
 8004d9c:	4836      	ldr	r0, [pc, #216]	@ (8004e78 <handle_command+0x618>)
 8004d9e:	f7fb fa87 	bl	80002b0 <strlen>
 8004da2:	4603      	mov	r3, r0
 8004da4:	461a      	mov	r2, r3
 8004da6:	4934      	ldr	r1, [pc, #208]	@ (8004e78 <handle_command+0x618>)
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f007 fb62 	bl	800c472 <strncmp>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d10b      	bne.n	8004dcc <handle_command+0x56c>
		set_cmd_echo("MECPAYLOADOFF");
 8004db4:	4831      	ldr	r0, [pc, #196]	@ (8004e7c <handle_command+0x61c>)
 8004db6:	f7ff fd3b 	bl	8004830 <set_cmd_echo>
		Servo_Close();
 8004dba:	f7fd fb56 	bl	800246a <Servo_Close>
		payload_released = false;
 8004dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8004e74 <handle_command+0x614>)
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	701a      	strb	r2, [r3, #0]
		sim_enabled = false;
 8004dc4:	4b10      	ldr	r3, [pc, #64]	@ (8004e08 <handle_command+0x5a8>)
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	701a      	strb	r2, [r3, #0]
}
 8004dca:	e013      	b.n	8004df4 <handle_command+0x594>
	else if (strncmp(cmd, reset_state_command, strlen(reset_state_command)) == 0) {
 8004dcc:	482c      	ldr	r0, [pc, #176]	@ (8004e80 <handle_command+0x620>)
 8004dce:	f7fb fa6f 	bl	80002b0 <strlen>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	492a      	ldr	r1, [pc, #168]	@ (8004e80 <handle_command+0x620>)
 8004dd8:	6878      	ldr	r0, [r7, #4]
 8004dda:	f007 fb4a 	bl	800c472 <strncmp>
 8004dde:	4603      	mov	r3, r0
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d107      	bne.n	8004df4 <handle_command+0x594>
		set_cmd_echo("RST");
 8004de4:	4827      	ldr	r0, [pc, #156]	@ (8004e84 <handle_command+0x624>)
 8004de6:	f7ff fd23 	bl	8004830 <set_cmd_echo>
		reset_state();
 8004dea:	f000 f84d 	bl	8004e88 <reset_state>
		sim_enabled = false;
 8004dee:	4b06      	ldr	r3, [pc, #24]	@ (8004e08 <handle_command+0x5a8>)
 8004df0:	2200      	movs	r2, #0
 8004df2:	701a      	strb	r2, [r3, #0]
}
 8004df4:	bf00      	nop
 8004df6:	3720      	adds	r7, #32
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}
 8004dfc:	20000964 	.word	0x20000964
 8004e00:	200000ac 	.word	0x200000ac
 8004e04:	08010110 	.word	0x08010110
 8004e08:	20000a10 	.word	0x20000a10
 8004e0c:	20000974 	.word	0x20000974
 8004e10:	200009f0 	.word	0x200009f0
 8004e14:	200009f4 	.word	0x200009f4
 8004e18:	200009f8 	.word	0x200009f8
 8004e1c:	2000063c 	.word	0x2000063c
 8004e20:	200009fc 	.word	0x200009fc
 8004e24:	20000a08 	.word	0x20000a08
 8004e28:	20000640 	.word	0x20000640
 8004e2c:	20000a00 	.word	0x20000a00
 8004e30:	200000a4 	.word	0x200000a4
 8004e34:	20000644 	.word	0x20000644
 8004e38:	20000a04 	.word	0x20000a04
 8004e3c:	200000a8 	.word	0x200000a8
 8004e40:	20000b14 	.word	0x20000b14
 8004e44:	08010118 	.word	0x08010118
 8004e48:	20000984 	.word	0x20000984
 8004e4c:	08010120 	.word	0x08010120
 8004e50:	200008f0 	.word	0x200008f0
 8004e54:	08010128 	.word	0x08010128
 8004e58:	20000900 	.word	0x20000900
 8004e5c:	0801012c 	.word	0x0801012c
 8004e60:	20000880 	.word	0x20000880
 8004e64:	20000918 	.word	0x20000918
 8004e68:	08010138 	.word	0x08010138
 8004e6c:	20000994 	.word	0x20000994
 8004e70:	08010144 	.word	0x08010144
 8004e74:	20000b1c 	.word	0x20000b1c
 8004e78:	200009b0 	.word	0x200009b0
 8004e7c:	08010154 	.word	0x08010154
 8004e80:	200009cc 	.word	0x200009cc
 8004e84:	08010164 	.word	0x08010164

08004e88 <reset_state>:

void reset_state(){
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	af00      	add	r7, sp, #0
	Set_Servo_Angle(SERVO_ANGLE_CLOSED);
 8004e8c:	2080      	movs	r0, #128	@ 0x80
 8004e8e:	f7fd fa99 	bl	80023c4 <Set_Servo_Angle>
	payload_released = false;
 8004e92:	4b12      	ldr	r3, [pc, #72]	@ (8004edc <reset_state+0x54>)
 8004e94:	2200      	movs	r2, #0
 8004e96:	701a      	strb	r2, [r3, #0]
	north_cam_on = false;
 8004e98:	4b11      	ldr	r3, [pc, #68]	@ (8004ee0 <reset_state+0x58>)
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	701a      	strb	r2, [r3, #0]
	prev_alt = altitude;
 8004e9e:	4b11      	ldr	r3, [pc, #68]	@ (8004ee4 <reset_state+0x5c>)
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	4a11      	ldr	r2, [pc, #68]	@ (8004ee8 <reset_state+0x60>)
 8004ea4:	6013      	str	r3, [r2, #0]
	reset_delta_buffer();
 8004ea6:	f7ff fb07 	bl	80044b8 <reset_delta_buffer>
	telemetry_status = 1;
 8004eaa:	4b10      	ldr	r3, [pc, #64]	@ (8004eec <reset_state+0x64>)
 8004eac:	2201      	movs	r2, #1
 8004eae:	601a      	str	r2, [r3, #0]
	memset(state, 0, sizeof(state));
 8004eb0:	220e      	movs	r2, #14
 8004eb2:	2100      	movs	r1, #0
 8004eb4:	480e      	ldr	r0, [pc, #56]	@ (8004ef0 <reset_state+0x68>)
 8004eb6:	f007 fab8 	bl	800c42a <memset>
	strncpy(state, "LAUNCH_PAD", strlen("LAUNCH_PAD"));
 8004eba:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef0 <reset_state+0x68>)
 8004ebc:	4a0d      	ldr	r2, [pc, #52]	@ (8004ef4 <reset_state+0x6c>)
 8004ebe:	ca07      	ldmia	r2, {r0, r1, r2}
 8004ec0:	c303      	stmia	r3!, {r0, r1}
 8004ec2:	801a      	strh	r2, [r3, #0]
	apogee_altitude = DEFAULT_APOGEE_ALT;
 8004ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8004ef8 <reset_state+0x70>)
 8004ec6:	f04f 0200 	mov.w	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]
	store_flash_data();
 8004ecc:	f7fd fbc0 	bl	8002650 <store_flash_data>
	msCounter = 0;
 8004ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8004efc <reset_state+0x74>)
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	601a      	str	r2, [r3, #0]
}
 8004ed6:	bf00      	nop
 8004ed8:	bd80      	pop	{r7, pc}
 8004eda:	bf00      	nop
 8004edc:	20000b1c 	.word	0x20000b1c
 8004ee0:	20000880 	.word	0x20000880
 8004ee4:	20000614 	.word	0x20000614
 8004ee8:	200009dc 	.word	0x200009dc
 8004eec:	200000ac 	.word	0x200000ac
 8004ef0:	20000008 	.word	0x20000008
 8004ef4:	08010064 	.word	0x08010064
 8004ef8:	20000b18 	.word	0x20000b18
 8004efc:	20000b24 	.word	0x20000b24

08004f00 <initial_state_reset>:

void initial_state_reset(){
 8004f00:	b580      	push	{r7, lr}
 8004f02:	af00      	add	r7, sp, #0
	read_MPL3115A2();
 8004f04:	f7fd ff82 	bl	8002e0c <read_MPL3115A2>
	prev_alt = altitude;
 8004f08:	4b35      	ldr	r3, [pc, #212]	@ (8004fe0 <initial_state_reset+0xe0>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	4a35      	ldr	r2, [pc, #212]	@ (8004fe4 <initial_state_reset+0xe4>)
 8004f0e:	6013      	str	r3, [r2, #0]
	reset_delta_buffer();
 8004f10:	f7ff fad2 	bl	80044b8 <reset_delta_buffer>

	// Set North Direction Offset
	read_MMC5603();
 8004f14:	f7fd fe54 	bl	8002bc0 <read_MMC5603>
	set_stepper_north();
 8004f18:	f7fe ff24 	bl	8003d64 <set_stepper_north>

	read_MPU6050();
 8004f1c:	f7fe f86c 	bl	8002ff8 <read_MPU6050>

	if (altitude > MIN_STATE_MAINTAINED_ALT && ((accel_x * accel_x) + (accel_y * accel_y) + (accel_z * accel_z) > 1)){
 8004f20:	4b2f      	ldr	r3, [pc, #188]	@ (8004fe0 <initial_state_reset+0xe0>)
 8004f22:	edd3 7a00 	vldr	s15, [r3]
 8004f26:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8004f2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f32:	dd4f      	ble.n	8004fd4 <initial_state_reset+0xd4>
 8004f34:	4b2c      	ldr	r3, [pc, #176]	@ (8004fe8 <initial_state_reset+0xe8>)
 8004f36:	ed93 7a00 	vldr	s14, [r3]
 8004f3a:	4b2b      	ldr	r3, [pc, #172]	@ (8004fe8 <initial_state_reset+0xe8>)
 8004f3c:	edd3 7a00 	vldr	s15, [r3]
 8004f40:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004f44:	4b29      	ldr	r3, [pc, #164]	@ (8004fec <initial_state_reset+0xec>)
 8004f46:	edd3 6a00 	vldr	s13, [r3]
 8004f4a:	4b28      	ldr	r3, [pc, #160]	@ (8004fec <initial_state_reset+0xec>)
 8004f4c:	edd3 7a00 	vldr	s15, [r3]
 8004f50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004f58:	4b25      	ldr	r3, [pc, #148]	@ (8004ff0 <initial_state_reset+0xf0>)
 8004f5a:	edd3 6a00 	vldr	s13, [r3]
 8004f5e:	4b24      	ldr	r3, [pc, #144]	@ (8004ff0 <initial_state_reset+0xf0>)
 8004f60:	edd3 7a00 	vldr	s15, [r3]
 8004f64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f6c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004f70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f78:	dd2c      	ble.n	8004fd4 <initial_state_reset+0xd4>
		// Assume there was a power reset during flight. Use configurations from flash
		if (payload_released)
 8004f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8004ff4 <initial_state_reset+0xf4>)
 8004f7c:	781b      	ldrb	r3, [r3, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d002      	beq.n	8004f88 <initial_state_reset+0x88>
			Servo_Open();
 8004f82:	f7fd fa4d 	bl	8002420 <Servo_Open>
 8004f86:	e001      	b.n	8004f8c <initial_state_reset+0x8c>
		else
			Servo_Close();
 8004f88:	f7fd fa6f 	bl	800246a <Servo_Close>

		// Lost Power during flight. Reseting to previous state
		if (strncmp(state, "ASCENDING", strlen("ASCENDING")) == 0){
 8004f8c:	2209      	movs	r2, #9
 8004f8e:	491a      	ldr	r1, [pc, #104]	@ (8004ff8 <initial_state_reset+0xf8>)
 8004f90:	481a      	ldr	r0, [pc, #104]	@ (8004ffc <initial_state_reset+0xfc>)
 8004f92:	f007 fa6e 	bl	800c472 <strncmp>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d105      	bne.n	8004fa8 <initial_state_reset+0xa8>
			Servo_Close();
 8004f9c:	f7fd fa65 	bl	800246a <Servo_Close>
			north_cam_on = false;
 8004fa0:	4b17      	ldr	r3, [pc, #92]	@ (8005000 <initial_state_reset+0x100>)
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	701a      	strb	r2, [r3, #0]
 8004fa6:	e009      	b.n	8004fbc <initial_state_reset+0xbc>
		}
		else if (strncmp(state, "DESCENDING", strlen("DESCENDING")) == 0){
 8004fa8:	220a      	movs	r2, #10
 8004faa:	4916      	ldr	r1, [pc, #88]	@ (8005004 <initial_state_reset+0x104>)
 8004fac:	4813      	ldr	r0, [pc, #76]	@ (8004ffc <initial_state_reset+0xfc>)
 8004fae:	f007 fa60 	bl	800c472 <strncmp>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	2b00      	cmp	r3, #0
 8004fb6:	d101      	bne.n	8004fbc <initial_state_reset+0xbc>
			Servo_Open();
 8004fb8:	f7fd fa32 	bl	8002420 <Servo_Open>
		}

		prev_alt = altitude;
 8004fbc:	4b08      	ldr	r3, [pc, #32]	@ (8004fe0 <initial_state_reset+0xe0>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a08      	ldr	r2, [pc, #32]	@ (8004fe4 <initial_state_reset+0xe4>)
 8004fc2:	6013      	str	r3, [r2, #0]
		reset_delta_buffer();
 8004fc4:	f7ff fa78 	bl	80044b8 <reset_delta_buffer>
		telemetry_status = 1;
 8004fc8:	4b0f      	ldr	r3, [pc, #60]	@ (8005008 <initial_state_reset+0x108>)
 8004fca:	2201      	movs	r2, #1
 8004fcc:	601a      	str	r2, [r3, #0]
		store_flash_data();
 8004fce:	f7fd fb3f 	bl	8002650 <store_flash_data>
 8004fd2:	e002      	b.n	8004fda <initial_state_reset+0xda>
	}
	else{
		reset_state();
 8004fd4:	f7ff ff58 	bl	8004e88 <reset_state>
	}
}
 8004fd8:	bf00      	nop
 8004fda:	bf00      	nop
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000614 	.word	0x20000614
 8004fe4:	200009dc 	.word	0x200009dc
 8004fe8:	20000630 	.word	0x20000630
 8004fec:	20000634 	.word	0x20000634
 8004ff0:	20000638 	.word	0x20000638
 8004ff4:	20000b1c 	.word	0x20000b1c
 8004ff8:	08010070 	.word	0x08010070
 8004ffc:	20000008 	.word	0x20000008
 8005000:	20000880 	.word	0x20000880
 8005004:	08010084 	.word	0x08010084
 8005008:	200000ac 	.word	0x200000ac

0800500c <HAL_UART_ErrorCallback>:

uint32_t uart_error = 0;
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800500c:	b580      	push	{r7, lr}
 800500e:	b082      	sub	sp, #8
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
    // Check if it's your UART instance
    if (huart->Instance == USART1) {
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a08      	ldr	r2, [pc, #32]	@ (800503c <HAL_UART_ErrorCallback+0x30>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d109      	bne.n	8005032 <HAL_UART_ErrorCallback+0x26>
        // Log or handle the error
        uart_error++;
 800501e:	4b08      	ldr	r3, [pc, #32]	@ (8005040 <HAL_UART_ErrorCallback+0x34>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	3301      	adds	r3, #1
 8005024:	4a06      	ldr	r2, [pc, #24]	@ (8005040 <HAL_UART_ErrorCallback+0x34>)
 8005026:	6013      	str	r3, [r2, #0]

        // Try to recover
        HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 8005028:	22ff      	movs	r2, #255	@ 0xff
 800502a:	4906      	ldr	r1, [pc, #24]	@ (8005044 <HAL_UART_ErrorCallback+0x38>)
 800502c:	6878      	ldr	r0, [r7, #4]
 800502e:	f004 fe28 	bl	8009c82 <HAL_UARTEx_ReceiveToIdle_IT>
    }
}
 8005032:	bf00      	nop
 8005034:	3708      	adds	r7, #8
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	40011000 	.word	0x40011000
 8005040:	20000b2c 	.word	0x20000b2c
 8005044:	20000a14 	.word	0x20000a14

08005048 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 8005048:	b580      	push	{r7, lr}
 800504a:	b086      	sub	sp, #24
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
 8005050:	460b      	mov	r3, r1
 8005052:	807b      	strh	r3, [r7, #2]
	// Call function for next packet

	memcpy(rx_packet, rx_data, Size);
 8005054:	887b      	ldrh	r3, [r7, #2]
 8005056:	461a      	mov	r2, r3
 8005058:	492f      	ldr	r1, [pc, #188]	@ (8005118 <HAL_UARTEx_RxEventCallback+0xd0>)
 800505a:	4830      	ldr	r0, [pc, #192]	@ (800511c <HAL_UARTEx_RxEventCallback+0xd4>)
 800505c:	f007 faad 	bl	800c5ba <memcpy>
	rx_packet[Size] = '\0';
 8005060:	887b      	ldrh	r3, [r7, #2]
 8005062:	4a2e      	ldr	r2, [pc, #184]	@ (800511c <HAL_UARTEx_RxEventCallback+0xd4>)
 8005064:	2100      	movs	r1, #0
 8005066:	54d1      	strb	r1, [r2, r3]
	memset(rx_data, 0, sizeof(rx_data));
 8005068:	22ff      	movs	r2, #255	@ 0xff
 800506a:	2100      	movs	r1, #0
 800506c:	482a      	ldr	r0, [pc, #168]	@ (8005118 <HAL_UARTEx_RxEventCallback+0xd0>)
 800506e:	f007 f9dc 	bl	800c42a <memset>

	if (rx_packet[0] == '~') {
 8005072:	4b2a      	ldr	r3, [pc, #168]	@ (800511c <HAL_UARTEx_RxEventCallback+0xd4>)
 8005074:	781b      	ldrb	r3, [r3, #0]
 8005076:	2b7e      	cmp	r3, #126	@ 0x7e
 8005078:	d141      	bne.n	80050fe <HAL_UARTEx_RxEventCallback+0xb6>
		// Calculate where the comma and checksum should be
		char *last_comma = &rx_packet[Size - 3];  // Comma is 3 characters from the end (2 for checksum, 1 for comma)
 800507a:	887b      	ldrh	r3, [r7, #2]
 800507c:	3b03      	subs	r3, #3
 800507e:	4a27      	ldr	r2, [pc, #156]	@ (800511c <HAL_UARTEx_RxEventCallback+0xd4>)
 8005080:	4413      	add	r3, r2
 8005082:	617b      	str	r3, [r7, #20]
		char *first_comma = strchr(rx_packet, ',');
 8005084:	212c      	movs	r1, #44	@ 0x2c
 8005086:	4825      	ldr	r0, [pc, #148]	@ (800511c <HAL_UARTEx_RxEventCallback+0xd4>)
 8005088:	f007 f9e6 	bl	800c458 <strchr>
 800508c:	6138      	str	r0, [r7, #16]

		// Ensure the expected comma is at the right position
		if (*last_comma == ',') {
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	781b      	ldrb	r3, [r3, #0]
 8005092:	2b2c      	cmp	r3, #44	@ 0x2c
 8005094:	d133      	bne.n	80050fe <HAL_UARTEx_RxEventCallback+0xb6>
			*last_comma = '\0'; // Null-terminate before checksum
 8005096:	697b      	ldr	r3, [r7, #20]
 8005098:	2200      	movs	r2, #0
 800509a:	701a      	strb	r2, [r3, #0]

			// Extract and convert the received checksum (2 characters after the comma)
			uint8_t received_checksum = (uint8_t)strtol(&rx_packet[Size - 2], NULL, 16);  // Convert checksum to integer
 800509c:	887b      	ldrh	r3, [r7, #2]
 800509e:	3b02      	subs	r3, #2
 80050a0:	4a1e      	ldr	r2, [pc, #120]	@ (800511c <HAL_UARTEx_RxEventCallback+0xd4>)
 80050a2:	4413      	add	r3, r2
 80050a4:	2210      	movs	r2, #16
 80050a6:	2100      	movs	r1, #0
 80050a8:	4618      	mov	r0, r3
 80050aa:	f006 fc23 	bl	800b8f4 <strtol>
 80050ae:	4603      	mov	r3, r0
 80050b0:	73fb      	strb	r3, [r7, #15]
			// Calculate checksum of the data part (after '~' and before comma)
			uint8_t calculated_checksum = calculate_checksum(&rx_packet[1]);
 80050b2:	481b      	ldr	r0, [pc, #108]	@ (8005120 <HAL_UARTEx_RxEventCallback+0xd8>)
 80050b4:	f7fe ff3c 	bl	8003f30 <calculate_checksum>
 80050b8:	4603      	mov	r3, r0
 80050ba:	73bb      	strb	r3, [r7, #14]

			*first_comma = '\0'; // Null-terminate after packet_count
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	2200      	movs	r2, #0
 80050c0:	701a      	strb	r2, [r3, #0]

			int32_t packet_count = atoi(&rx_packet[1]);
 80050c2:	4817      	ldr	r0, [pc, #92]	@ (8005120 <HAL_UARTEx_RxEventCallback+0xd8>)
 80050c4:	f005 fd87 	bl	800abd6 <atoi>
 80050c8:	60b8      	str	r0, [r7, #8]

			// Compare calculated checksum with the received one
			if (calculated_checksum == received_checksum && command_ready == false && last_command_count != packet_count) {
 80050ca:	7bba      	ldrb	r2, [r7, #14]
 80050cc:	7bfb      	ldrb	r3, [r7, #15]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	d115      	bne.n	80050fe <HAL_UARTEx_RxEventCallback+0xb6>
 80050d2:	4b14      	ldr	r3, [pc, #80]	@ (8005124 <HAL_UARTEx_RxEventCallback+0xdc>)
 80050d4:	781b      	ldrb	r3, [r3, #0]
 80050d6:	b2db      	uxtb	r3, r3
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d110      	bne.n	80050fe <HAL_UARTEx_RxEventCallback+0xb6>
 80050dc:	4b12      	ldr	r3, [pc, #72]	@ (8005128 <HAL_UARTEx_RxEventCallback+0xe0>)
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	68ba      	ldr	r2, [r7, #8]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d00b      	beq.n	80050fe <HAL_UARTEx_RxEventCallback+0xb6>
				last_command_count = packet_count;
 80050e6:	4a10      	ldr	r2, [pc, #64]	@ (8005128 <HAL_UARTEx_RxEventCallback+0xe0>)
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	6013      	str	r3, [r2, #0]
				// Checksum is valid, and this is new command. Process the command
				strcpy(command_buffer, &first_comma[1]);
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	3301      	adds	r3, #1
 80050f0:	4619      	mov	r1, r3
 80050f2:	480e      	ldr	r0, [pc, #56]	@ (800512c <HAL_UARTEx_RxEventCallback+0xe4>)
 80050f4:	f007 fa59 	bl	800c5aa <strcpy>
				command_ready = true;
 80050f8:	4b0a      	ldr	r3, [pc, #40]	@ (8005124 <HAL_UARTEx_RxEventCallback+0xdc>)
 80050fa:	2201      	movs	r2, #1
 80050fc:	701a      	strb	r2, [r3, #0]
			}
		}
	}

	uart_received = HAL_UARTEx_ReceiveToIdle_IT(huart, rx_data, RX_BFR_SIZE);
 80050fe:	22ff      	movs	r2, #255	@ 0xff
 8005100:	4905      	ldr	r1, [pc, #20]	@ (8005118 <HAL_UARTEx_RxEventCallback+0xd0>)
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f004 fdbd 	bl	8009c82 <HAL_UARTEx_ReceiveToIdle_IT>
 8005108:	4603      	mov	r3, r0
 800510a:	461a      	mov	r2, r3
 800510c:	4b08      	ldr	r3, [pc, #32]	@ (8005130 <HAL_UARTEx_RxEventCallback+0xe8>)
 800510e:	701a      	strb	r2, [r3, #0]
}
 8005110:	bf00      	nop
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}
 8005118:	20000a14 	.word	0x20000a14
 800511c:	200002d4 	.word	0x200002d4
 8005120:	200002d5 	.word	0x200002d5
 8005124:	200003d3 	.word	0x200003d3
 8005128:	20000000 	.word	0x20000000
 800512c:	200003d4 	.word	0x200003d4
 8005130:	20000b13 	.word	0x20000b13

08005134 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005138:	f000 fdb0 	bl	8005c9c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800513c:	f000 f904 	bl	8005348 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005140:	f000 fa5c 	bl	80055fc <MX_GPIO_Init>
  MX_I2C3_Init();
 8005144:	f000 f98c 	bl	8005460 <MX_I2C3_Init>
  MX_TIM2_Init();
 8005148:	f000 f9b8 	bl	80054bc <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800514c:	f000 fa2c 	bl	80055a8 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8005150:	f000 f958 	bl	8005404 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 8005154:	2201      	movs	r2, #1
 8005156:	2110      	movs	r1, #16
 8005158:	4864      	ldr	r0, [pc, #400]	@ (80052ec <main+0x1b8>)
 800515a:	f001 fb63 	bl	8006824 <HAL_GPIO_WritePin>

  load_flash_data();
 800515e:	f7fd fb4b 	bl	80027f8 <load_flash_data>

  HAL_Delay(100);
 8005162:	2064      	movs	r0, #100	@ 0x64
 8005164:	f000 fe0c 	bl	8005d80 <HAL_Delay>
  init_sensors();
 8005168:	f7fe fb3c 	bl	80037e4 <init_sensors>
  HAL_Delay(100);
 800516c:	2064      	movs	r0, #100	@ 0x64
 800516e:	f000 fe07 	bl	8005d80 <HAL_Delay>

  init_commands();
 8005172:	f7fe fb55 	bl	8003820 <init_commands>
  Servo_Init();
 8005176:	f7fd f99d 	bl	80024b4 <Servo_Init>

  // Initialize Xbee receiving
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800517a:	2025      	movs	r0, #37	@ 0x25
 800517c:	f000 ff1b 	bl	8005fb6 <HAL_NVIC_EnableIRQ>
  uart_received = HAL_UARTEx_ReceiveToIdle_IT(&huart1, rx_data, RX_BFR_SIZE);
 8005180:	22ff      	movs	r2, #255	@ 0xff
 8005182:	495b      	ldr	r1, [pc, #364]	@ (80052f0 <main+0x1bc>)
 8005184:	485b      	ldr	r0, [pc, #364]	@ (80052f4 <main+0x1c0>)
 8005186:	f004 fd7c 	bl	8009c82 <HAL_UARTEx_ReceiveToIdle_IT>
 800518a:	4603      	mov	r3, r0
 800518c:	461a      	mov	r2, r3
 800518e:	4b5a      	ldr	r3, [pc, #360]	@ (80052f8 <main+0x1c4>)
 8005190:	701a      	strb	r2, [r3, #0]

  if (isnan(mag_x_offset)){
 8005192:	4b5a      	ldr	r3, [pc, #360]	@ (80052fc <main+0x1c8>)
 8005194:	edd3 7a00 	vldr	s15, [r3]
 8005198:	eef4 7a67 	vcmp.f32	s15, s15
 800519c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051a0:	d70a      	bvc.n	80051b8 <main+0x84>
	  mag_x_offset = 0.196062505;
 80051a2:	4b56      	ldr	r3, [pc, #344]	@ (80052fc <main+0x1c8>)
 80051a4:	4a56      	ldr	r2, [pc, #344]	@ (8005300 <main+0x1cc>)
 80051a6:	601a      	str	r2, [r3, #0]
	  mag_y_offset = 0.279687494;
 80051a8:	4b56      	ldr	r3, [pc, #344]	@ (8005304 <main+0x1d0>)
 80051aa:	4a57      	ldr	r2, [pc, #348]	@ (8005308 <main+0x1d4>)
 80051ac:	601a      	str	r2, [r3, #0]
	  mag_z_offset = -0.832656264;
 80051ae:	4b57      	ldr	r3, [pc, #348]	@ (800530c <main+0x1d8>)
 80051b0:	4a57      	ldr	r2, [pc, #348]	@ (8005310 <main+0x1dc>)
 80051b2:	601a      	str	r2, [r3, #0]
	  read_MMC5603();
 80051b4:	f7fd fd04 	bl	8002bc0 <read_MMC5603>
	}
	if (isnan(altitude_offset)){
 80051b8:	4b56      	ldr	r3, [pc, #344]	@ (8005314 <main+0x1e0>)
 80051ba:	edd3 7a00 	vldr	s15, [r3]
 80051be:	eef4 7a67 	vcmp.f32	s15, s15
 80051c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c6:	d701      	bvc.n	80051cc <main+0x98>
	  calibrate_altitude();
 80051c8:	f7fd fe96 	bl	8002ef8 <calibrate_altitude>
	}

  DWT_Init();
 80051cc:	f7fe fc5a 	bl	8003a84 <DWT_Init>
  Madgwick_init(&ahrs, 200);
 80051d0:	ed9f 0a51 	vldr	s0, [pc, #324]	@ 8005318 <main+0x1e4>
 80051d4:	4851      	ldr	r0, [pc, #324]	@ (800531c <main+0x1e8>)
 80051d6:	f7fb ff3b 	bl	8001050 <Madgwick_init>

  initial_state_reset();
 80051da:	f7ff fe91 	bl	8004f00 <initial_state_reset>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (command_ready){
 80051de:	4b50      	ldr	r3, [pc, #320]	@ (8005320 <main+0x1ec>)
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	b2db      	uxtb	r3, r3
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d005      	beq.n	80051f4 <main+0xc0>
		  handle_command(command_buffer);
 80051e8:	484e      	ldr	r0, [pc, #312]	@ (8005324 <main+0x1f0>)
 80051ea:	f7ff fb39 	bl	8004860 <handle_command>
		  command_ready = false;
 80051ee:	4b4c      	ldr	r3, [pc, #304]	@ (8005320 <main+0x1ec>)
 80051f0:	2200      	movs	r2, #0
 80051f2:	701a      	strb	r2, [r3, #0]
	  }

	  // Correction of Camera Angle
	  if (north_cam_on){
 80051f4:	4b4c      	ldr	r3, [pc, #304]	@ (8005328 <main+0x1f4>)
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d001      	beq.n	8005200 <main+0xcc>
		  Stepper_Correction();
 80051fc:	f7fe fc5c 	bl	8003ab8 <Stepper_Correction>
	  }

	  if (calibrating_compass){
 8005200:	4b4a      	ldr	r3, [pc, #296]	@ (800532c <main+0x1f8>)
 8005202:	781b      	ldrb	r3, [r3, #0]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d00c      	beq.n	8005222 <main+0xee>
		  calibrate_mmc();
 8005208:	f7fe f8b0 	bl	800336c <calibrate_mmc>
		  if (msCounter >= 250){
 800520c:	4b48      	ldr	r3, [pc, #288]	@ (8005330 <main+0x1fc>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	2bf9      	cmp	r3, #249	@ 0xf9
 8005212:	d906      	bls.n	8005222 <main+0xee>
			  send_mmc_plot_packet();
 8005214:	f7ff f88c 	bl	8004330 <send_mmc_plot_packet>
			  msCounter -= 250;
 8005218:	4b45      	ldr	r3, [pc, #276]	@ (8005330 <main+0x1fc>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	3bfa      	subs	r3, #250	@ 0xfa
 800521e:	4a44      	ldr	r2, [pc, #272]	@ (8005330 <main+0x1fc>)
 8005220:	6013      	str	r3, [r2, #0]
		  }
	  }

	  // Happens 1 time per second
	  if (msCounter >= 1000){
 8005222:	4b43      	ldr	r3, [pc, #268]	@ (8005330 <main+0x1fc>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800522a:	d35a      	bcc.n	80052e2 <main+0x1ae>
		  msCounter -= 1000;
 800522c:	4b40      	ldr	r3, [pc, #256]	@ (8005330 <main+0x1fc>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 8005234:	4a3e      	ldr	r2, [pc, #248]	@ (8005330 <main+0x1fc>)
 8005236:	6013      	str	r3, [r2, #0]

		  if (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) {
 8005238:	483e      	ldr	r0, [pc, #248]	@ (8005334 <main+0x200>)
 800523a:	f002 fbff 	bl	8007a3c <HAL_I2C_GetState>
 800523e:	4603      	mov	r3, r0
 8005240:	2b20      	cmp	r3, #32
 8005242:	d001      	beq.n	8005248 <main+0x114>
			  init_sensors();
 8005244:	f7fe face 	bl	80037e4 <init_sensors>
		  }

		  // Handle Mission Time
		  mission_time_sec++;
 8005248:	4b3b      	ldr	r3, [pc, #236]	@ (8005338 <main+0x204>)
 800524a:	f993 3000 	ldrsb.w	r3, [r3]
 800524e:	b2db      	uxtb	r3, r3
 8005250:	3301      	adds	r3, #1
 8005252:	b2db      	uxtb	r3, r3
 8005254:	b25a      	sxtb	r2, r3
 8005256:	4b38      	ldr	r3, [pc, #224]	@ (8005338 <main+0x204>)
 8005258:	701a      	strb	r2, [r3, #0]
		  if ( mission_time_sec >= 60 ){
 800525a:	4b37      	ldr	r3, [pc, #220]	@ (8005338 <main+0x204>)
 800525c:	f993 3000 	ldrsb.w	r3, [r3]
 8005260:	2b3b      	cmp	r3, #59	@ 0x3b
 8005262:	dd11      	ble.n	8005288 <main+0x154>
			  mission_time_sec -= 60;
 8005264:	4b34      	ldr	r3, [pc, #208]	@ (8005338 <main+0x204>)
 8005266:	f993 3000 	ldrsb.w	r3, [r3]
 800526a:	b2db      	uxtb	r3, r3
 800526c:	3b3c      	subs	r3, #60	@ 0x3c
 800526e:	b2db      	uxtb	r3, r3
 8005270:	b25a      	sxtb	r2, r3
 8005272:	4b31      	ldr	r3, [pc, #196]	@ (8005338 <main+0x204>)
 8005274:	701a      	strb	r2, [r3, #0]
			  mission_time_min += 1;
 8005276:	4b31      	ldr	r3, [pc, #196]	@ (800533c <main+0x208>)
 8005278:	f993 3000 	ldrsb.w	r3, [r3]
 800527c:	b2db      	uxtb	r3, r3
 800527e:	3301      	adds	r3, #1
 8005280:	b2db      	uxtb	r3, r3
 8005282:	b25a      	sxtb	r2, r3
 8005284:	4b2d      	ldr	r3, [pc, #180]	@ (800533c <main+0x208>)
 8005286:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_min >= 60 ){
 8005288:	4b2c      	ldr	r3, [pc, #176]	@ (800533c <main+0x208>)
 800528a:	f993 3000 	ldrsb.w	r3, [r3]
 800528e:	2b3b      	cmp	r3, #59	@ 0x3b
 8005290:	dd11      	ble.n	80052b6 <main+0x182>
			  mission_time_min -= 60;
 8005292:	4b2a      	ldr	r3, [pc, #168]	@ (800533c <main+0x208>)
 8005294:	f993 3000 	ldrsb.w	r3, [r3]
 8005298:	b2db      	uxtb	r3, r3
 800529a:	3b3c      	subs	r3, #60	@ 0x3c
 800529c:	b2db      	uxtb	r3, r3
 800529e:	b25a      	sxtb	r2, r3
 80052a0:	4b26      	ldr	r3, [pc, #152]	@ (800533c <main+0x208>)
 80052a2:	701a      	strb	r2, [r3, #0]
			  mission_time_hr += 1;
 80052a4:	4b26      	ldr	r3, [pc, #152]	@ (8005340 <main+0x20c>)
 80052a6:	f993 3000 	ldrsb.w	r3, [r3]
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	3301      	adds	r3, #1
 80052ae:	b2db      	uxtb	r3, r3
 80052b0:	b25a      	sxtb	r2, r3
 80052b2:	4b23      	ldr	r3, [pc, #140]	@ (8005340 <main+0x20c>)
 80052b4:	701a      	strb	r2, [r3, #0]
		  }
		  if ( mission_time_hr >= 24 ){
 80052b6:	4b22      	ldr	r3, [pc, #136]	@ (8005340 <main+0x20c>)
 80052b8:	f993 3000 	ldrsb.w	r3, [r3]
 80052bc:	2b17      	cmp	r3, #23
 80052be:	dd08      	ble.n	80052d2 <main+0x19e>
			  mission_time_hr -= 24;
 80052c0:	4b1f      	ldr	r3, [pc, #124]	@ (8005340 <main+0x20c>)
 80052c2:	f993 3000 	ldrsb.w	r3, [r3]
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	3b18      	subs	r3, #24
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	b25a      	sxtb	r2, r3
 80052ce:	4b1c      	ldr	r3, [pc, #112]	@ (8005340 <main+0x20c>)
 80052d0:	701a      	strb	r2, [r3, #0]
		  }

		  handle_state();
 80052d2:	f7ff f90d 	bl	80044f0 <handle_state>

		  // Control Telemetry
		  if (telemetry_status == 1){
 80052d6:	4b1b      	ldr	r3, [pc, #108]	@ (8005344 <main+0x210>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d101      	bne.n	80052e2 <main+0x1ae>
			  read_transmit_telemetry();
 80052de:	f7ff fa99 	bl	8004814 <read_transmit_telemetry>
		  }
	  }

	  HAL_Delay(1);
 80052e2:	2001      	movs	r0, #1
 80052e4:	f000 fd4c 	bl	8005d80 <HAL_Delay>
	  if (command_ready){
 80052e8:	e779      	b.n	80051de <main+0xaa>
 80052ea:	bf00      	nop
 80052ec:	40020400 	.word	0x40020400
 80052f0:	20000a14 	.word	0x20000a14
 80052f4:	200005c4 	.word	0x200005c4
 80052f8:	20000b13 	.word	0x20000b13
 80052fc:	200009f0 	.word	0x200009f0
 8005300:	3e48c49c 	.word	0x3e48c49c
 8005304:	200009f4 	.word	0x200009f4
 8005308:	3e8f3333 	.word	0x3e8f3333
 800530c:	200009f8 	.word	0x200009f8
 8005310:	bf5528f6 	.word	0xbf5528f6
 8005314:	20000a0c 	.word	0x20000a0c
 8005318:	43480000 	.word	0x43480000
 800531c:	20000884 	.word	0x20000884
 8005320:	200003d3 	.word	0x200003d3
 8005324:	200003d4 	.word	0x200003d4
 8005328:	20000880 	.word	0x20000880
 800532c:	20000b14 	.word	0x20000b14
 8005330:	20000b24 	.word	0x20000b24
 8005334:	200004d4 	.word	0x200004d4
 8005338:	2000060e 	.word	0x2000060e
 800533c:	2000060d 	.word	0x2000060d
 8005340:	2000060c 	.word	0x2000060c
 8005344:	200000ac 	.word	0x200000ac

08005348 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b094      	sub	sp, #80	@ 0x50
 800534c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800534e:	f107 031c 	add.w	r3, r7, #28
 8005352:	2234      	movs	r2, #52	@ 0x34
 8005354:	2100      	movs	r1, #0
 8005356:	4618      	mov	r0, r3
 8005358:	f007 f867 	bl	800c42a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800535c:	f107 0308 	add.w	r3, r7, #8
 8005360:	2200      	movs	r2, #0
 8005362:	601a      	str	r2, [r3, #0]
 8005364:	605a      	str	r2, [r3, #4]
 8005366:	609a      	str	r2, [r3, #8]
 8005368:	60da      	str	r2, [r3, #12]
 800536a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800536c:	2300      	movs	r3, #0
 800536e:	607b      	str	r3, [r7, #4]
 8005370:	4b22      	ldr	r3, [pc, #136]	@ (80053fc <SystemClock_Config+0xb4>)
 8005372:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005374:	4a21      	ldr	r2, [pc, #132]	@ (80053fc <SystemClock_Config+0xb4>)
 8005376:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800537a:	6413      	str	r3, [r2, #64]	@ 0x40
 800537c:	4b1f      	ldr	r3, [pc, #124]	@ (80053fc <SystemClock_Config+0xb4>)
 800537e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005380:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005384:	607b      	str	r3, [r7, #4]
 8005386:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005388:	2300      	movs	r3, #0
 800538a:	603b      	str	r3, [r7, #0]
 800538c:	4b1c      	ldr	r3, [pc, #112]	@ (8005400 <SystemClock_Config+0xb8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a1b      	ldr	r2, [pc, #108]	@ (8005400 <SystemClock_Config+0xb8>)
 8005392:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005396:	6013      	str	r3, [r2, #0]
 8005398:	4b19      	ldr	r3, [pc, #100]	@ (8005400 <SystemClock_Config+0xb8>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80053a0:	603b      	str	r3, [r7, #0]
 80053a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80053a4:	2302      	movs	r3, #2
 80053a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80053a8:	2301      	movs	r3, #1
 80053aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80053ac:	2310      	movs	r3, #16
 80053ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80053b0:	2300      	movs	r3, #0
 80053b2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80053b4:	f107 031c 	add.w	r3, r7, #28
 80053b8:	4618      	mov	r0, r3
 80053ba:	f003 fa71 	bl	80088a0 <HAL_RCC_OscConfig>
 80053be:	4603      	mov	r3, r0
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d001      	beq.n	80053c8 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80053c4:	f000 f9a4 	bl	8005710 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80053c8:	230f      	movs	r3, #15
 80053ca:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80053cc:	2300      	movs	r3, #0
 80053ce:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80053d0:	2300      	movs	r3, #0
 80053d2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80053d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80053d8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80053da:	2300      	movs	r3, #0
 80053dc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80053de:	f107 0308 	add.w	r3, r7, #8
 80053e2:	2100      	movs	r1, #0
 80053e4:	4618      	mov	r0, r3
 80053e6:	f003 f83b 	bl	8008460 <HAL_RCC_ClockConfig>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d001      	beq.n	80053f4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80053f0:	f000 f98e 	bl	8005710 <Error_Handler>
  }
}
 80053f4:	bf00      	nop
 80053f6:	3750      	adds	r7, #80	@ 0x50
 80053f8:	46bd      	mov	sp, r7
 80053fa:	bd80      	pop	{r7, pc}
 80053fc:	40023800 	.word	0x40023800
 8005400:	40007000 	.word	0x40007000

08005404 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8005404:	b580      	push	{r7, lr}
 8005406:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005408:	4b12      	ldr	r3, [pc, #72]	@ (8005454 <MX_I2C1_Init+0x50>)
 800540a:	4a13      	ldr	r2, [pc, #76]	@ (8005458 <MX_I2C1_Init+0x54>)
 800540c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800540e:	4b11      	ldr	r3, [pc, #68]	@ (8005454 <MX_I2C1_Init+0x50>)
 8005410:	4a12      	ldr	r2, [pc, #72]	@ (800545c <MX_I2C1_Init+0x58>)
 8005412:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005414:	4b0f      	ldr	r3, [pc, #60]	@ (8005454 <MX_I2C1_Init+0x50>)
 8005416:	2200      	movs	r2, #0
 8005418:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800541a:	4b0e      	ldr	r3, [pc, #56]	@ (8005454 <MX_I2C1_Init+0x50>)
 800541c:	2200      	movs	r2, #0
 800541e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8005420:	4b0c      	ldr	r3, [pc, #48]	@ (8005454 <MX_I2C1_Init+0x50>)
 8005422:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005426:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005428:	4b0a      	ldr	r3, [pc, #40]	@ (8005454 <MX_I2C1_Init+0x50>)
 800542a:	2200      	movs	r2, #0
 800542c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800542e:	4b09      	ldr	r3, [pc, #36]	@ (8005454 <MX_I2C1_Init+0x50>)
 8005430:	2200      	movs	r2, #0
 8005432:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005434:	4b07      	ldr	r3, [pc, #28]	@ (8005454 <MX_I2C1_Init+0x50>)
 8005436:	2200      	movs	r2, #0
 8005438:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800543a:	4b06      	ldr	r3, [pc, #24]	@ (8005454 <MX_I2C1_Init+0x50>)
 800543c:	2200      	movs	r2, #0
 800543e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8005440:	4804      	ldr	r0, [pc, #16]	@ (8005454 <MX_I2C1_Init+0x50>)
 8005442:	f001 fa2d 	bl	80068a0 <HAL_I2C_Init>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d001      	beq.n	8005450 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800544c:	f000 f960 	bl	8005710 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8005450:	bf00      	nop
 8005452:	bd80      	pop	{r7, pc}
 8005454:	200004d4 	.word	0x200004d4
 8005458:	40005400 	.word	0x40005400
 800545c:	000186a0 	.word	0x000186a0

08005460 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8005460:	b580      	push	{r7, lr}
 8005462:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8005464:	4b12      	ldr	r3, [pc, #72]	@ (80054b0 <MX_I2C3_Init+0x50>)
 8005466:	4a13      	ldr	r2, [pc, #76]	@ (80054b4 <MX_I2C3_Init+0x54>)
 8005468:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800546a:	4b11      	ldr	r3, [pc, #68]	@ (80054b0 <MX_I2C3_Init+0x50>)
 800546c:	4a12      	ldr	r2, [pc, #72]	@ (80054b8 <MX_I2C3_Init+0x58>)
 800546e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005470:	4b0f      	ldr	r3, [pc, #60]	@ (80054b0 <MX_I2C3_Init+0x50>)
 8005472:	2200      	movs	r2, #0
 8005474:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8005476:	4b0e      	ldr	r3, [pc, #56]	@ (80054b0 <MX_I2C3_Init+0x50>)
 8005478:	2200      	movs	r2, #0
 800547a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800547c:	4b0c      	ldr	r3, [pc, #48]	@ (80054b0 <MX_I2C3_Init+0x50>)
 800547e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005482:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005484:	4b0a      	ldr	r3, [pc, #40]	@ (80054b0 <MX_I2C3_Init+0x50>)
 8005486:	2200      	movs	r2, #0
 8005488:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800548a:	4b09      	ldr	r3, [pc, #36]	@ (80054b0 <MX_I2C3_Init+0x50>)
 800548c:	2200      	movs	r2, #0
 800548e:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005490:	4b07      	ldr	r3, [pc, #28]	@ (80054b0 <MX_I2C3_Init+0x50>)
 8005492:	2200      	movs	r2, #0
 8005494:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8005496:	4b06      	ldr	r3, [pc, #24]	@ (80054b0 <MX_I2C3_Init+0x50>)
 8005498:	2200      	movs	r2, #0
 800549a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800549c:	4804      	ldr	r0, [pc, #16]	@ (80054b0 <MX_I2C3_Init+0x50>)
 800549e:	f001 f9ff 	bl	80068a0 <HAL_I2C_Init>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d001      	beq.n	80054ac <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 80054a8:	f000 f932 	bl	8005710 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80054ac:	bf00      	nop
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	20000528 	.word	0x20000528
 80054b4:	40005c00 	.word	0x40005c00
 80054b8:	000186a0 	.word	0x000186a0

080054bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b08e      	sub	sp, #56	@ 0x38
 80054c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80054c2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80054c6:	2200      	movs	r2, #0
 80054c8:	601a      	str	r2, [r3, #0]
 80054ca:	605a      	str	r2, [r3, #4]
 80054cc:	609a      	str	r2, [r3, #8]
 80054ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80054d0:	f107 0320 	add.w	r3, r7, #32
 80054d4:	2200      	movs	r2, #0
 80054d6:	601a      	str	r2, [r3, #0]
 80054d8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80054da:	1d3b      	adds	r3, r7, #4
 80054dc:	2200      	movs	r2, #0
 80054de:	601a      	str	r2, [r3, #0]
 80054e0:	605a      	str	r2, [r3, #4]
 80054e2:	609a      	str	r2, [r3, #8]
 80054e4:	60da      	str	r2, [r3, #12]
 80054e6:	611a      	str	r2, [r3, #16]
 80054e8:	615a      	str	r2, [r3, #20]
 80054ea:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80054ec:	4b2d      	ldr	r3, [pc, #180]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 80054ee:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80054f2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80054f4:	4b2b      	ldr	r3, [pc, #172]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 80054f6:	220f      	movs	r2, #15
 80054f8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80054fa:	4b2a      	ldr	r3, [pc, #168]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 80054fc:	2200      	movs	r2, #0
 80054fe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000-1;
 8005500:	4b28      	ldr	r3, [pc, #160]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005502:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8005506:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8005508:	4b26      	ldr	r3, [pc, #152]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 800550a:	2200      	movs	r2, #0
 800550c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800550e:	4b25      	ldr	r3, [pc, #148]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005510:	2200      	movs	r2, #0
 8005512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8005514:	4823      	ldr	r0, [pc, #140]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005516:	f003 fc47 	bl	8008da8 <HAL_TIM_Base_Init>
 800551a:	4603      	mov	r3, r0
 800551c:	2b00      	cmp	r3, #0
 800551e:	d001      	beq.n	8005524 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8005520:	f000 f8f6 	bl	8005710 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005524:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005528:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800552a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800552e:	4619      	mov	r1, r3
 8005530:	481c      	ldr	r0, [pc, #112]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005532:	f003 fe6b 	bl	800920c <HAL_TIM_ConfigClockSource>
 8005536:	4603      	mov	r3, r0
 8005538:	2b00      	cmp	r3, #0
 800553a:	d001      	beq.n	8005540 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800553c:	f000 f8e8 	bl	8005710 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8005540:	4818      	ldr	r0, [pc, #96]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005542:	f003 fc80 	bl	8008e46 <HAL_TIM_PWM_Init>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d001      	beq.n	8005550 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800554c:	f000 f8e0 	bl	8005710 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8005550:	2300      	movs	r3, #0
 8005552:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005554:	2300      	movs	r3, #0
 8005556:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8005558:	f107 0320 	add.w	r3, r7, #32
 800555c:	4619      	mov	r1, r3
 800555e:	4811      	ldr	r0, [pc, #68]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005560:	f004 fa38 	bl	80099d4 <HAL_TIMEx_MasterConfigSynchronization>
 8005564:	4603      	mov	r3, r0
 8005566:	2b00      	cmp	r3, #0
 8005568:	d001      	beq.n	800556e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800556a:	f000 f8d1 	bl	8005710 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800556e:	2360      	movs	r3, #96	@ 0x60
 8005570:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8005572:	2300      	movs	r3, #0
 8005574:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005576:	2300      	movs	r3, #0
 8005578:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800557a:	2300      	movs	r3, #0
 800557c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800557e:	1d3b      	adds	r3, r7, #4
 8005580:	2208      	movs	r2, #8
 8005582:	4619      	mov	r1, r3
 8005584:	4807      	ldr	r0, [pc, #28]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005586:	f003 fd7f 	bl	8009088 <HAL_TIM_PWM_ConfigChannel>
 800558a:	4603      	mov	r3, r0
 800558c:	2b00      	cmp	r3, #0
 800558e:	d001      	beq.n	8005594 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8005590:	f000 f8be 	bl	8005710 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8005594:	4803      	ldr	r0, [pc, #12]	@ (80055a4 <MX_TIM2_Init+0xe8>)
 8005596:	f000 f9a7 	bl	80058e8 <HAL_TIM_MspPostInit>

}
 800559a:	bf00      	nop
 800559c:	3738      	adds	r7, #56	@ 0x38
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	2000057c 	.word	0x2000057c

080055a8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80055ac:	4b11      	ldr	r3, [pc, #68]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055ae:	4a12      	ldr	r2, [pc, #72]	@ (80055f8 <MX_USART1_UART_Init+0x50>)
 80055b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80055b2:	4b10      	ldr	r3, [pc, #64]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055b4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80055b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80055ba:	4b0e      	ldr	r3, [pc, #56]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055bc:	2200      	movs	r2, #0
 80055be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80055c0:	4b0c      	ldr	r3, [pc, #48]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055c2:	2200      	movs	r2, #0
 80055c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80055c6:	4b0b      	ldr	r3, [pc, #44]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055c8:	2200      	movs	r2, #0
 80055ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80055cc:	4b09      	ldr	r3, [pc, #36]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055ce:	220c      	movs	r2, #12
 80055d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80055d2:	4b08      	ldr	r3, [pc, #32]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80055d8:	4b06      	ldr	r3, [pc, #24]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055da:	2200      	movs	r2, #0
 80055dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80055de:	4805      	ldr	r0, [pc, #20]	@ (80055f4 <MX_USART1_UART_Init+0x4c>)
 80055e0:	f004 fa74 	bl	8009acc <HAL_UART_Init>
 80055e4:	4603      	mov	r3, r0
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d001      	beq.n	80055ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80055ea:	f000 f891 	bl	8005710 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80055ee:	bf00      	nop
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	200005c4 	.word	0x200005c4
 80055f8:	40011000 	.word	0x40011000

080055fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08a      	sub	sp, #40	@ 0x28
 8005600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005602:	f107 0314 	add.w	r3, r7, #20
 8005606:	2200      	movs	r2, #0
 8005608:	601a      	str	r2, [r3, #0]
 800560a:	605a      	str	r2, [r3, #4]
 800560c:	609a      	str	r2, [r3, #8]
 800560e:	60da      	str	r2, [r3, #12]
 8005610:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005612:	2300      	movs	r3, #0
 8005614:	613b      	str	r3, [r7, #16]
 8005616:	4b3b      	ldr	r3, [pc, #236]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800561a:	4a3a      	ldr	r2, [pc, #232]	@ (8005704 <MX_GPIO_Init+0x108>)
 800561c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005620:	6313      	str	r3, [r2, #48]	@ 0x30
 8005622:	4b38      	ldr	r3, [pc, #224]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800562a:	613b      	str	r3, [r7, #16]
 800562c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800562e:	2300      	movs	r3, #0
 8005630:	60fb      	str	r3, [r7, #12]
 8005632:	4b34      	ldr	r3, [pc, #208]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005636:	4a33      	ldr	r2, [pc, #204]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005638:	f043 0301 	orr.w	r3, r3, #1
 800563c:	6313      	str	r3, [r2, #48]	@ 0x30
 800563e:	4b31      	ldr	r3, [pc, #196]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005642:	f003 0301 	and.w	r3, r3, #1
 8005646:	60fb      	str	r3, [r7, #12]
 8005648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800564a:	2300      	movs	r3, #0
 800564c:	60bb      	str	r3, [r7, #8]
 800564e:	4b2d      	ldr	r3, [pc, #180]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005652:	4a2c      	ldr	r2, [pc, #176]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005654:	f043 0304 	orr.w	r3, r3, #4
 8005658:	6313      	str	r3, [r2, #48]	@ 0x30
 800565a:	4b2a      	ldr	r3, [pc, #168]	@ (8005704 <MX_GPIO_Init+0x108>)
 800565c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800565e:	f003 0304 	and.w	r3, r3, #4
 8005662:	60bb      	str	r3, [r7, #8]
 8005664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005666:	2300      	movs	r3, #0
 8005668:	607b      	str	r3, [r7, #4]
 800566a:	4b26      	ldr	r3, [pc, #152]	@ (8005704 <MX_GPIO_Init+0x108>)
 800566c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800566e:	4a25      	ldr	r2, [pc, #148]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005670:	f043 0302 	orr.w	r3, r3, #2
 8005674:	6313      	str	r3, [r2, #48]	@ 0x30
 8005676:	4b23      	ldr	r3, [pc, #140]	@ (8005704 <MX_GPIO_Init+0x108>)
 8005678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800567a:	f003 0302 	and.w	r3, r3, #2
 800567e:	607b      	str	r3, [r7, #4]
 8005680:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step1_Pin|Step2_Pin|Step3_Pin|Step4_Pin, GPIO_PIN_RESET);
 8005682:	2200      	movs	r2, #0
 8005684:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8005688:	481f      	ldr	r0, [pc, #124]	@ (8005708 <MX_GPIO_Init+0x10c>)
 800568a:	f001 f8cb 	bl	8006824 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800568e:	2200      	movs	r2, #0
 8005690:	2110      	movs	r1, #16
 8005692:	481e      	ldr	r0, [pc, #120]	@ (800570c <MX_GPIO_Init+0x110>)
 8005694:	f001 f8c6 	bl	8006824 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Step1_Pin Step2_Pin Step3_Pin Step4_Pin */
  GPIO_InitStruct.Pin = Step1_Pin|Step2_Pin|Step3_Pin|Step4_Pin;
 8005698:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800569c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800569e:	2301      	movs	r3, #1
 80056a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056a2:	2300      	movs	r3, #0
 80056a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056a6:	2300      	movs	r3, #0
 80056a8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80056aa:	f107 0314 	add.w	r3, r7, #20
 80056ae:	4619      	mov	r1, r3
 80056b0:	4815      	ldr	r0, [pc, #84]	@ (8005708 <MX_GPIO_Init+0x10c>)
 80056b2:	f000 ff3b 	bl	800652c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80056b6:	2310      	movs	r3, #16
 80056b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80056ba:	2301      	movs	r3, #1
 80056bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056be:	2300      	movs	r3, #0
 80056c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80056c2:	2300      	movs	r3, #0
 80056c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80056c6:	f107 0314 	add.w	r3, r7, #20
 80056ca:	4619      	mov	r1, r3
 80056cc:	480f      	ldr	r0, [pc, #60]	@ (800570c <MX_GPIO_Init+0x110>)
 80056ce:	f000 ff2d 	bl	800652c <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_Sensor_Pin */
  GPIO_InitStruct.Pin = IR_Sensor_Pin;
 80056d2:	2320      	movs	r3, #32
 80056d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80056d6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80056da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056dc:	2300      	movs	r3, #0
 80056de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IR_Sensor_GPIO_Port, &GPIO_InitStruct);
 80056e0:	f107 0314 	add.w	r3, r7, #20
 80056e4:	4619      	mov	r1, r3
 80056e6:	4809      	ldr	r0, [pc, #36]	@ (800570c <MX_GPIO_Init+0x110>)
 80056e8:	f000 ff20 	bl	800652c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80056ec:	2200      	movs	r2, #0
 80056ee:	2100      	movs	r1, #0
 80056f0:	2017      	movs	r0, #23
 80056f2:	f000 fc44 	bl	8005f7e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80056f6:	2017      	movs	r0, #23
 80056f8:	f000 fc5d 	bl	8005fb6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80056fc:	bf00      	nop
 80056fe:	3728      	adds	r7, #40	@ 0x28
 8005700:	46bd      	mov	sp, r7
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40023800 	.word	0x40023800
 8005708:	40020800 	.word	0x40020800
 800570c:	40020400 	.word	0x40020400

08005710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005714:	b672      	cpsid	i
}
 8005716:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8005718:	bf00      	nop
 800571a:	e7fd      	b.n	8005718 <Error_Handler+0x8>

0800571c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800571c:	b480      	push	{r7}
 800571e:	b083      	sub	sp, #12
 8005720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005722:	2300      	movs	r3, #0
 8005724:	607b      	str	r3, [r7, #4]
 8005726:	4b10      	ldr	r3, [pc, #64]	@ (8005768 <HAL_MspInit+0x4c>)
 8005728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800572a:	4a0f      	ldr	r2, [pc, #60]	@ (8005768 <HAL_MspInit+0x4c>)
 800572c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005730:	6453      	str	r3, [r2, #68]	@ 0x44
 8005732:	4b0d      	ldr	r3, [pc, #52]	@ (8005768 <HAL_MspInit+0x4c>)
 8005734:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005736:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800573a:	607b      	str	r3, [r7, #4]
 800573c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800573e:	2300      	movs	r3, #0
 8005740:	603b      	str	r3, [r7, #0]
 8005742:	4b09      	ldr	r3, [pc, #36]	@ (8005768 <HAL_MspInit+0x4c>)
 8005744:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005746:	4a08      	ldr	r2, [pc, #32]	@ (8005768 <HAL_MspInit+0x4c>)
 8005748:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800574c:	6413      	str	r3, [r2, #64]	@ 0x40
 800574e:	4b06      	ldr	r3, [pc, #24]	@ (8005768 <HAL_MspInit+0x4c>)
 8005750:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005752:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005756:	603b      	str	r3, [r7, #0]
 8005758:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800575a:	bf00      	nop
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr
 8005766:	bf00      	nop
 8005768:	40023800 	.word	0x40023800

0800576c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b08c      	sub	sp, #48	@ 0x30
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005774:	f107 031c 	add.w	r3, r7, #28
 8005778:	2200      	movs	r2, #0
 800577a:	601a      	str	r2, [r3, #0]
 800577c:	605a      	str	r2, [r3, #4]
 800577e:	609a      	str	r2, [r3, #8]
 8005780:	60da      	str	r2, [r3, #12]
 8005782:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a42      	ldr	r2, [pc, #264]	@ (8005894 <HAL_I2C_MspInit+0x128>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d12c      	bne.n	80057e8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800578e:	2300      	movs	r3, #0
 8005790:	61bb      	str	r3, [r7, #24]
 8005792:	4b41      	ldr	r3, [pc, #260]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005794:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005796:	4a40      	ldr	r2, [pc, #256]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005798:	f043 0302 	orr.w	r3, r3, #2
 800579c:	6313      	str	r3, [r2, #48]	@ 0x30
 800579e:	4b3e      	ldr	r3, [pc, #248]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 80057a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057a2:	f003 0302 	and.w	r3, r3, #2
 80057a6:	61bb      	str	r3, [r7, #24]
 80057a8:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80057aa:	23c0      	movs	r3, #192	@ 0xc0
 80057ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80057ae:	2312      	movs	r3, #18
 80057b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057b2:	2300      	movs	r3, #0
 80057b4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80057b6:	2303      	movs	r3, #3
 80057b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80057ba:	2304      	movs	r3, #4
 80057bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057be:	f107 031c 	add.w	r3, r7, #28
 80057c2:	4619      	mov	r1, r3
 80057c4:	4835      	ldr	r0, [pc, #212]	@ (800589c <HAL_I2C_MspInit+0x130>)
 80057c6:	f000 feb1 	bl	800652c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80057ca:	2300      	movs	r3, #0
 80057cc:	617b      	str	r3, [r7, #20]
 80057ce:	4b32      	ldr	r3, [pc, #200]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 80057d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057d2:	4a31      	ldr	r2, [pc, #196]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 80057d4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80057d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80057da:	4b2f      	ldr	r3, [pc, #188]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 80057dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057de:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80057e2:	617b      	str	r3, [r7, #20]
 80057e4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80057e6:	e050      	b.n	800588a <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a2c      	ldr	r2, [pc, #176]	@ (80058a0 <HAL_I2C_MspInit+0x134>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d14b      	bne.n	800588a <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057f2:	2300      	movs	r3, #0
 80057f4:	613b      	str	r3, [r7, #16]
 80057f6:	4b28      	ldr	r3, [pc, #160]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 80057f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057fa:	4a27      	ldr	r2, [pc, #156]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 80057fc:	f043 0301 	orr.w	r3, r3, #1
 8005800:	6313      	str	r3, [r2, #48]	@ 0x30
 8005802:	4b25      	ldr	r3, [pc, #148]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005806:	f003 0301 	and.w	r3, r3, #1
 800580a:	613b      	str	r3, [r7, #16]
 800580c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800580e:	2300      	movs	r3, #0
 8005810:	60fb      	str	r3, [r7, #12]
 8005812:	4b21      	ldr	r3, [pc, #132]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005816:	4a20      	ldr	r2, [pc, #128]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005818:	f043 0302 	orr.w	r3, r3, #2
 800581c:	6313      	str	r3, [r2, #48]	@ 0x30
 800581e:	4b1e      	ldr	r3, [pc, #120]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005822:	f003 0302 	and.w	r3, r3, #2
 8005826:	60fb      	str	r3, [r7, #12]
 8005828:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800582a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800582e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005830:	2312      	movs	r3, #18
 8005832:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005834:	2301      	movs	r3, #1
 8005836:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005838:	2303      	movs	r3, #3
 800583a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800583c:	2304      	movs	r3, #4
 800583e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005840:	f107 031c 	add.w	r3, r7, #28
 8005844:	4619      	mov	r1, r3
 8005846:	4817      	ldr	r0, [pc, #92]	@ (80058a4 <HAL_I2C_MspInit+0x138>)
 8005848:	f000 fe70 	bl	800652c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800584c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8005850:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005852:	2312      	movs	r3, #18
 8005854:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8005856:	2301      	movs	r3, #1
 8005858:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800585a:	2303      	movs	r3, #3
 800585c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C3;
 800585e:	2309      	movs	r3, #9
 8005860:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005862:	f107 031c 	add.w	r3, r7, #28
 8005866:	4619      	mov	r1, r3
 8005868:	480c      	ldr	r0, [pc, #48]	@ (800589c <HAL_I2C_MspInit+0x130>)
 800586a:	f000 fe5f 	bl	800652c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800586e:	2300      	movs	r3, #0
 8005870:	60bb      	str	r3, [r7, #8]
 8005872:	4b09      	ldr	r3, [pc, #36]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005876:	4a08      	ldr	r2, [pc, #32]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005878:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800587c:	6413      	str	r3, [r2, #64]	@ 0x40
 800587e:	4b06      	ldr	r3, [pc, #24]	@ (8005898 <HAL_I2C_MspInit+0x12c>)
 8005880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005882:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005886:	60bb      	str	r3, [r7, #8]
 8005888:	68bb      	ldr	r3, [r7, #8]
}
 800588a:	bf00      	nop
 800588c:	3730      	adds	r7, #48	@ 0x30
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
 8005892:	bf00      	nop
 8005894:	40005400 	.word	0x40005400
 8005898:	40023800 	.word	0x40023800
 800589c:	40020400 	.word	0x40020400
 80058a0:	40005c00 	.word	0x40005c00
 80058a4:	40020000 	.word	0x40020000

080058a8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80058a8:	b480      	push	{r7}
 80058aa:	b085      	sub	sp, #20
 80058ac:	af00      	add	r7, sp, #0
 80058ae:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058b8:	d10d      	bne.n	80058d6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80058ba:	2300      	movs	r3, #0
 80058bc:	60fb      	str	r3, [r7, #12]
 80058be:	4b09      	ldr	r3, [pc, #36]	@ (80058e4 <HAL_TIM_Base_MspInit+0x3c>)
 80058c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c2:	4a08      	ldr	r2, [pc, #32]	@ (80058e4 <HAL_TIM_Base_MspInit+0x3c>)
 80058c4:	f043 0301 	orr.w	r3, r3, #1
 80058c8:	6413      	str	r3, [r2, #64]	@ 0x40
 80058ca:	4b06      	ldr	r3, [pc, #24]	@ (80058e4 <HAL_TIM_Base_MspInit+0x3c>)
 80058cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	60fb      	str	r3, [r7, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80058d6:	bf00      	nop
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	40023800 	.word	0x40023800

080058e8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80058e8:	b580      	push	{r7, lr}
 80058ea:	b088      	sub	sp, #32
 80058ec:	af00      	add	r7, sp, #0
 80058ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80058f0:	f107 030c 	add.w	r3, r7, #12
 80058f4:	2200      	movs	r2, #0
 80058f6:	601a      	str	r2, [r3, #0]
 80058f8:	605a      	str	r2, [r3, #4]
 80058fa:	609a      	str	r2, [r3, #8]
 80058fc:	60da      	str	r2, [r3, #12]
 80058fe:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005908:	d11d      	bne.n	8005946 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800590a:	2300      	movs	r3, #0
 800590c:	60bb      	str	r3, [r7, #8]
 800590e:	4b10      	ldr	r3, [pc, #64]	@ (8005950 <HAL_TIM_MspPostInit+0x68>)
 8005910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005912:	4a0f      	ldr	r2, [pc, #60]	@ (8005950 <HAL_TIM_MspPostInit+0x68>)
 8005914:	f043 0301 	orr.w	r3, r3, #1
 8005918:	6313      	str	r3, [r2, #48]	@ 0x30
 800591a:	4b0d      	ldr	r3, [pc, #52]	@ (8005950 <HAL_TIM_MspPostInit+0x68>)
 800591c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800591e:	f003 0301 	and.w	r3, r3, #1
 8005922:	60bb      	str	r3, [r7, #8]
 8005924:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Servo_Pin;
 8005926:	2304      	movs	r3, #4
 8005928:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800592a:	2302      	movs	r3, #2
 800592c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800592e:	2300      	movs	r3, #0
 8005930:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005932:	2300      	movs	r3, #0
 8005934:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8005936:	2301      	movs	r3, #1
 8005938:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Servo_GPIO_Port, &GPIO_InitStruct);
 800593a:	f107 030c 	add.w	r3, r7, #12
 800593e:	4619      	mov	r1, r3
 8005940:	4804      	ldr	r0, [pc, #16]	@ (8005954 <HAL_TIM_MspPostInit+0x6c>)
 8005942:	f000 fdf3 	bl	800652c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8005946:	bf00      	nop
 8005948:	3720      	adds	r7, #32
 800594a:	46bd      	mov	sp, r7
 800594c:	bd80      	pop	{r7, pc}
 800594e:	bf00      	nop
 8005950:	40023800 	.word	0x40023800
 8005954:	40020000 	.word	0x40020000

08005958 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005958:	b580      	push	{r7, lr}
 800595a:	b08a      	sub	sp, #40	@ 0x28
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005960:	f107 0314 	add.w	r3, r7, #20
 8005964:	2200      	movs	r2, #0
 8005966:	601a      	str	r2, [r3, #0]
 8005968:	605a      	str	r2, [r3, #4]
 800596a:	609a      	str	r2, [r3, #8]
 800596c:	60da      	str	r2, [r3, #12]
 800596e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	4a19      	ldr	r2, [pc, #100]	@ (80059dc <HAL_UART_MspInit+0x84>)
 8005976:	4293      	cmp	r3, r2
 8005978:	d12c      	bne.n	80059d4 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800597a:	2300      	movs	r3, #0
 800597c:	613b      	str	r3, [r7, #16]
 800597e:	4b18      	ldr	r3, [pc, #96]	@ (80059e0 <HAL_UART_MspInit+0x88>)
 8005980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005982:	4a17      	ldr	r2, [pc, #92]	@ (80059e0 <HAL_UART_MspInit+0x88>)
 8005984:	f043 0310 	orr.w	r3, r3, #16
 8005988:	6453      	str	r3, [r2, #68]	@ 0x44
 800598a:	4b15      	ldr	r3, [pc, #84]	@ (80059e0 <HAL_UART_MspInit+0x88>)
 800598c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800598e:	f003 0310 	and.w	r3, r3, #16
 8005992:	613b      	str	r3, [r7, #16]
 8005994:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005996:	2300      	movs	r3, #0
 8005998:	60fb      	str	r3, [r7, #12]
 800599a:	4b11      	ldr	r3, [pc, #68]	@ (80059e0 <HAL_UART_MspInit+0x88>)
 800599c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800599e:	4a10      	ldr	r2, [pc, #64]	@ (80059e0 <HAL_UART_MspInit+0x88>)
 80059a0:	f043 0301 	orr.w	r3, r3, #1
 80059a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80059a6:	4b0e      	ldr	r3, [pc, #56]	@ (80059e0 <HAL_UART_MspInit+0x88>)
 80059a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059aa:	f003 0301 	and.w	r3, r3, #1
 80059ae:	60fb      	str	r3, [r7, #12]
 80059b0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80059b2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80059b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059b8:	2302      	movs	r3, #2
 80059ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80059bc:	2300      	movs	r3, #0
 80059be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80059c0:	2303      	movs	r3, #3
 80059c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80059c4:	2307      	movs	r3, #7
 80059c6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80059c8:	f107 0314 	add.w	r3, r7, #20
 80059cc:	4619      	mov	r1, r3
 80059ce:	4805      	ldr	r0, [pc, #20]	@ (80059e4 <HAL_UART_MspInit+0x8c>)
 80059d0:	f000 fdac 	bl	800652c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80059d4:	bf00      	nop
 80059d6:	3728      	adds	r7, #40	@ 0x28
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}
 80059dc:	40011000 	.word	0x40011000
 80059e0:	40023800 	.word	0x40023800
 80059e4:	40020000 	.word	0x40020000

080059e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80059ec:	bf00      	nop
 80059ee:	e7fd      	b.n	80059ec <NMI_Handler+0x4>

080059f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80059f0:	b480      	push	{r7}
 80059f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80059f4:	bf00      	nop
 80059f6:	e7fd      	b.n	80059f4 <HardFault_Handler+0x4>

080059f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80059f8:	b480      	push	{r7}
 80059fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80059fc:	bf00      	nop
 80059fe:	e7fd      	b.n	80059fc <MemManage_Handler+0x4>

08005a00 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005a00:	b480      	push	{r7}
 8005a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8005a04:	bf00      	nop
 8005a06:	e7fd      	b.n	8005a04 <BusFault_Handler+0x4>

08005a08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005a0c:	bf00      	nop
 8005a0e:	e7fd      	b.n	8005a0c <UsageFault_Handler+0x4>

08005a10 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8005a10:	b480      	push	{r7}
 8005a12:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8005a14:	bf00      	nop
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8005a22:	bf00      	nop
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8005a30:	bf00      	nop
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
	...

08005a3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005a40:	f000 f97e 	bl	8005d40 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  msCounter++;
 8005a44:	4b03      	ldr	r3, [pc, #12]	@ (8005a54 <SysTick_Handler+0x18>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	4a02      	ldr	r2, [pc, #8]	@ (8005a54 <SysTick_Handler+0x18>)
 8005a4c:	6013      	str	r3, [r2, #0]

  /* USER CODE END SysTick_IRQn 1 */
}
 8005a4e:	bf00      	nop
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	20000b24 	.word	0x20000b24

08005a58 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8005a58:	b580      	push	{r7, lr}
 8005a5a:	b082      	sub	sp, #8
 8005a5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	uint32_t current_time = HAL_GetTick(); // Get current system time in milliseconds
 8005a5e:	f000 f983 	bl	8005d68 <HAL_GetTick>
 8005a62:	6078      	str	r0, [r7, #4]

	// Check if the interrupt is within the debounce period
	if (current_time - last_interrupt_time > 5)  // 10 ms debounce time
 8005a64:	4b0a      	ldr	r3, [pc, #40]	@ (8005a90 <EXTI9_5_IRQHandler+0x38>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	2b05      	cmp	r3, #5
 8005a6e:	d907      	bls.n	8005a80 <EXTI9_5_IRQHandler+0x28>
	{
		pulse_count++;   // Increment pulse count only if outside debounce period
 8005a70:	4b08      	ldr	r3, [pc, #32]	@ (8005a94 <EXTI9_5_IRQHandler+0x3c>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	3301      	adds	r3, #1
 8005a76:	4a07      	ldr	r2, [pc, #28]	@ (8005a94 <EXTI9_5_IRQHandler+0x3c>)
 8005a78:	6013      	str	r3, [r2, #0]
		last_interrupt_time = current_time; // Update last interrupt time
 8005a7a:	4a05      	ldr	r2, [pc, #20]	@ (8005a90 <EXTI9_5_IRQHandler+0x38>)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6013      	str	r3, [r2, #0]
	}

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(IR_Sensor_Pin);
 8005a80:	2020      	movs	r0, #32
 8005a82:	f000 fee9 	bl	8006858 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8005a86:	bf00      	nop
 8005a88:	3708      	adds	r7, #8
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	bd80      	pop	{r7, pc}
 8005a8e:	bf00      	nop
 8005a90:	20000b30 	.word	0x20000b30
 8005a94:	2000086c 	.word	0x2000086c

08005a98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	af00      	add	r7, sp, #0
  return 1;
 8005a9c:	2301      	movs	r3, #1
}
 8005a9e:	4618      	mov	r0, r3
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <_kill>:

int _kill(int pid, int sig)
{
 8005aa8:	b580      	push	{r7, lr}
 8005aaa:	b082      	sub	sp, #8
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8005ab2:	f006 fd4d 	bl	800c550 <__errno>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	2216      	movs	r2, #22
 8005aba:	601a      	str	r2, [r3, #0]
  return -1;
 8005abc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	3708      	adds	r7, #8
 8005ac4:	46bd      	mov	sp, r7
 8005ac6:	bd80      	pop	{r7, pc}

08005ac8 <_exit>:

void _exit (int status)
{
 8005ac8:	b580      	push	{r7, lr}
 8005aca:	b082      	sub	sp, #8
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005ad0:	f04f 31ff 	mov.w	r1, #4294967295
 8005ad4:	6878      	ldr	r0, [r7, #4]
 8005ad6:	f7ff ffe7 	bl	8005aa8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005ada:	bf00      	nop
 8005adc:	e7fd      	b.n	8005ada <_exit+0x12>

08005ade <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b086      	sub	sp, #24
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	60f8      	str	r0, [r7, #12]
 8005ae6:	60b9      	str	r1, [r7, #8]
 8005ae8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005aea:	2300      	movs	r3, #0
 8005aec:	617b      	str	r3, [r7, #20]
 8005aee:	e00a      	b.n	8005b06 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8005af0:	f3af 8000 	nop.w
 8005af4:	4601      	mov	r1, r0
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	60ba      	str	r2, [r7, #8]
 8005afc:	b2ca      	uxtb	r2, r1
 8005afe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b00:	697b      	ldr	r3, [r7, #20]
 8005b02:	3301      	adds	r3, #1
 8005b04:	617b      	str	r3, [r7, #20]
 8005b06:	697a      	ldr	r2, [r7, #20]
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	dbf0      	blt.n	8005af0 <_read+0x12>
  }

  return len;
 8005b0e:	687b      	ldr	r3, [r7, #4]
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	3718      	adds	r7, #24
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bd80      	pop	{r7, pc}

08005b18 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	60f8      	str	r0, [r7, #12]
 8005b20:	60b9      	str	r1, [r7, #8]
 8005b22:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b24:	2300      	movs	r3, #0
 8005b26:	617b      	str	r3, [r7, #20]
 8005b28:	e009      	b.n	8005b3e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	1c5a      	adds	r2, r3, #1
 8005b2e:	60ba      	str	r2, [r7, #8]
 8005b30:	781b      	ldrb	r3, [r3, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	3301      	adds	r3, #1
 8005b3c:	617b      	str	r3, [r7, #20]
 8005b3e:	697a      	ldr	r2, [r7, #20]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	dbf1      	blt.n	8005b2a <_write+0x12>
  }
  return len;
 8005b46:	687b      	ldr	r3, [r7, #4]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3718      	adds	r7, #24
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}

08005b50 <_close>:

int _close(int file)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005b58:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	370c      	adds	r7, #12
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr

08005b68 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005b68:	b480      	push	{r7}
 8005b6a:	b083      	sub	sp, #12
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
 8005b70:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005b78:	605a      	str	r2, [r3, #4]
  return 0;
 8005b7a:	2300      	movs	r3, #0
}
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <_isatty>:

int _isatty(int file)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005b90:	2301      	movs	r3, #1
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	370c      	adds	r7, #12
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr

08005b9e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b085      	sub	sp, #20
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	60f8      	str	r0, [r7, #12]
 8005ba6:	60b9      	str	r1, [r7, #8]
 8005ba8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8005baa:	2300      	movs	r3, #0
}
 8005bac:	4618      	mov	r0, r3
 8005bae:	3714      	adds	r7, #20
 8005bb0:	46bd      	mov	sp, r7
 8005bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb6:	4770      	bx	lr

08005bb8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b086      	sub	sp, #24
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005bc0:	4a14      	ldr	r2, [pc, #80]	@ (8005c14 <_sbrk+0x5c>)
 8005bc2:	4b15      	ldr	r3, [pc, #84]	@ (8005c18 <_sbrk+0x60>)
 8005bc4:	1ad3      	subs	r3, r2, r3
 8005bc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005bcc:	4b13      	ldr	r3, [pc, #76]	@ (8005c1c <_sbrk+0x64>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d102      	bne.n	8005bda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005bd4:	4b11      	ldr	r3, [pc, #68]	@ (8005c1c <_sbrk+0x64>)
 8005bd6:	4a12      	ldr	r2, [pc, #72]	@ (8005c20 <_sbrk+0x68>)
 8005bd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005bda:	4b10      	ldr	r3, [pc, #64]	@ (8005c1c <_sbrk+0x64>)
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	4413      	add	r3, r2
 8005be2:	693a      	ldr	r2, [r7, #16]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d207      	bcs.n	8005bf8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005be8:	f006 fcb2 	bl	800c550 <__errno>
 8005bec:	4603      	mov	r3, r0
 8005bee:	220c      	movs	r2, #12
 8005bf0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005bf2:	f04f 33ff 	mov.w	r3, #4294967295
 8005bf6:	e009      	b.n	8005c0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005bf8:	4b08      	ldr	r3, [pc, #32]	@ (8005c1c <_sbrk+0x64>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005bfe:	4b07      	ldr	r3, [pc, #28]	@ (8005c1c <_sbrk+0x64>)
 8005c00:	681a      	ldr	r2, [r3, #0]
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	4413      	add	r3, r2
 8005c06:	4a05      	ldr	r2, [pc, #20]	@ (8005c1c <_sbrk+0x64>)
 8005c08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005c0a:	68fb      	ldr	r3, [r7, #12]
}
 8005c0c:	4618      	mov	r0, r3
 8005c0e:	3718      	adds	r7, #24
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}
 8005c14:	20040000 	.word	0x20040000
 8005c18:	00000400 	.word	0x00000400
 8005c1c:	20000b34 	.word	0x20000b34
 8005c20:	20000ca8 	.word	0x20000ca8

08005c24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005c28:	4b06      	ldr	r3, [pc, #24]	@ (8005c44 <SystemInit+0x20>)
 8005c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c2e:	4a05      	ldr	r2, [pc, #20]	@ (8005c44 <SystemInit+0x20>)
 8005c30:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005c34:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005c38:	bf00      	nop
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop
 8005c44:	e000ed00 	.word	0xe000ed00

08005c48 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8005c48:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8005c80 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8005c4c:	f7ff ffea 	bl	8005c24 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005c50:	480c      	ldr	r0, [pc, #48]	@ (8005c84 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005c52:	490d      	ldr	r1, [pc, #52]	@ (8005c88 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005c54:	4a0d      	ldr	r2, [pc, #52]	@ (8005c8c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005c56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005c58:	e002      	b.n	8005c60 <LoopCopyDataInit>

08005c5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005c5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005c5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005c5e:	3304      	adds	r3, #4

08005c60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005c60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005c62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005c64:	d3f9      	bcc.n	8005c5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005c66:	4a0a      	ldr	r2, [pc, #40]	@ (8005c90 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005c68:	4c0a      	ldr	r4, [pc, #40]	@ (8005c94 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005c6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005c6c:	e001      	b.n	8005c72 <LoopFillZerobss>

08005c6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005c6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005c70:	3204      	adds	r2, #4

08005c72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005c72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005c74:	d3fb      	bcc.n	8005c6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005c76:	f006 fc71 	bl	800c55c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005c7a:	f7ff fa5b 	bl	8005134 <main>
  bx  lr    
 8005c7e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8005c80:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8005c84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005c88:	200002b8 	.word	0x200002b8
  ldr r2, =_sidata
 8005c8c:	08010648 	.word	0x08010648
  ldr r2, =_sbss
 8005c90:	200002b8 	.word	0x200002b8
  ldr r4, =_ebss
 8005c94:	20000ca8 	.word	0x20000ca8

08005c98 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005c98:	e7fe      	b.n	8005c98 <ADC_IRQHandler>
	...

08005c9c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005c9c:	b580      	push	{r7, lr}
 8005c9e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005ca0:	4b0e      	ldr	r3, [pc, #56]	@ (8005cdc <HAL_Init+0x40>)
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	4a0d      	ldr	r2, [pc, #52]	@ (8005cdc <HAL_Init+0x40>)
 8005ca6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005caa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005cac:	4b0b      	ldr	r3, [pc, #44]	@ (8005cdc <HAL_Init+0x40>)
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	4a0a      	ldr	r2, [pc, #40]	@ (8005cdc <HAL_Init+0x40>)
 8005cb2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005cb6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005cb8:	4b08      	ldr	r3, [pc, #32]	@ (8005cdc <HAL_Init+0x40>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a07      	ldr	r2, [pc, #28]	@ (8005cdc <HAL_Init+0x40>)
 8005cbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005cc2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005cc4:	2003      	movs	r0, #3
 8005cc6:	f000 f94f 	bl	8005f68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005cca:	200f      	movs	r0, #15
 8005ccc:	f000 f808 	bl	8005ce0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005cd0:	f7ff fd24 	bl	800571c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	bd80      	pop	{r7, pc}
 8005cda:	bf00      	nop
 8005cdc:	40023c00 	.word	0x40023c00

08005ce0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b082      	sub	sp, #8
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005ce8:	4b12      	ldr	r3, [pc, #72]	@ (8005d34 <HAL_InitTick+0x54>)
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	4b12      	ldr	r3, [pc, #72]	@ (8005d38 <HAL_InitTick+0x58>)
 8005cee:	781b      	ldrb	r3, [r3, #0]
 8005cf0:	4619      	mov	r1, r3
 8005cf2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005cf6:	fbb3 f3f1 	udiv	r3, r3, r1
 8005cfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f000 f967 	bl	8005fd2 <HAL_SYSTICK_Config>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e00e      	b.n	8005d2c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	2b0f      	cmp	r3, #15
 8005d12:	d80a      	bhi.n	8005d2a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d14:	2200      	movs	r2, #0
 8005d16:	6879      	ldr	r1, [r7, #4]
 8005d18:	f04f 30ff 	mov.w	r0, #4294967295
 8005d1c:	f000 f92f 	bl	8005f7e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d20:	4a06      	ldr	r2, [pc, #24]	@ (8005d3c <HAL_InitTick+0x5c>)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
 8005d28:	e000      	b.n	8005d2c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005d2a:	2301      	movs	r3, #1
}
 8005d2c:	4618      	mov	r0, r3
 8005d2e:	3708      	adds	r7, #8
 8005d30:	46bd      	mov	sp, r7
 8005d32:	bd80      	pop	{r7, pc}
 8005d34:	200000d0 	.word	0x200000d0
 8005d38:	200000d8 	.word	0x200000d8
 8005d3c:	200000d4 	.word	0x200000d4

08005d40 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005d40:	b480      	push	{r7}
 8005d42:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005d44:	4b06      	ldr	r3, [pc, #24]	@ (8005d60 <HAL_IncTick+0x20>)
 8005d46:	781b      	ldrb	r3, [r3, #0]
 8005d48:	461a      	mov	r2, r3
 8005d4a:	4b06      	ldr	r3, [pc, #24]	@ (8005d64 <HAL_IncTick+0x24>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4413      	add	r3, r2
 8005d50:	4a04      	ldr	r2, [pc, #16]	@ (8005d64 <HAL_IncTick+0x24>)
 8005d52:	6013      	str	r3, [r2, #0]
}
 8005d54:	bf00      	nop
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	200000d8 	.word	0x200000d8
 8005d64:	20000b38 	.word	0x20000b38

08005d68 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	af00      	add	r7, sp, #0
  return uwTick;
 8005d6c:	4b03      	ldr	r3, [pc, #12]	@ (8005d7c <HAL_GetTick+0x14>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	46bd      	mov	sp, r7
 8005d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d78:	4770      	bx	lr
 8005d7a:	bf00      	nop
 8005d7c:	20000b38 	.word	0x20000b38

08005d80 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005d80:	b580      	push	{r7, lr}
 8005d82:	b084      	sub	sp, #16
 8005d84:	af00      	add	r7, sp, #0
 8005d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005d88:	f7ff ffee 	bl	8005d68 <HAL_GetTick>
 8005d8c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d98:	d005      	beq.n	8005da6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8005dc4 <HAL_Delay+0x44>)
 8005d9c:	781b      	ldrb	r3, [r3, #0]
 8005d9e:	461a      	mov	r2, r3
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	4413      	add	r3, r2
 8005da4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005da6:	bf00      	nop
 8005da8:	f7ff ffde 	bl	8005d68 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	68bb      	ldr	r3, [r7, #8]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	68fa      	ldr	r2, [r7, #12]
 8005db4:	429a      	cmp	r2, r3
 8005db6:	d8f7      	bhi.n	8005da8 <HAL_Delay+0x28>
  {
  }
}
 8005db8:	bf00      	nop
 8005dba:	bf00      	nop
 8005dbc:	3710      	adds	r7, #16
 8005dbe:	46bd      	mov	sp, r7
 8005dc0:	bd80      	pop	{r7, pc}
 8005dc2:	bf00      	nop
 8005dc4:	200000d8 	.word	0x200000d8

08005dc8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b085      	sub	sp, #20
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f003 0307 	and.w	r3, r3, #7
 8005dd6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8005e0c <__NVIC_SetPriorityGrouping+0x44>)
 8005dda:	68db      	ldr	r3, [r3, #12]
 8005ddc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005dde:	68ba      	ldr	r2, [r7, #8]
 8005de0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005de4:	4013      	ands	r3, r2
 8005de6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005dec:	68bb      	ldr	r3, [r7, #8]
 8005dee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005df0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8005df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005df8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005dfa:	4a04      	ldr	r2, [pc, #16]	@ (8005e0c <__NVIC_SetPriorityGrouping+0x44>)
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	60d3      	str	r3, [r2, #12]
}
 8005e00:	bf00      	nop
 8005e02:	3714      	adds	r7, #20
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr
 8005e0c:	e000ed00 	.word	0xe000ed00

08005e10 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005e10:	b480      	push	{r7}
 8005e12:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e14:	4b04      	ldr	r3, [pc, #16]	@ (8005e28 <__NVIC_GetPriorityGrouping+0x18>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	0a1b      	lsrs	r3, r3, #8
 8005e1a:	f003 0307 	and.w	r3, r3, #7
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	46bd      	mov	sp, r7
 8005e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e26:	4770      	bx	lr
 8005e28:	e000ed00 	.word	0xe000ed00

08005e2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	4603      	mov	r3, r0
 8005e34:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	db0b      	blt.n	8005e56 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005e3e:	79fb      	ldrb	r3, [r7, #7]
 8005e40:	f003 021f 	and.w	r2, r3, #31
 8005e44:	4907      	ldr	r1, [pc, #28]	@ (8005e64 <__NVIC_EnableIRQ+0x38>)
 8005e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e4a:	095b      	lsrs	r3, r3, #5
 8005e4c:	2001      	movs	r0, #1
 8005e4e:	fa00 f202 	lsl.w	r2, r0, r2
 8005e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005e56:	bf00      	nop
 8005e58:	370c      	adds	r7, #12
 8005e5a:	46bd      	mov	sp, r7
 8005e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e60:	4770      	bx	lr
 8005e62:	bf00      	nop
 8005e64:	e000e100 	.word	0xe000e100

08005e68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	4603      	mov	r3, r0
 8005e70:	6039      	str	r1, [r7, #0]
 8005e72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005e74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	db0a      	blt.n	8005e92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e7c:	683b      	ldr	r3, [r7, #0]
 8005e7e:	b2da      	uxtb	r2, r3
 8005e80:	490c      	ldr	r1, [pc, #48]	@ (8005eb4 <__NVIC_SetPriority+0x4c>)
 8005e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005e86:	0112      	lsls	r2, r2, #4
 8005e88:	b2d2      	uxtb	r2, r2
 8005e8a:	440b      	add	r3, r1
 8005e8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005e90:	e00a      	b.n	8005ea8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	b2da      	uxtb	r2, r3
 8005e96:	4908      	ldr	r1, [pc, #32]	@ (8005eb8 <__NVIC_SetPriority+0x50>)
 8005e98:	79fb      	ldrb	r3, [r7, #7]
 8005e9a:	f003 030f 	and.w	r3, r3, #15
 8005e9e:	3b04      	subs	r3, #4
 8005ea0:	0112      	lsls	r2, r2, #4
 8005ea2:	b2d2      	uxtb	r2, r2
 8005ea4:	440b      	add	r3, r1
 8005ea6:	761a      	strb	r2, [r3, #24]
}
 8005ea8:	bf00      	nop
 8005eaa:	370c      	adds	r7, #12
 8005eac:	46bd      	mov	sp, r7
 8005eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb2:	4770      	bx	lr
 8005eb4:	e000e100 	.word	0xe000e100
 8005eb8:	e000ed00 	.word	0xe000ed00

08005ebc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b089      	sub	sp, #36	@ 0x24
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	60f8      	str	r0, [r7, #12]
 8005ec4:	60b9      	str	r1, [r7, #8]
 8005ec6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	f003 0307 	and.w	r3, r3, #7
 8005ece:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005ed0:	69fb      	ldr	r3, [r7, #28]
 8005ed2:	f1c3 0307 	rsb	r3, r3, #7
 8005ed6:	2b04      	cmp	r3, #4
 8005ed8:	bf28      	it	cs
 8005eda:	2304      	movcs	r3, #4
 8005edc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	3304      	adds	r3, #4
 8005ee2:	2b06      	cmp	r3, #6
 8005ee4:	d902      	bls.n	8005eec <NVIC_EncodePriority+0x30>
 8005ee6:	69fb      	ldr	r3, [r7, #28]
 8005ee8:	3b03      	subs	r3, #3
 8005eea:	e000      	b.n	8005eee <NVIC_EncodePriority+0x32>
 8005eec:	2300      	movs	r3, #0
 8005eee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ef0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ef4:	69bb      	ldr	r3, [r7, #24]
 8005ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8005efa:	43da      	mvns	r2, r3
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	401a      	ands	r2, r3
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005f04:	f04f 31ff 	mov.w	r1, #4294967295
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	fa01 f303 	lsl.w	r3, r1, r3
 8005f0e:	43d9      	mvns	r1, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005f14:	4313      	orrs	r3, r2
         );
}
 8005f16:	4618      	mov	r0, r3
 8005f18:	3724      	adds	r7, #36	@ 0x24
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
	...

08005f24 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005f24:	b580      	push	{r7, lr}
 8005f26:	b082      	sub	sp, #8
 8005f28:	af00      	add	r7, sp, #0
 8005f2a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3b01      	subs	r3, #1
 8005f30:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005f34:	d301      	bcc.n	8005f3a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005f36:	2301      	movs	r3, #1
 8005f38:	e00f      	b.n	8005f5a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005f3a:	4a0a      	ldr	r2, [pc, #40]	@ (8005f64 <SysTick_Config+0x40>)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	3b01      	subs	r3, #1
 8005f40:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005f42:	210f      	movs	r1, #15
 8005f44:	f04f 30ff 	mov.w	r0, #4294967295
 8005f48:	f7ff ff8e 	bl	8005e68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005f4c:	4b05      	ldr	r3, [pc, #20]	@ (8005f64 <SysTick_Config+0x40>)
 8005f4e:	2200      	movs	r2, #0
 8005f50:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005f52:	4b04      	ldr	r3, [pc, #16]	@ (8005f64 <SysTick_Config+0x40>)
 8005f54:	2207      	movs	r2, #7
 8005f56:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3708      	adds	r7, #8
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	e000e010 	.word	0xe000e010

08005f68 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005f68:	b580      	push	{r7, lr}
 8005f6a:	b082      	sub	sp, #8
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f7ff ff29 	bl	8005dc8 <__NVIC_SetPriorityGrouping>
}
 8005f76:	bf00      	nop
 8005f78:	3708      	adds	r7, #8
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	bd80      	pop	{r7, pc}

08005f7e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005f7e:	b580      	push	{r7, lr}
 8005f80:	b086      	sub	sp, #24
 8005f82:	af00      	add	r7, sp, #0
 8005f84:	4603      	mov	r3, r0
 8005f86:	60b9      	str	r1, [r7, #8]
 8005f88:	607a      	str	r2, [r7, #4]
 8005f8a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005f90:	f7ff ff3e 	bl	8005e10 <__NVIC_GetPriorityGrouping>
 8005f94:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005f96:	687a      	ldr	r2, [r7, #4]
 8005f98:	68b9      	ldr	r1, [r7, #8]
 8005f9a:	6978      	ldr	r0, [r7, #20]
 8005f9c:	f7ff ff8e 	bl	8005ebc <NVIC_EncodePriority>
 8005fa0:	4602      	mov	r2, r0
 8005fa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fa6:	4611      	mov	r1, r2
 8005fa8:	4618      	mov	r0, r3
 8005faa:	f7ff ff5d 	bl	8005e68 <__NVIC_SetPriority>
}
 8005fae:	bf00      	nop
 8005fb0:	3718      	adds	r7, #24
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	bd80      	pop	{r7, pc}

08005fb6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b082      	sub	sp, #8
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005fc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	f7ff ff31 	bl	8005e2c <__NVIC_EnableIRQ>
}
 8005fca:	bf00      	nop
 8005fcc:	3708      	adds	r7, #8
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	bd80      	pop	{r7, pc}

08005fd2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005fd2:	b580      	push	{r7, lr}
 8005fd4:	b082      	sub	sp, #8
 8005fd6:	af00      	add	r7, sp, #0
 8005fd8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7ff ffa2 	bl	8005f24 <SysTick_Config>
 8005fe0:	4603      	mov	r3, r0
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3708      	adds	r7, #8
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	bd80      	pop	{r7, pc}

08005fea <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005fea:	b580      	push	{r7, lr}
 8005fec:	b084      	sub	sp, #16
 8005fee:	af00      	add	r7, sp, #0
 8005ff0:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ff6:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005ff8:	f7ff feb6 	bl	8005d68 <HAL_GetTick>
 8005ffc:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b02      	cmp	r3, #2
 8006008:	d008      	beq.n	800601c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2280      	movs	r2, #128	@ 0x80
 800600e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8006018:	2301      	movs	r3, #1
 800601a:	e052      	b.n	80060c2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f022 0216 	bic.w	r2, r2, #22
 800602a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	695a      	ldr	r2, [r3, #20]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800603a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006040:	2b00      	cmp	r3, #0
 8006042:	d103      	bne.n	800604c <HAL_DMA_Abort+0x62>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006048:	2b00      	cmp	r3, #0
 800604a:	d007      	beq.n	800605c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f022 0208 	bic.w	r2, r2, #8
 800605a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f022 0201 	bic.w	r2, r2, #1
 800606a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800606c:	e013      	b.n	8006096 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800606e:	f7ff fe7b 	bl	8005d68 <HAL_GetTick>
 8006072:	4602      	mov	r2, r0
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	1ad3      	subs	r3, r2, r3
 8006078:	2b05      	cmp	r3, #5
 800607a:	d90c      	bls.n	8006096 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2220      	movs	r2, #32
 8006080:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2203      	movs	r2, #3
 8006086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8006092:	2303      	movs	r3, #3
 8006094:	e015      	b.n	80060c2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	f003 0301 	and.w	r3, r3, #1
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d1e4      	bne.n	800606e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80060a8:	223f      	movs	r2, #63	@ 0x3f
 80060aa:	409a      	lsls	r2, r3
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80060c0:	2300      	movs	r3, #0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3710      	adds	r7, #16
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}

080060ca <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80060ca:	b480      	push	{r7}
 80060cc:	b083      	sub	sp, #12
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80060d8:	b2db      	uxtb	r3, r3
 80060da:	2b02      	cmp	r3, #2
 80060dc:	d004      	beq.n	80060e8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2280      	movs	r2, #128	@ 0x80
 80060e2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e00c      	b.n	8006102 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	2205      	movs	r2, #5
 80060ec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f022 0201 	bic.w	r2, r2, #1
 80060fe:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	370c      	adds	r7, #12
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
	...

08006110 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8006110:	b580      	push	{r7, lr}
 8006112:	b086      	sub	sp, #24
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800611e:	2301      	movs	r3, #1
 8006120:	75fb      	strb	r3, [r7, #23]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8006122:	4b23      	ldr	r3, [pc, #140]	@ (80061b0 <HAL_FLASH_Program+0xa0>)
 8006124:	7e1b      	ldrb	r3, [r3, #24]
 8006126:	2b01      	cmp	r3, #1
 8006128:	d101      	bne.n	800612e <HAL_FLASH_Program+0x1e>
 800612a:	2302      	movs	r3, #2
 800612c:	e03b      	b.n	80061a6 <HAL_FLASH_Program+0x96>
 800612e:	4b20      	ldr	r3, [pc, #128]	@ (80061b0 <HAL_FLASH_Program+0xa0>)
 8006130:	2201      	movs	r2, #1
 8006132:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006134:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8006138:	f000 f870 	bl	800621c <FLASH_WaitForLastOperation>
 800613c:	4603      	mov	r3, r0
 800613e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8006140:	7dfb      	ldrb	r3, [r7, #23]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d12b      	bne.n	800619e <HAL_FLASH_Program+0x8e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d105      	bne.n	8006158 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800614c:	783b      	ldrb	r3, [r7, #0]
 800614e:	4619      	mov	r1, r3
 8006150:	68b8      	ldr	r0, [r7, #8]
 8006152:	f000 f91b 	bl	800638c <FLASH_Program_Byte>
 8006156:	e016      	b.n	8006186 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	2b01      	cmp	r3, #1
 800615c:	d105      	bne.n	800616a <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800615e:	883b      	ldrh	r3, [r7, #0]
 8006160:	4619      	mov	r1, r3
 8006162:	68b8      	ldr	r0, [r7, #8]
 8006164:	f000 f8ee 	bl	8006344 <FLASH_Program_HalfWord>
 8006168:	e00d      	b.n	8006186 <HAL_FLASH_Program+0x76>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2b02      	cmp	r3, #2
 800616e:	d105      	bne.n	800617c <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	4619      	mov	r1, r3
 8006174:	68b8      	ldr	r0, [r7, #8]
 8006176:	f000 f8c3 	bl	8006300 <FLASH_Program_Word>
 800617a:	e004      	b.n	8006186 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800617c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006180:	68b8      	ldr	r0, [r7, #8]
 8006182:	f000 f88b 	bl	800629c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006186:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800618a:	f000 f847 	bl	800621c <FLASH_WaitForLastOperation>
 800618e:	4603      	mov	r3, r0
 8006190:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8006192:	4b08      	ldr	r3, [pc, #32]	@ (80061b4 <HAL_FLASH_Program+0xa4>)
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	4a07      	ldr	r2, [pc, #28]	@ (80061b4 <HAL_FLASH_Program+0xa4>)
 8006198:	f023 0301 	bic.w	r3, r3, #1
 800619c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800619e:	4b04      	ldr	r3, [pc, #16]	@ (80061b0 <HAL_FLASH_Program+0xa0>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	761a      	strb	r2, [r3, #24]

  return status;
 80061a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80061a6:	4618      	mov	r0, r3
 80061a8:	3718      	adds	r7, #24
 80061aa:	46bd      	mov	sp, r7
 80061ac:	bd80      	pop	{r7, pc}
 80061ae:	bf00      	nop
 80061b0:	20000b3c 	.word	0x20000b3c
 80061b4:	40023c00 	.word	0x40023c00

080061b8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80061b8:	b480      	push	{r7}
 80061ba:	b083      	sub	sp, #12
 80061bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80061be:	2300      	movs	r3, #0
 80061c0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80061c2:	4b0b      	ldr	r3, [pc, #44]	@ (80061f0 <HAL_FLASH_Unlock+0x38>)
 80061c4:	691b      	ldr	r3, [r3, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	da0b      	bge.n	80061e2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80061ca:	4b09      	ldr	r3, [pc, #36]	@ (80061f0 <HAL_FLASH_Unlock+0x38>)
 80061cc:	4a09      	ldr	r2, [pc, #36]	@ (80061f4 <HAL_FLASH_Unlock+0x3c>)
 80061ce:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80061d0:	4b07      	ldr	r3, [pc, #28]	@ (80061f0 <HAL_FLASH_Unlock+0x38>)
 80061d2:	4a09      	ldr	r2, [pc, #36]	@ (80061f8 <HAL_FLASH_Unlock+0x40>)
 80061d4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80061d6:	4b06      	ldr	r3, [pc, #24]	@ (80061f0 <HAL_FLASH_Unlock+0x38>)
 80061d8:	691b      	ldr	r3, [r3, #16]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	da01      	bge.n	80061e2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80061e2:	79fb      	ldrb	r3, [r7, #7]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	370c      	adds	r7, #12
 80061e8:	46bd      	mov	sp, r7
 80061ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ee:	4770      	bx	lr
 80061f0:	40023c00 	.word	0x40023c00
 80061f4:	45670123 	.word	0x45670123
 80061f8:	cdef89ab 	.word	0xcdef89ab

080061fc <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80061fc:	b480      	push	{r7}
 80061fe:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8006200:	4b05      	ldr	r3, [pc, #20]	@ (8006218 <HAL_FLASH_Lock+0x1c>)
 8006202:	691b      	ldr	r3, [r3, #16]
 8006204:	4a04      	ldr	r2, [pc, #16]	@ (8006218 <HAL_FLASH_Lock+0x1c>)
 8006206:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800620a:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800620c:	2300      	movs	r3, #0
}
 800620e:	4618      	mov	r0, r3
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr
 8006218:	40023c00 	.word	0x40023c00

0800621c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800621c:	b580      	push	{r7, lr}
 800621e:	b084      	sub	sp, #16
 8006220:	af00      	add	r7, sp, #0
 8006222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006224:	2300      	movs	r3, #0
 8006226:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8006228:	4b1a      	ldr	r3, [pc, #104]	@ (8006294 <FLASH_WaitForLastOperation+0x78>)
 800622a:	2200      	movs	r2, #0
 800622c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800622e:	f7ff fd9b 	bl	8005d68 <HAL_GetTick>
 8006232:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8006234:	e010      	b.n	8006258 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	f1b3 3fff 	cmp.w	r3, #4294967295
 800623c:	d00c      	beq.n	8006258 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2b00      	cmp	r3, #0
 8006242:	d007      	beq.n	8006254 <FLASH_WaitForLastOperation+0x38>
 8006244:	f7ff fd90 	bl	8005d68 <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	687a      	ldr	r2, [r7, #4]
 8006250:	429a      	cmp	r2, r3
 8006252:	d201      	bcs.n	8006258 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8006254:	2303      	movs	r3, #3
 8006256:	e019      	b.n	800628c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8006258:	4b0f      	ldr	r3, [pc, #60]	@ (8006298 <FLASH_WaitForLastOperation+0x7c>)
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006260:	2b00      	cmp	r3, #0
 8006262:	d1e8      	bne.n	8006236 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8006264:	4b0c      	ldr	r3, [pc, #48]	@ (8006298 <FLASH_WaitForLastOperation+0x7c>)
 8006266:	68db      	ldr	r3, [r3, #12]
 8006268:	f003 0301 	and.w	r3, r3, #1
 800626c:	2b00      	cmp	r3, #0
 800626e:	d002      	beq.n	8006276 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8006270:	4b09      	ldr	r3, [pc, #36]	@ (8006298 <FLASH_WaitForLastOperation+0x7c>)
 8006272:	2201      	movs	r2, #1
 8006274:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8006276:	4b08      	ldr	r3, [pc, #32]	@ (8006298 <FLASH_WaitForLastOperation+0x7c>)
 8006278:	68db      	ldr	r3, [r3, #12]
 800627a:	f403 73f9 	and.w	r3, r3, #498	@ 0x1f2
 800627e:	2b00      	cmp	r3, #0
 8006280:	d003      	beq.n	800628a <FLASH_WaitForLastOperation+0x6e>
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8006282:	f000 f8a5 	bl	80063d0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8006286:	2301      	movs	r3, #1
 8006288:	e000      	b.n	800628c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800628a:	2300      	movs	r3, #0

}
 800628c:	4618      	mov	r0, r3
 800628e:	3710      	adds	r7, #16
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	20000b3c 	.word	0x20000b3c
 8006298:	40023c00 	.word	0x40023c00

0800629c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800629c:	b480      	push	{r7}
 800629e:	b085      	sub	sp, #20
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	60f8      	str	r0, [r7, #12]
 80062a4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80062a8:	4b14      	ldr	r3, [pc, #80]	@ (80062fc <FLASH_Program_DoubleWord+0x60>)
 80062aa:	691b      	ldr	r3, [r3, #16]
 80062ac:	4a13      	ldr	r2, [pc, #76]	@ (80062fc <FLASH_Program_DoubleWord+0x60>)
 80062ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80062b4:	4b11      	ldr	r3, [pc, #68]	@ (80062fc <FLASH_Program_DoubleWord+0x60>)
 80062b6:	691b      	ldr	r3, [r3, #16]
 80062b8:	4a10      	ldr	r2, [pc, #64]	@ (80062fc <FLASH_Program_DoubleWord+0x60>)
 80062ba:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80062be:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80062c0:	4b0e      	ldr	r3, [pc, #56]	@ (80062fc <FLASH_Program_DoubleWord+0x60>)
 80062c2:	691b      	ldr	r3, [r3, #16]
 80062c4:	4a0d      	ldr	r2, [pc, #52]	@ (80062fc <FLASH_Program_DoubleWord+0x60>)
 80062c6:	f043 0301 	orr.w	r3, r3, #1
 80062ca:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	683a      	ldr	r2, [r7, #0]
 80062d0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80062d2:	f3bf 8f6f 	isb	sy
}
 80062d6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80062d8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80062dc:	f04f 0200 	mov.w	r2, #0
 80062e0:	f04f 0300 	mov.w	r3, #0
 80062e4:	000a      	movs	r2, r1
 80062e6:	2300      	movs	r3, #0
 80062e8:	68f9      	ldr	r1, [r7, #12]
 80062ea:	3104      	adds	r1, #4
 80062ec:	4613      	mov	r3, r2
 80062ee:	600b      	str	r3, [r1, #0]
}
 80062f0:	bf00      	nop
 80062f2:	3714      	adds	r7, #20
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr
 80062fc:	40023c00 	.word	0x40023c00

08006300 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
 8006308:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800630a:	4b0d      	ldr	r3, [pc, #52]	@ (8006340 <FLASH_Program_Word+0x40>)
 800630c:	691b      	ldr	r3, [r3, #16]
 800630e:	4a0c      	ldr	r2, [pc, #48]	@ (8006340 <FLASH_Program_Word+0x40>)
 8006310:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006314:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8006316:	4b0a      	ldr	r3, [pc, #40]	@ (8006340 <FLASH_Program_Word+0x40>)
 8006318:	691b      	ldr	r3, [r3, #16]
 800631a:	4a09      	ldr	r2, [pc, #36]	@ (8006340 <FLASH_Program_Word+0x40>)
 800631c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006320:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006322:	4b07      	ldr	r3, [pc, #28]	@ (8006340 <FLASH_Program_Word+0x40>)
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	4a06      	ldr	r2, [pc, #24]	@ (8006340 <FLASH_Program_Word+0x40>)
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	683a      	ldr	r2, [r7, #0]
 8006332:	601a      	str	r2, [r3, #0]
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr
 8006340:	40023c00 	.word	0x40023c00

08006344 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	460b      	mov	r3, r1
 800634e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006350:	4b0d      	ldr	r3, [pc, #52]	@ (8006388 <FLASH_Program_HalfWord+0x44>)
 8006352:	691b      	ldr	r3, [r3, #16]
 8006354:	4a0c      	ldr	r2, [pc, #48]	@ (8006388 <FLASH_Program_HalfWord+0x44>)
 8006356:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800635a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800635c:	4b0a      	ldr	r3, [pc, #40]	@ (8006388 <FLASH_Program_HalfWord+0x44>)
 800635e:	691b      	ldr	r3, [r3, #16]
 8006360:	4a09      	ldr	r2, [pc, #36]	@ (8006388 <FLASH_Program_HalfWord+0x44>)
 8006362:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006366:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8006368:	4b07      	ldr	r3, [pc, #28]	@ (8006388 <FLASH_Program_HalfWord+0x44>)
 800636a:	691b      	ldr	r3, [r3, #16]
 800636c:	4a06      	ldr	r2, [pc, #24]	@ (8006388 <FLASH_Program_HalfWord+0x44>)
 800636e:	f043 0301 	orr.w	r3, r3, #1
 8006372:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	887a      	ldrh	r2, [r7, #2]
 8006378:	801a      	strh	r2, [r3, #0]
}
 800637a:	bf00      	nop
 800637c:	370c      	adds	r7, #12
 800637e:	46bd      	mov	sp, r7
 8006380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006384:	4770      	bx	lr
 8006386:	bf00      	nop
 8006388:	40023c00 	.word	0x40023c00

0800638c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
 8006394:	460b      	mov	r3, r1
 8006396:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006398:	4b0c      	ldr	r3, [pc, #48]	@ (80063cc <FLASH_Program_Byte+0x40>)
 800639a:	691b      	ldr	r3, [r3, #16]
 800639c:	4a0b      	ldr	r2, [pc, #44]	@ (80063cc <FLASH_Program_Byte+0x40>)
 800639e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80063a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80063a4:	4b09      	ldr	r3, [pc, #36]	@ (80063cc <FLASH_Program_Byte+0x40>)
 80063a6:	4a09      	ldr	r2, [pc, #36]	@ (80063cc <FLASH_Program_Byte+0x40>)
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80063ac:	4b07      	ldr	r3, [pc, #28]	@ (80063cc <FLASH_Program_Byte+0x40>)
 80063ae:	691b      	ldr	r3, [r3, #16]
 80063b0:	4a06      	ldr	r2, [pc, #24]	@ (80063cc <FLASH_Program_Byte+0x40>)
 80063b2:	f043 0301 	orr.w	r3, r3, #1
 80063b6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	78fa      	ldrb	r2, [r7, #3]
 80063bc:	701a      	strb	r2, [r3, #0]
}
 80063be:	bf00      	nop
 80063c0:	370c      	adds	r7, #12
 80063c2:	46bd      	mov	sp, r7
 80063c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c8:	4770      	bx	lr
 80063ca:	bf00      	nop
 80063cc:	40023c00 	.word	0x40023c00

080063d0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80063d0:	b480      	push	{r7}
 80063d2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80063d4:	4b2f      	ldr	r3, [pc, #188]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	f003 0310 	and.w	r3, r3, #16
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d008      	beq.n	80063f2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80063e0:	4b2d      	ldr	r3, [pc, #180]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 80063e2:	69db      	ldr	r3, [r3, #28]
 80063e4:	f043 0310 	orr.w	r3, r3, #16
 80063e8:	4a2b      	ldr	r2, [pc, #172]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 80063ea:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80063ec:	4b29      	ldr	r3, [pc, #164]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 80063ee:	2210      	movs	r2, #16
 80063f0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80063f2:	4b28      	ldr	r3, [pc, #160]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	f003 0320 	and.w	r3, r3, #32
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d008      	beq.n	8006410 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80063fe:	4b26      	ldr	r3, [pc, #152]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 8006400:	69db      	ldr	r3, [r3, #28]
 8006402:	f043 0308 	orr.w	r3, r3, #8
 8006406:	4a24      	ldr	r2, [pc, #144]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 8006408:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800640a:	4b22      	ldr	r3, [pc, #136]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 800640c:	2220      	movs	r2, #32
 800640e:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8006410:	4b20      	ldr	r3, [pc, #128]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006418:	2b00      	cmp	r3, #0
 800641a:	d008      	beq.n	800642e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800641c:	4b1e      	ldr	r3, [pc, #120]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 800641e:	69db      	ldr	r3, [r3, #28]
 8006420:	f043 0304 	orr.w	r3, r3, #4
 8006424:	4a1c      	ldr	r2, [pc, #112]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 8006426:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8006428:	4b1a      	ldr	r3, [pc, #104]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 800642a:	2240      	movs	r2, #64	@ 0x40
 800642c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800642e:	4b19      	ldr	r3, [pc, #100]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006436:	2b00      	cmp	r3, #0
 8006438:	d008      	beq.n	800644c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800643a:	4b17      	ldr	r3, [pc, #92]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 800643c:	69db      	ldr	r3, [r3, #28]
 800643e:	f043 0302 	orr.w	r3, r3, #2
 8006442:	4a15      	ldr	r2, [pc, #84]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 8006444:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8006446:	4b13      	ldr	r3, [pc, #76]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 8006448:	2280      	movs	r2, #128	@ 0x80
 800644a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800644c:	4b11      	ldr	r3, [pc, #68]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006454:	2b00      	cmp	r3, #0
 8006456:	d009      	beq.n	800646c <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8006458:	4b0f      	ldr	r3, [pc, #60]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 800645a:	69db      	ldr	r3, [r3, #28]
 800645c:	f043 0301 	orr.w	r3, r3, #1
 8006460:	4a0d      	ldr	r2, [pc, #52]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 8006462:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8006464:	4b0b      	ldr	r3, [pc, #44]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 8006466:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800646a:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800646c:	4b09      	ldr	r3, [pc, #36]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 800646e:	68db      	ldr	r3, [r3, #12]
 8006470:	f003 0302 	and.w	r3, r3, #2
 8006474:	2b00      	cmp	r3, #0
 8006476:	d008      	beq.n	800648a <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006478:	4b07      	ldr	r3, [pc, #28]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 800647a:	69db      	ldr	r3, [r3, #28]
 800647c:	f043 0320 	orr.w	r3, r3, #32
 8006480:	4a05      	ldr	r2, [pc, #20]	@ (8006498 <FLASH_SetErrorCode+0xc8>)
 8006482:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006484:	4b03      	ldr	r3, [pc, #12]	@ (8006494 <FLASH_SetErrorCode+0xc4>)
 8006486:	2202      	movs	r2, #2
 8006488:	60da      	str	r2, [r3, #12]
  }
}
 800648a:	bf00      	nop
 800648c:	46bd      	mov	sp, r7
 800648e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006492:	4770      	bx	lr
 8006494:	40023c00 	.word	0x40023c00
 8006498:	20000b3c 	.word	0x20000b3c

0800649c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800649c:	b480      	push	{r7}
 800649e:	b085      	sub	sp, #20
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
 80064a4:	460b      	mov	r3, r1
 80064a6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 80064a8:	2300      	movs	r3, #0
 80064aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80064ac:	78fb      	ldrb	r3, [r7, #3]
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d102      	bne.n	80064b8 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 80064b2:	2300      	movs	r3, #0
 80064b4:	60fb      	str	r3, [r7, #12]
 80064b6:	e010      	b.n	80064da <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 80064b8:	78fb      	ldrb	r3, [r7, #3]
 80064ba:	2b01      	cmp	r3, #1
 80064bc:	d103      	bne.n	80064c6 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 80064be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80064c2:	60fb      	str	r3, [r7, #12]
 80064c4:	e009      	b.n	80064da <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 80064c6:	78fb      	ldrb	r3, [r7, #3]
 80064c8:	2b02      	cmp	r3, #2
 80064ca:	d103      	bne.n	80064d4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 80064cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80064d0:	60fb      	str	r3, [r7, #12]
 80064d2:	e002      	b.n	80064da <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80064d4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80064d8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80064da:	4b13      	ldr	r3, [pc, #76]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 80064dc:	691b      	ldr	r3, [r3, #16]
 80064de:	4a12      	ldr	r2, [pc, #72]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 80064e0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064e4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80064e6:	4b10      	ldr	r3, [pc, #64]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 80064e8:	691a      	ldr	r2, [r3, #16]
 80064ea:	490f      	ldr	r1, [pc, #60]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	4313      	orrs	r3, r2
 80064f0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80064f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 80064f4:	691b      	ldr	r3, [r3, #16]
 80064f6:	4a0c      	ldr	r2, [pc, #48]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 80064f8:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80064fc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80064fe:	4b0a      	ldr	r3, [pc, #40]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 8006500:	691a      	ldr	r2, [r3, #16]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	00db      	lsls	r3, r3, #3
 8006506:	4313      	orrs	r3, r2
 8006508:	4a07      	ldr	r2, [pc, #28]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 800650a:	f043 0302 	orr.w	r3, r3, #2
 800650e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006510:	4b05      	ldr	r3, [pc, #20]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	4a04      	ldr	r2, [pc, #16]	@ (8006528 <FLASH_Erase_Sector+0x8c>)
 8006516:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800651a:	6113      	str	r3, [r2, #16]
}
 800651c:	bf00      	nop
 800651e:	3714      	adds	r7, #20
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr
 8006528:	40023c00 	.word	0x40023c00

0800652c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800652c:	b480      	push	{r7}
 800652e:	b089      	sub	sp, #36	@ 0x24
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
 8006534:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006536:	2300      	movs	r3, #0
 8006538:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800653a:	2300      	movs	r3, #0
 800653c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800653e:	2300      	movs	r3, #0
 8006540:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006542:	2300      	movs	r3, #0
 8006544:	61fb      	str	r3, [r7, #28]
 8006546:	e153      	b.n	80067f0 <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006548:	2201      	movs	r2, #1
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	fa02 f303 	lsl.w	r3, r2, r3
 8006550:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	4013      	ands	r3, r2
 800655a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800655c:	693a      	ldr	r2, [r7, #16]
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	429a      	cmp	r2, r3
 8006562:	f040 8142 	bne.w	80067ea <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	f003 0303 	and.w	r3, r3, #3
 800656e:	2b01      	cmp	r3, #1
 8006570:	d005      	beq.n	800657e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800657a:	2b02      	cmp	r3, #2
 800657c:	d130      	bne.n	80065e0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	689b      	ldr	r3, [r3, #8]
 8006582:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	005b      	lsls	r3, r3, #1
 8006588:	2203      	movs	r2, #3
 800658a:	fa02 f303 	lsl.w	r3, r2, r3
 800658e:	43db      	mvns	r3, r3
 8006590:	69ba      	ldr	r2, [r7, #24]
 8006592:	4013      	ands	r3, r2
 8006594:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006596:	683b      	ldr	r3, [r7, #0]
 8006598:	68da      	ldr	r2, [r3, #12]
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	005b      	lsls	r3, r3, #1
 800659e:	fa02 f303 	lsl.w	r3, r2, r3
 80065a2:	69ba      	ldr	r2, [r7, #24]
 80065a4:	4313      	orrs	r3, r2
 80065a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	69ba      	ldr	r2, [r7, #24]
 80065ac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	685b      	ldr	r3, [r3, #4]
 80065b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80065b4:	2201      	movs	r2, #1
 80065b6:	69fb      	ldr	r3, [r7, #28]
 80065b8:	fa02 f303 	lsl.w	r3, r2, r3
 80065bc:	43db      	mvns	r3, r3
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	4013      	ands	r3, r2
 80065c2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	091b      	lsrs	r3, r3, #4
 80065ca:	f003 0201 	and.w	r2, r3, #1
 80065ce:	69fb      	ldr	r3, [r7, #28]
 80065d0:	fa02 f303 	lsl.w	r3, r2, r3
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f003 0303 	and.w	r3, r3, #3
 80065e8:	2b03      	cmp	r3, #3
 80065ea:	d017      	beq.n	800661c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	68db      	ldr	r3, [r3, #12]
 80065f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80065f2:	69fb      	ldr	r3, [r7, #28]
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	2203      	movs	r2, #3
 80065f8:	fa02 f303 	lsl.w	r3, r2, r3
 80065fc:	43db      	mvns	r3, r3
 80065fe:	69ba      	ldr	r2, [r7, #24]
 8006600:	4013      	ands	r3, r2
 8006602:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006604:	683b      	ldr	r3, [r7, #0]
 8006606:	689a      	ldr	r2, [r3, #8]
 8006608:	69fb      	ldr	r3, [r7, #28]
 800660a:	005b      	lsls	r3, r3, #1
 800660c:	fa02 f303 	lsl.w	r3, r2, r3
 8006610:	69ba      	ldr	r2, [r7, #24]
 8006612:	4313      	orrs	r3, r2
 8006614:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	69ba      	ldr	r2, [r7, #24]
 800661a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	f003 0303 	and.w	r3, r3, #3
 8006624:	2b02      	cmp	r3, #2
 8006626:	d123      	bne.n	8006670 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006628:	69fb      	ldr	r3, [r7, #28]
 800662a:	08da      	lsrs	r2, r3, #3
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	3208      	adds	r2, #8
 8006630:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006634:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006636:	69fb      	ldr	r3, [r7, #28]
 8006638:	f003 0307 	and.w	r3, r3, #7
 800663c:	009b      	lsls	r3, r3, #2
 800663e:	220f      	movs	r2, #15
 8006640:	fa02 f303 	lsl.w	r3, r2, r3
 8006644:	43db      	mvns	r3, r3
 8006646:	69ba      	ldr	r2, [r7, #24]
 8006648:	4013      	ands	r3, r2
 800664a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	691a      	ldr	r2, [r3, #16]
 8006650:	69fb      	ldr	r3, [r7, #28]
 8006652:	f003 0307 	and.w	r3, r3, #7
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	fa02 f303 	lsl.w	r3, r2, r3
 800665c:	69ba      	ldr	r2, [r7, #24]
 800665e:	4313      	orrs	r3, r2
 8006660:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	08da      	lsrs	r2, r3, #3
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	3208      	adds	r2, #8
 800666a:	69b9      	ldr	r1, [r7, #24]
 800666c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006676:	69fb      	ldr	r3, [r7, #28]
 8006678:	005b      	lsls	r3, r3, #1
 800667a:	2203      	movs	r2, #3
 800667c:	fa02 f303 	lsl.w	r3, r2, r3
 8006680:	43db      	mvns	r3, r3
 8006682:	69ba      	ldr	r2, [r7, #24]
 8006684:	4013      	ands	r3, r2
 8006686:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f003 0203 	and.w	r2, r3, #3
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	005b      	lsls	r3, r3, #1
 8006694:	fa02 f303 	lsl.w	r3, r2, r3
 8006698:	69ba      	ldr	r2, [r7, #24]
 800669a:	4313      	orrs	r3, r2
 800669c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	69ba      	ldr	r2, [r7, #24]
 80066a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	f000 809c 	beq.w	80067ea <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80066b2:	2300      	movs	r3, #0
 80066b4:	60fb      	str	r3, [r7, #12]
 80066b6:	4b54      	ldr	r3, [pc, #336]	@ (8006808 <HAL_GPIO_Init+0x2dc>)
 80066b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066ba:	4a53      	ldr	r2, [pc, #332]	@ (8006808 <HAL_GPIO_Init+0x2dc>)
 80066bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80066c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80066c2:	4b51      	ldr	r3, [pc, #324]	@ (8006808 <HAL_GPIO_Init+0x2dc>)
 80066c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80066c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80066ca:	60fb      	str	r3, [r7, #12]
 80066cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80066ce:	4a4f      	ldr	r2, [pc, #316]	@ (800680c <HAL_GPIO_Init+0x2e0>)
 80066d0:	69fb      	ldr	r3, [r7, #28]
 80066d2:	089b      	lsrs	r3, r3, #2
 80066d4:	3302      	adds	r3, #2
 80066d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80066da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	f003 0303 	and.w	r3, r3, #3
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	220f      	movs	r2, #15
 80066e6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ea:	43db      	mvns	r3, r3
 80066ec:	69ba      	ldr	r2, [r7, #24]
 80066ee:	4013      	ands	r3, r2
 80066f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a46      	ldr	r2, [pc, #280]	@ (8006810 <HAL_GPIO_Init+0x2e4>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d013      	beq.n	8006722 <HAL_GPIO_Init+0x1f6>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a45      	ldr	r2, [pc, #276]	@ (8006814 <HAL_GPIO_Init+0x2e8>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d00d      	beq.n	800671e <HAL_GPIO_Init+0x1f2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a44      	ldr	r2, [pc, #272]	@ (8006818 <HAL_GPIO_Init+0x2ec>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d007      	beq.n	800671a <HAL_GPIO_Init+0x1ee>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4a43      	ldr	r2, [pc, #268]	@ (800681c <HAL_GPIO_Init+0x2f0>)
 800670e:	4293      	cmp	r3, r2
 8006710:	d101      	bne.n	8006716 <HAL_GPIO_Init+0x1ea>
 8006712:	2303      	movs	r3, #3
 8006714:	e006      	b.n	8006724 <HAL_GPIO_Init+0x1f8>
 8006716:	2307      	movs	r3, #7
 8006718:	e004      	b.n	8006724 <HAL_GPIO_Init+0x1f8>
 800671a:	2302      	movs	r3, #2
 800671c:	e002      	b.n	8006724 <HAL_GPIO_Init+0x1f8>
 800671e:	2301      	movs	r3, #1
 8006720:	e000      	b.n	8006724 <HAL_GPIO_Init+0x1f8>
 8006722:	2300      	movs	r3, #0
 8006724:	69fa      	ldr	r2, [r7, #28]
 8006726:	f002 0203 	and.w	r2, r2, #3
 800672a:	0092      	lsls	r2, r2, #2
 800672c:	4093      	lsls	r3, r2
 800672e:	69ba      	ldr	r2, [r7, #24]
 8006730:	4313      	orrs	r3, r2
 8006732:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006734:	4935      	ldr	r1, [pc, #212]	@ (800680c <HAL_GPIO_Init+0x2e0>)
 8006736:	69fb      	ldr	r3, [r7, #28]
 8006738:	089b      	lsrs	r3, r3, #2
 800673a:	3302      	adds	r3, #2
 800673c:	69ba      	ldr	r2, [r7, #24]
 800673e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006742:	4b37      	ldr	r3, [pc, #220]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	43db      	mvns	r3, r3
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	4013      	ands	r3, r2
 8006750:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	685b      	ldr	r3, [r3, #4]
 8006756:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800675a:	2b00      	cmp	r3, #0
 800675c:	d003      	beq.n	8006766 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800675e:	69ba      	ldr	r2, [r7, #24]
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	4313      	orrs	r3, r2
 8006764:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006766:	4a2e      	ldr	r2, [pc, #184]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 8006768:	69bb      	ldr	r3, [r7, #24]
 800676a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800676c:	4b2c      	ldr	r3, [pc, #176]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 800676e:	68db      	ldr	r3, [r3, #12]
 8006770:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006772:	693b      	ldr	r3, [r7, #16]
 8006774:	43db      	mvns	r3, r3
 8006776:	69ba      	ldr	r2, [r7, #24]
 8006778:	4013      	ands	r3, r2
 800677a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006784:	2b00      	cmp	r3, #0
 8006786:	d003      	beq.n	8006790 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8006788:	69ba      	ldr	r2, [r7, #24]
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	4313      	orrs	r3, r2
 800678e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006790:	4a23      	ldr	r2, [pc, #140]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 8006792:	69bb      	ldr	r3, [r7, #24]
 8006794:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006796:	4b22      	ldr	r3, [pc, #136]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 8006798:	685b      	ldr	r3, [r3, #4]
 800679a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800679c:	693b      	ldr	r3, [r7, #16]
 800679e:	43db      	mvns	r3, r3
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	4013      	ands	r3, r2
 80067a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	685b      	ldr	r3, [r3, #4]
 80067aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d003      	beq.n	80067ba <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 80067b2:	69ba      	ldr	r2, [r7, #24]
 80067b4:	693b      	ldr	r3, [r7, #16]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80067ba:	4a19      	ldr	r2, [pc, #100]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 80067bc:	69bb      	ldr	r3, [r7, #24]
 80067be:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80067c0:	4b17      	ldr	r3, [pc, #92]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80067c6:	693b      	ldr	r3, [r7, #16]
 80067c8:	43db      	mvns	r3, r3
 80067ca:	69ba      	ldr	r2, [r7, #24]
 80067cc:	4013      	ands	r3, r2
 80067ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80067d0:	683b      	ldr	r3, [r7, #0]
 80067d2:	685b      	ldr	r3, [r3, #4]
 80067d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d003      	beq.n	80067e4 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80067dc:	69ba      	ldr	r2, [r7, #24]
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80067e4:	4a0e      	ldr	r2, [pc, #56]	@ (8006820 <HAL_GPIO_Init+0x2f4>)
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	3301      	adds	r3, #1
 80067ee:	61fb      	str	r3, [r7, #28]
 80067f0:	69fb      	ldr	r3, [r7, #28]
 80067f2:	2b0f      	cmp	r3, #15
 80067f4:	f67f aea8 	bls.w	8006548 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80067f8:	bf00      	nop
 80067fa:	bf00      	nop
 80067fc:	3724      	adds	r7, #36	@ 0x24
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr
 8006806:	bf00      	nop
 8006808:	40023800 	.word	0x40023800
 800680c:	40013800 	.word	0x40013800
 8006810:	40020000 	.word	0x40020000
 8006814:	40020400 	.word	0x40020400
 8006818:	40020800 	.word	0x40020800
 800681c:	40020c00 	.word	0x40020c00
 8006820:	40013c00 	.word	0x40013c00

08006824 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006824:	b480      	push	{r7}
 8006826:	b083      	sub	sp, #12
 8006828:	af00      	add	r7, sp, #0
 800682a:	6078      	str	r0, [r7, #4]
 800682c:	460b      	mov	r3, r1
 800682e:	807b      	strh	r3, [r7, #2]
 8006830:	4613      	mov	r3, r2
 8006832:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006834:	787b      	ldrb	r3, [r7, #1]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d003      	beq.n	8006842 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800683a:	887a      	ldrh	r2, [r7, #2]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006840:	e003      	b.n	800684a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006842:	887b      	ldrh	r3, [r7, #2]
 8006844:	041a      	lsls	r2, r3, #16
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	619a      	str	r2, [r3, #24]
}
 800684a:	bf00      	nop
 800684c:	370c      	adds	r7, #12
 800684e:	46bd      	mov	sp, r7
 8006850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006854:	4770      	bx	lr
	...

08006858 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b082      	sub	sp, #8
 800685c:	af00      	add	r7, sp, #0
 800685e:	4603      	mov	r3, r0
 8006860:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006862:	4b08      	ldr	r3, [pc, #32]	@ (8006884 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006864:	695a      	ldr	r2, [r3, #20]
 8006866:	88fb      	ldrh	r3, [r7, #6]
 8006868:	4013      	ands	r3, r2
 800686a:	2b00      	cmp	r3, #0
 800686c:	d006      	beq.n	800687c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800686e:	4a05      	ldr	r2, [pc, #20]	@ (8006884 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006870:	88fb      	ldrh	r3, [r7, #6]
 8006872:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006874:	88fb      	ldrh	r3, [r7, #6]
 8006876:	4618      	mov	r0, r3
 8006878:	f000 f806 	bl	8006888 <HAL_GPIO_EXTI_Callback>
  }
}
 800687c:	bf00      	nop
 800687e:	3708      	adds	r7, #8
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	40013c00 	.word	0x40013c00

08006888 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006888:	b480      	push	{r7}
 800688a:	b083      	sub	sp, #12
 800688c:	af00      	add	r7, sp, #0
 800688e:	4603      	mov	r3, r0
 8006890:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8006892:	bf00      	nop
 8006894:	370c      	adds	r7, #12
 8006896:	46bd      	mov	sp, r7
 8006898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800689c:	4770      	bx	lr
	...

080068a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80068a0:	b580      	push	{r7, lr}
 80068a2:	b084      	sub	sp, #16
 80068a4:	af00      	add	r7, sp, #0
 80068a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d101      	bne.n	80068b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e12b      	b.n	8006b0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d106      	bne.n	80068cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80068c6:	6878      	ldr	r0, [r7, #4]
 80068c8:	f7fe ff50 	bl	800576c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2224      	movs	r2, #36	@ 0x24
 80068d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	681a      	ldr	r2, [r3, #0]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f022 0201 	bic.w	r2, r2, #1
 80068e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	681a      	ldr	r2, [r3, #0]
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006902:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006904:	f001 ffa4 	bl	8008850 <HAL_RCC_GetPCLK1Freq>
 8006908:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	685b      	ldr	r3, [r3, #4]
 800690e:	4a81      	ldr	r2, [pc, #516]	@ (8006b14 <HAL_I2C_Init+0x274>)
 8006910:	4293      	cmp	r3, r2
 8006912:	d807      	bhi.n	8006924 <HAL_I2C_Init+0x84>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	4a80      	ldr	r2, [pc, #512]	@ (8006b18 <HAL_I2C_Init+0x278>)
 8006918:	4293      	cmp	r3, r2
 800691a:	bf94      	ite	ls
 800691c:	2301      	movls	r3, #1
 800691e:	2300      	movhi	r3, #0
 8006920:	b2db      	uxtb	r3, r3
 8006922:	e006      	b.n	8006932 <HAL_I2C_Init+0x92>
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	4a7d      	ldr	r2, [pc, #500]	@ (8006b1c <HAL_I2C_Init+0x27c>)
 8006928:	4293      	cmp	r3, r2
 800692a:	bf94      	ite	ls
 800692c:	2301      	movls	r3, #1
 800692e:	2300      	movhi	r3, #0
 8006930:	b2db      	uxtb	r3, r3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d001      	beq.n	800693a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e0e7      	b.n	8006b0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	4a78      	ldr	r2, [pc, #480]	@ (8006b20 <HAL_I2C_Init+0x280>)
 800693e:	fba2 2303 	umull	r2, r3, r2, r3
 8006942:	0c9b      	lsrs	r3, r3, #18
 8006944:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	68ba      	ldr	r2, [r7, #8]
 8006956:	430a      	orrs	r2, r1
 8006958:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6a1b      	ldr	r3, [r3, #32]
 8006960:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	4a6a      	ldr	r2, [pc, #424]	@ (8006b14 <HAL_I2C_Init+0x274>)
 800696a:	4293      	cmp	r3, r2
 800696c:	d802      	bhi.n	8006974 <HAL_I2C_Init+0xd4>
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	3301      	adds	r3, #1
 8006972:	e009      	b.n	8006988 <HAL_I2C_Init+0xe8>
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800697a:	fb02 f303 	mul.w	r3, r2, r3
 800697e:	4a69      	ldr	r2, [pc, #420]	@ (8006b24 <HAL_I2C_Init+0x284>)
 8006980:	fba2 2303 	umull	r2, r3, r2, r3
 8006984:	099b      	lsrs	r3, r3, #6
 8006986:	3301      	adds	r3, #1
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6812      	ldr	r2, [r2, #0]
 800698c:	430b      	orrs	r3, r1
 800698e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	69db      	ldr	r3, [r3, #28]
 8006996:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800699a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	685b      	ldr	r3, [r3, #4]
 80069a2:	495c      	ldr	r1, [pc, #368]	@ (8006b14 <HAL_I2C_Init+0x274>)
 80069a4:	428b      	cmp	r3, r1
 80069a6:	d819      	bhi.n	80069dc <HAL_I2C_Init+0x13c>
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	1e59      	subs	r1, r3, #1
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	005b      	lsls	r3, r3, #1
 80069b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80069b6:	1c59      	adds	r1, r3, #1
 80069b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80069bc:	400b      	ands	r3, r1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00a      	beq.n	80069d8 <HAL_I2C_Init+0x138>
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	1e59      	subs	r1, r3, #1
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	685b      	ldr	r3, [r3, #4]
 80069ca:	005b      	lsls	r3, r3, #1
 80069cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80069d0:	3301      	adds	r3, #1
 80069d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069d6:	e051      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 80069d8:	2304      	movs	r3, #4
 80069da:	e04f      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	689b      	ldr	r3, [r3, #8]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d111      	bne.n	8006a08 <HAL_I2C_Init+0x168>
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	1e58      	subs	r0, r3, #1
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6859      	ldr	r1, [r3, #4]
 80069ec:	460b      	mov	r3, r1
 80069ee:	005b      	lsls	r3, r3, #1
 80069f0:	440b      	add	r3, r1
 80069f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80069f6:	3301      	adds	r3, #1
 80069f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	bf0c      	ite	eq
 8006a00:	2301      	moveq	r3, #1
 8006a02:	2300      	movne	r3, #0
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	e012      	b.n	8006a2e <HAL_I2C_Init+0x18e>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	1e58      	subs	r0, r3, #1
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	6859      	ldr	r1, [r3, #4]
 8006a10:	460b      	mov	r3, r1
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	440b      	add	r3, r1
 8006a16:	0099      	lsls	r1, r3, #2
 8006a18:	440b      	add	r3, r1
 8006a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a1e:	3301      	adds	r3, #1
 8006a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	bf0c      	ite	eq
 8006a28:	2301      	moveq	r3, #1
 8006a2a:	2300      	movne	r3, #0
 8006a2c:	b2db      	uxtb	r3, r3
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d001      	beq.n	8006a36 <HAL_I2C_Init+0x196>
 8006a32:	2301      	movs	r3, #1
 8006a34:	e022      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d10e      	bne.n	8006a5c <HAL_I2C_Init+0x1bc>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	1e58      	subs	r0, r3, #1
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6859      	ldr	r1, [r3, #4]
 8006a46:	460b      	mov	r3, r1
 8006a48:	005b      	lsls	r3, r3, #1
 8006a4a:	440b      	add	r3, r1
 8006a4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a50:	3301      	adds	r3, #1
 8006a52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a5a:	e00f      	b.n	8006a7c <HAL_I2C_Init+0x1dc>
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	1e58      	subs	r0, r3, #1
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6859      	ldr	r1, [r3, #4]
 8006a64:	460b      	mov	r3, r1
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	440b      	add	r3, r1
 8006a6a:	0099      	lsls	r1, r3, #2
 8006a6c:	440b      	add	r3, r1
 8006a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006a72:	3301      	adds	r3, #1
 8006a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006a78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a7c:	6879      	ldr	r1, [r7, #4]
 8006a7e:	6809      	ldr	r1, [r1, #0]
 8006a80:	4313      	orrs	r3, r2
 8006a82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	69da      	ldr	r2, [r3, #28]
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6a1b      	ldr	r3, [r3, #32]
 8006a96:	431a      	orrs	r2, r3
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	430a      	orrs	r2, r1
 8006a9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8006aaa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8006aae:	687a      	ldr	r2, [r7, #4]
 8006ab0:	6911      	ldr	r1, [r2, #16]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	68d2      	ldr	r2, [r2, #12]
 8006ab6:	4311      	orrs	r1, r2
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6812      	ldr	r2, [r2, #0]
 8006abc:	430b      	orrs	r3, r1
 8006abe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68db      	ldr	r3, [r3, #12]
 8006ac6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	695a      	ldr	r2, [r3, #20]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	699b      	ldr	r3, [r3, #24]
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f042 0201 	orr.w	r2, r2, #1
 8006aea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2220      	movs	r2, #32
 8006af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2200      	movs	r2, #0
 8006afe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	2200      	movs	r2, #0
 8006b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006b08:	2300      	movs	r3, #0
}
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	3710      	adds	r7, #16
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	000186a0 	.word	0x000186a0
 8006b18:	001e847f 	.word	0x001e847f
 8006b1c:	003d08ff 	.word	0x003d08ff
 8006b20:	431bde83 	.word	0x431bde83
 8006b24:	10624dd3 	.word	0x10624dd3

08006b28 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006b28:	b580      	push	{r7, lr}
 8006b2a:	b088      	sub	sp, #32
 8006b2c:	af02      	add	r7, sp, #8
 8006b2e:	60f8      	str	r0, [r7, #12]
 8006b30:	607a      	str	r2, [r7, #4]
 8006b32:	461a      	mov	r2, r3
 8006b34:	460b      	mov	r3, r1
 8006b36:	817b      	strh	r3, [r7, #10]
 8006b38:	4613      	mov	r3, r2
 8006b3a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006b3c:	f7ff f914 	bl	8005d68 <HAL_GetTick>
 8006b40:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b48:	b2db      	uxtb	r3, r3
 8006b4a:	2b20      	cmp	r3, #32
 8006b4c:	f040 80e0 	bne.w	8006d10 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006b50:	697b      	ldr	r3, [r7, #20]
 8006b52:	9300      	str	r3, [sp, #0]
 8006b54:	2319      	movs	r3, #25
 8006b56:	2201      	movs	r2, #1
 8006b58:	4970      	ldr	r1, [pc, #448]	@ (8006d1c <HAL_I2C_Master_Transmit+0x1f4>)
 8006b5a:	68f8      	ldr	r0, [r7, #12]
 8006b5c:	f001 fa4a 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8006b60:	4603      	mov	r3, r0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d001      	beq.n	8006b6a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8006b66:	2302      	movs	r3, #2
 8006b68:	e0d3      	b.n	8006d12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b70:	2b01      	cmp	r3, #1
 8006b72:	d101      	bne.n	8006b78 <HAL_I2C_Master_Transmit+0x50>
 8006b74:	2302      	movs	r3, #2
 8006b76:	e0cc      	b.n	8006d12 <HAL_I2C_Master_Transmit+0x1ea>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	2201      	movs	r2, #1
 8006b7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0301 	and.w	r3, r3, #1
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d007      	beq.n	8006b9e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	681b      	ldr	r3, [r3, #0]
 8006b92:	681a      	ldr	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f042 0201 	orr.w	r2, r2, #1
 8006b9c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006bac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	2221      	movs	r2, #33	@ 0x21
 8006bb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	2210      	movs	r2, #16
 8006bba:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	893a      	ldrh	r2, [r7, #8]
 8006bce:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	4a50      	ldr	r2, [pc, #320]	@ (8006d20 <HAL_I2C_Master_Transmit+0x1f8>)
 8006bde:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006be0:	8979      	ldrh	r1, [r7, #10]
 8006be2:	697b      	ldr	r3, [r7, #20]
 8006be4:	6a3a      	ldr	r2, [r7, #32]
 8006be6:	68f8      	ldr	r0, [r7, #12]
 8006be8:	f000 ff36 	bl	8007a58 <I2C_MasterRequestWrite>
 8006bec:	4603      	mov	r3, r0
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d001      	beq.n	8006bf6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8006bf2:	2301      	movs	r3, #1
 8006bf4:	e08d      	b.n	8006d12 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	613b      	str	r3, [r7, #16]
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	695b      	ldr	r3, [r3, #20]
 8006c00:	613b      	str	r3, [r7, #16]
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	613b      	str	r3, [r7, #16]
 8006c0a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8006c0c:	e066      	b.n	8006cdc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c0e:	697a      	ldr	r2, [r7, #20]
 8006c10:	6a39      	ldr	r1, [r7, #32]
 8006c12:	68f8      	ldr	r0, [r7, #12]
 8006c14:	f001 fb08 	bl	8008228 <I2C_WaitOnTXEFlagUntilTimeout>
 8006c18:	4603      	mov	r3, r0
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d00d      	beq.n	8006c3a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	d107      	bne.n	8006c36 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006c34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006c36:	2301      	movs	r3, #1
 8006c38:	e06b      	b.n	8006d12 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c3e:	781a      	ldrb	r2, [r3, #0]
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4a:	1c5a      	adds	r2, r3, #1
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c54:	b29b      	uxth	r3, r3
 8006c56:	3b01      	subs	r3, #1
 8006c58:	b29a      	uxth	r2, r3
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c62:	3b01      	subs	r3, #1
 8006c64:	b29a      	uxth	r2, r3
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	695b      	ldr	r3, [r3, #20]
 8006c70:	f003 0304 	and.w	r3, r3, #4
 8006c74:	2b04      	cmp	r3, #4
 8006c76:	d11b      	bne.n	8006cb0 <HAL_I2C_Master_Transmit+0x188>
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d017      	beq.n	8006cb0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006c80:	68fb      	ldr	r3, [r7, #12]
 8006c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c84:	781a      	ldrb	r2, [r3, #0]
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c90:	1c5a      	adds	r2, r3, #1
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c9a:	b29b      	uxth	r3, r3
 8006c9c:	3b01      	subs	r3, #1
 8006c9e:	b29a      	uxth	r2, r3
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	b29a      	uxth	r2, r3
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006cb0:	697a      	ldr	r2, [r7, #20]
 8006cb2:	6a39      	ldr	r1, [r7, #32]
 8006cb4:	68f8      	ldr	r0, [r7, #12]
 8006cb6:	f001 faff 	bl	80082b8 <I2C_WaitOnBTFFlagUntilTimeout>
 8006cba:	4603      	mov	r3, r0
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d00d      	beq.n	8006cdc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cc4:	2b04      	cmp	r3, #4
 8006cc6:	d107      	bne.n	8006cd8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	681a      	ldr	r2, [r3, #0]
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cd6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e01a      	b.n	8006d12 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d194      	bne.n	8006c0e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	681a      	ldr	r2, [r3, #0]
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006cf2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2200      	movs	r2, #0
 8006d08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	e000      	b.n	8006d12 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8006d10:	2302      	movs	r3, #2
  }
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3718      	adds	r7, #24
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
 8006d1a:	bf00      	nop
 8006d1c:	00100002 	.word	0x00100002
 8006d20:	ffff0000 	.word	0xffff0000

08006d24 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d24:	b580      	push	{r7, lr}
 8006d26:	b08c      	sub	sp, #48	@ 0x30
 8006d28:	af02      	add	r7, sp, #8
 8006d2a:	60f8      	str	r0, [r7, #12]
 8006d2c:	607a      	str	r2, [r7, #4]
 8006d2e:	461a      	mov	r2, r3
 8006d30:	460b      	mov	r3, r1
 8006d32:	817b      	strh	r3, [r7, #10]
 8006d34:	4613      	mov	r3, r2
 8006d36:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d38:	f7ff f816 	bl	8005d68 <HAL_GetTick>
 8006d3c:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b20      	cmp	r3, #32
 8006d48:	f040 8217 	bne.w	800717a <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d4e:	9300      	str	r3, [sp, #0]
 8006d50:	2319      	movs	r3, #25
 8006d52:	2201      	movs	r2, #1
 8006d54:	497c      	ldr	r1, [pc, #496]	@ (8006f48 <HAL_I2C_Master_Receive+0x224>)
 8006d56:	68f8      	ldr	r0, [r7, #12]
 8006d58:	f001 f94c 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8006d5c:	4603      	mov	r3, r0
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d001      	beq.n	8006d66 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8006d62:	2302      	movs	r3, #2
 8006d64:	e20a      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006d6c:	2b01      	cmp	r3, #1
 8006d6e:	d101      	bne.n	8006d74 <HAL_I2C_Master_Receive+0x50>
 8006d70:	2302      	movs	r3, #2
 8006d72:	e203      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2201      	movs	r2, #1
 8006d78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f003 0301 	and.w	r3, r3, #1
 8006d86:	2b01      	cmp	r3, #1
 8006d88:	d007      	beq.n	8006d9a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	681a      	ldr	r2, [r3, #0]
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f042 0201 	orr.w	r2, r2, #1
 8006d98:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006da8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	2222      	movs	r2, #34	@ 0x22
 8006dae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	2210      	movs	r2, #16
 8006db6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	893a      	ldrh	r2, [r7, #8]
 8006dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dd0:	b29a      	uxth	r2, r3
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	4a5c      	ldr	r2, [pc, #368]	@ (8006f4c <HAL_I2C_Master_Receive+0x228>)
 8006dda:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8006ddc:	8979      	ldrh	r1, [r7, #10]
 8006dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006de0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006de2:	68f8      	ldr	r0, [r7, #12]
 8006de4:	f000 feba 	bl	8007b5c <I2C_MasterRequestRead>
 8006de8:	4603      	mov	r3, r0
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d001      	beq.n	8006df2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8006dee:	2301      	movs	r3, #1
 8006df0:	e1c4      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d113      	bne.n	8006e22 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	623b      	str	r3, [r7, #32]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	695b      	ldr	r3, [r3, #20]
 8006e04:	623b      	str	r3, [r7, #32]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	699b      	ldr	r3, [r3, #24]
 8006e0c:	623b      	str	r3, [r7, #32]
 8006e0e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e1e:	601a      	str	r2, [r3, #0]
 8006e20:	e198      	b.n	8007154 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e26:	2b01      	cmp	r3, #1
 8006e28:	d11b      	bne.n	8006e62 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e3a:	2300      	movs	r3, #0
 8006e3c:	61fb      	str	r3, [r7, #28]
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	61fb      	str	r3, [r7, #28]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	699b      	ldr	r3, [r3, #24]
 8006e4c:	61fb      	str	r3, [r7, #28]
 8006e4e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	681a      	ldr	r2, [r3, #0]
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006e5e:	601a      	str	r2, [r3, #0]
 8006e60:	e178      	b.n	8007154 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d11b      	bne.n	8006ea2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	681a      	ldr	r2, [r3, #0]
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e78:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	681a      	ldr	r2, [r3, #0]
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006e88:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e8a:	2300      	movs	r3, #0
 8006e8c:	61bb      	str	r3, [r7, #24]
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	695b      	ldr	r3, [r3, #20]
 8006e94:	61bb      	str	r3, [r7, #24]
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	699b      	ldr	r3, [r3, #24]
 8006e9c:	61bb      	str	r3, [r7, #24]
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	e158      	b.n	8007154 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006eb0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eb2:	2300      	movs	r3, #0
 8006eb4:	617b      	str	r3, [r7, #20]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	695b      	ldr	r3, [r3, #20]
 8006ebc:	617b      	str	r3, [r7, #20]
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	699b      	ldr	r3, [r3, #24]
 8006ec4:	617b      	str	r3, [r7, #20]
 8006ec6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8006ec8:	e144      	b.n	8007154 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ece:	2b03      	cmp	r3, #3
 8006ed0:	f200 80f1 	bhi.w	80070b6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d123      	bne.n	8006f24 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006edc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ede:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8006ee0:	68f8      	ldr	r0, [r7, #12]
 8006ee2:	f001 fa31 	bl	8008348 <I2C_WaitOnRXNEFlagUntilTimeout>
 8006ee6:	4603      	mov	r3, r0
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d001      	beq.n	8006ef0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8006eec:	2301      	movs	r3, #1
 8006eee:	e145      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	691a      	ldr	r2, [r3, #16]
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006efa:	b2d2      	uxtb	r2, r2
 8006efc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f02:	1c5a      	adds	r2, r3, #1
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f0c:	3b01      	subs	r3, #1
 8006f0e:	b29a      	uxth	r2, r3
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	3b01      	subs	r3, #1
 8006f1c:	b29a      	uxth	r2, r3
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006f22:	e117      	b.n	8007154 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f28:	2b02      	cmp	r3, #2
 8006f2a:	d14e      	bne.n	8006fca <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006f2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006f32:	2200      	movs	r2, #0
 8006f34:	4906      	ldr	r1, [pc, #24]	@ (8006f50 <HAL_I2C_Master_Receive+0x22c>)
 8006f36:	68f8      	ldr	r0, [r7, #12]
 8006f38:	f001 f85c 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8006f3c:	4603      	mov	r3, r0
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d008      	beq.n	8006f54 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8006f42:	2301      	movs	r3, #1
 8006f44:	e11a      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
 8006f46:	bf00      	nop
 8006f48:	00100002 	.word	0x00100002
 8006f4c:	ffff0000 	.word	0xffff0000
 8006f50:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	681a      	ldr	r2, [r3, #0]
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f62:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	691a      	ldr	r2, [r3, #16]
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f6e:	b2d2      	uxtb	r2, r2
 8006f70:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f76:	1c5a      	adds	r2, r3, #1
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006f80:	3b01      	subs	r3, #1
 8006f82:	b29a      	uxth	r2, r3
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	3b01      	subs	r3, #1
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	691a      	ldr	r2, [r3, #16]
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa0:	b2d2      	uxtb	r2, r2
 8006fa2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fa8:	1c5a      	adds	r2, r3, #1
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006fb2:	3b01      	subs	r3, #1
 8006fb4:	b29a      	uxth	r2, r3
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fbe:	b29b      	uxth	r3, r3
 8006fc0:	3b01      	subs	r3, #1
 8006fc2:	b29a      	uxth	r2, r3
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8006fc8:	e0c4      	b.n	8007154 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006fca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006fcc:	9300      	str	r3, [sp, #0]
 8006fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	496c      	ldr	r1, [pc, #432]	@ (8007184 <HAL_I2C_Master_Receive+0x460>)
 8006fd4:	68f8      	ldr	r0, [r7, #12]
 8006fd6:	f001 f80d 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8006fda:	4603      	mov	r3, r0
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d001      	beq.n	8006fe4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e0cb      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ff2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	691a      	ldr	r2, [r3, #16]
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffe:	b2d2      	uxtb	r2, r2
 8007000:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007006:	1c5a      	adds	r2, r3, #1
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007010:	3b01      	subs	r3, #1
 8007012:	b29a      	uxth	r2, r3
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800701c:	b29b      	uxth	r3, r3
 800701e:	3b01      	subs	r3, #1
 8007020:	b29a      	uxth	r2, r3
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007028:	9300      	str	r3, [sp, #0]
 800702a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800702c:	2200      	movs	r2, #0
 800702e:	4955      	ldr	r1, [pc, #340]	@ (8007184 <HAL_I2C_Master_Receive+0x460>)
 8007030:	68f8      	ldr	r0, [r7, #12]
 8007032:	f000 ffdf 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007036:	4603      	mov	r3, r0
 8007038:	2b00      	cmp	r3, #0
 800703a:	d001      	beq.n	8007040 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800703c:	2301      	movs	r3, #1
 800703e:	e09d      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800704e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	691a      	ldr	r2, [r3, #16]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800705a:	b2d2      	uxtb	r2, r2
 800705c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007062:	1c5a      	adds	r2, r3, #1
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800706c:	3b01      	subs	r3, #1
 800706e:	b29a      	uxth	r2, r3
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007078:	b29b      	uxth	r3, r3
 800707a:	3b01      	subs	r3, #1
 800707c:	b29a      	uxth	r2, r3
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	691a      	ldr	r2, [r3, #16]
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800708c:	b2d2      	uxtb	r2, r2
 800708e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007094:	1c5a      	adds	r2, r3, #1
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800709e:	3b01      	subs	r3, #1
 80070a0:	b29a      	uxth	r2, r3
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	3b01      	subs	r3, #1
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80070b4:	e04e      	b.n	8007154 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070b8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f001 f944 	bl	8008348 <I2C_WaitOnRXNEFlagUntilTimeout>
 80070c0:	4603      	mov	r3, r0
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d001      	beq.n	80070ca <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80070c6:	2301      	movs	r3, #1
 80070c8:	e058      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	691a      	ldr	r2, [r3, #16]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070d4:	b2d2      	uxtb	r2, r2
 80070d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070dc:	1c5a      	adds	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80070e6:	3b01      	subs	r3, #1
 80070e8:	b29a      	uxth	r2, r3
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	3b01      	subs	r3, #1
 80070f6:	b29a      	uxth	r2, r3
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	695b      	ldr	r3, [r3, #20]
 8007102:	f003 0304 	and.w	r3, r3, #4
 8007106:	2b04      	cmp	r3, #4
 8007108:	d124      	bne.n	8007154 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800710e:	2b03      	cmp	r3, #3
 8007110:	d107      	bne.n	8007122 <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	681a      	ldr	r2, [r3, #0]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007120:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	691a      	ldr	r2, [r3, #16]
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800712c:	b2d2      	uxtb	r2, r2
 800712e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007134:	1c5a      	adds	r2, r3, #1
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800713e:	3b01      	subs	r3, #1
 8007140:	b29a      	uxth	r2, r3
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800714a:	b29b      	uxth	r3, r3
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007158:	2b00      	cmp	r3, #0
 800715a:	f47f aeb6 	bne.w	8006eca <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	2220      	movs	r2, #32
 8007162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	2200      	movs	r2, #0
 800716a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007176:	2300      	movs	r3, #0
 8007178:	e000      	b.n	800717c <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 800717a:	2302      	movs	r3, #2
  }
}
 800717c:	4618      	mov	r0, r3
 800717e:	3728      	adds	r7, #40	@ 0x28
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}
 8007184:	00010004 	.word	0x00010004

08007188 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007188:	b580      	push	{r7, lr}
 800718a:	b088      	sub	sp, #32
 800718c:	af02      	add	r7, sp, #8
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	4608      	mov	r0, r1
 8007192:	4611      	mov	r1, r2
 8007194:	461a      	mov	r2, r3
 8007196:	4603      	mov	r3, r0
 8007198:	817b      	strh	r3, [r7, #10]
 800719a:	460b      	mov	r3, r1
 800719c:	813b      	strh	r3, [r7, #8]
 800719e:	4613      	mov	r3, r2
 80071a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80071a2:	f7fe fde1 	bl	8005d68 <HAL_GetTick>
 80071a6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ae:	b2db      	uxtb	r3, r3
 80071b0:	2b20      	cmp	r3, #32
 80071b2:	f040 80d9 	bne.w	8007368 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	9300      	str	r3, [sp, #0]
 80071ba:	2319      	movs	r3, #25
 80071bc:	2201      	movs	r2, #1
 80071be:	496d      	ldr	r1, [pc, #436]	@ (8007374 <HAL_I2C_Mem_Write+0x1ec>)
 80071c0:	68f8      	ldr	r0, [r7, #12]
 80071c2:	f000 ff17 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 80071c6:	4603      	mov	r3, r0
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d001      	beq.n	80071d0 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80071cc:	2302      	movs	r3, #2
 80071ce:	e0cc      	b.n	800736a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80071d6:	2b01      	cmp	r3, #1
 80071d8:	d101      	bne.n	80071de <HAL_I2C_Mem_Write+0x56>
 80071da:	2302      	movs	r3, #2
 80071dc:	e0c5      	b.n	800736a <HAL_I2C_Mem_Write+0x1e2>
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	2201      	movs	r2, #1
 80071e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f003 0301 	and.w	r3, r3, #1
 80071f0:	2b01      	cmp	r3, #1
 80071f2:	d007      	beq.n	8007204 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f042 0201 	orr.w	r2, r2, #1
 8007202:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	681a      	ldr	r2, [r3, #0]
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007212:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	2221      	movs	r2, #33	@ 0x21
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	2240      	movs	r2, #64	@ 0x40
 8007220:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	2200      	movs	r2, #0
 8007228:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	6a3a      	ldr	r2, [r7, #32]
 800722e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007234:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800723a:	b29a      	uxth	r2, r3
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	4a4d      	ldr	r2, [pc, #308]	@ (8007378 <HAL_I2C_Mem_Write+0x1f0>)
 8007244:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007246:	88f8      	ldrh	r0, [r7, #6]
 8007248:	893a      	ldrh	r2, [r7, #8]
 800724a:	8979      	ldrh	r1, [r7, #10]
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	9301      	str	r3, [sp, #4]
 8007250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007252:	9300      	str	r3, [sp, #0]
 8007254:	4603      	mov	r3, r0
 8007256:	68f8      	ldr	r0, [r7, #12]
 8007258:	f000 fd4e 	bl	8007cf8 <I2C_RequestMemoryWrite>
 800725c:	4603      	mov	r3, r0
 800725e:	2b00      	cmp	r3, #0
 8007260:	d052      	beq.n	8007308 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e081      	b.n	800736a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800726a:	68f8      	ldr	r0, [r7, #12]
 800726c:	f000 ffdc 	bl	8008228 <I2C_WaitOnTXEFlagUntilTimeout>
 8007270:	4603      	mov	r3, r0
 8007272:	2b00      	cmp	r3, #0
 8007274:	d00d      	beq.n	8007292 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800727a:	2b04      	cmp	r3, #4
 800727c:	d107      	bne.n	800728e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	681a      	ldr	r2, [r3, #0]
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800728c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e06b      	b.n	800736a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007296:	781a      	ldrb	r2, [r3, #0]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072a2:	1c5a      	adds	r2, r3, #1
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072ac:	3b01      	subs	r3, #1
 80072ae:	b29a      	uxth	r2, r3
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	3b01      	subs	r3, #1
 80072bc:	b29a      	uxth	r2, r3
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	695b      	ldr	r3, [r3, #20]
 80072c8:	f003 0304 	and.w	r3, r3, #4
 80072cc:	2b04      	cmp	r3, #4
 80072ce:	d11b      	bne.n	8007308 <HAL_I2C_Mem_Write+0x180>
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d017      	beq.n	8007308 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072dc:	781a      	ldrb	r2, [r3, #0]
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80072e8:	1c5a      	adds	r2, r3, #1
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80072f2:	3b01      	subs	r3, #1
 80072f4:	b29a      	uxth	r2, r3
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80072fe:	b29b      	uxth	r3, r3
 8007300:	3b01      	subs	r3, #1
 8007302:	b29a      	uxth	r2, r3
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1aa      	bne.n	8007266 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007310:	697a      	ldr	r2, [r7, #20]
 8007312:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007314:	68f8      	ldr	r0, [r7, #12]
 8007316:	f000 ffcf 	bl	80082b8 <I2C_WaitOnBTFFlagUntilTimeout>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d00d      	beq.n	800733c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007324:	2b04      	cmp	r3, #4
 8007326:	d107      	bne.n	8007338 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	681a      	ldr	r2, [r3, #0]
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007336:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007338:	2301      	movs	r3, #1
 800733a:	e016      	b.n	800736a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	681a      	ldr	r2, [r3, #0]
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800734a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	2220      	movs	r2, #32
 8007350:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	2200      	movs	r2, #0
 8007358:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	2200      	movs	r2, #0
 8007360:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007364:	2300      	movs	r3, #0
 8007366:	e000      	b.n	800736a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007368:	2302      	movs	r3, #2
  }
}
 800736a:	4618      	mov	r0, r3
 800736c:	3718      	adds	r7, #24
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	00100002 	.word	0x00100002
 8007378:	ffff0000 	.word	0xffff0000

0800737c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b08c      	sub	sp, #48	@ 0x30
 8007380:	af02      	add	r7, sp, #8
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	4608      	mov	r0, r1
 8007386:	4611      	mov	r1, r2
 8007388:	461a      	mov	r2, r3
 800738a:	4603      	mov	r3, r0
 800738c:	817b      	strh	r3, [r7, #10]
 800738e:	460b      	mov	r3, r1
 8007390:	813b      	strh	r3, [r7, #8]
 8007392:	4613      	mov	r3, r2
 8007394:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007396:	f7fe fce7 	bl	8005d68 <HAL_GetTick>
 800739a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	2b20      	cmp	r3, #32
 80073a6:	f040 8214 	bne.w	80077d2 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	9300      	str	r3, [sp, #0]
 80073ae:	2319      	movs	r3, #25
 80073b0:	2201      	movs	r2, #1
 80073b2:	497b      	ldr	r1, [pc, #492]	@ (80075a0 <HAL_I2C_Mem_Read+0x224>)
 80073b4:	68f8      	ldr	r0, [r7, #12]
 80073b6:	f000 fe1d 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 80073ba:	4603      	mov	r3, r0
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d001      	beq.n	80073c4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80073c0:	2302      	movs	r3, #2
 80073c2:	e207      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073ca:	2b01      	cmp	r3, #1
 80073cc:	d101      	bne.n	80073d2 <HAL_I2C_Mem_Read+0x56>
 80073ce:	2302      	movs	r3, #2
 80073d0:	e200      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	f003 0301 	and.w	r3, r3, #1
 80073e4:	2b01      	cmp	r3, #1
 80073e6:	d007      	beq.n	80073f8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	681a      	ldr	r2, [r3, #0]
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f042 0201 	orr.w	r2, r2, #1
 80073f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007406:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	2222      	movs	r2, #34	@ 0x22
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007410:	68fb      	ldr	r3, [r7, #12]
 8007412:	2240      	movs	r2, #64	@ 0x40
 8007414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	2200      	movs	r2, #0
 800741c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007422:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007428:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800742a:	68fb      	ldr	r3, [r7, #12]
 800742c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800742e:	b29a      	uxth	r2, r3
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	4a5b      	ldr	r2, [pc, #364]	@ (80075a4 <HAL_I2C_Mem_Read+0x228>)
 8007438:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800743a:	88f8      	ldrh	r0, [r7, #6]
 800743c:	893a      	ldrh	r2, [r7, #8]
 800743e:	8979      	ldrh	r1, [r7, #10]
 8007440:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007442:	9301      	str	r3, [sp, #4]
 8007444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007446:	9300      	str	r3, [sp, #0]
 8007448:	4603      	mov	r3, r0
 800744a:	68f8      	ldr	r0, [r7, #12]
 800744c:	f000 fcea 	bl	8007e24 <I2C_RequestMemoryRead>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e1bc      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800745e:	2b00      	cmp	r3, #0
 8007460:	d113      	bne.n	800748a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007462:	2300      	movs	r3, #0
 8007464:	623b      	str	r3, [r7, #32]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	695b      	ldr	r3, [r3, #20]
 800746c:	623b      	str	r3, [r7, #32]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	623b      	str	r3, [r7, #32]
 8007476:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	681a      	ldr	r2, [r3, #0]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007486:	601a      	str	r2, [r3, #0]
 8007488:	e190      	b.n	80077ac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800748e:	2b01      	cmp	r3, #1
 8007490:	d11b      	bne.n	80074ca <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	681a      	ldr	r2, [r3, #0]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074a2:	2300      	movs	r3, #0
 80074a4:	61fb      	str	r3, [r7, #28]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	695b      	ldr	r3, [r3, #20]
 80074ac:	61fb      	str	r3, [r7, #28]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	699b      	ldr	r3, [r3, #24]
 80074b4:	61fb      	str	r3, [r7, #28]
 80074b6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80074c6:	601a      	str	r2, [r3, #0]
 80074c8:	e170      	b.n	80077ac <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074ce:	2b02      	cmp	r3, #2
 80074d0:	d11b      	bne.n	800750a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074e0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074f2:	2300      	movs	r3, #0
 80074f4:	61bb      	str	r3, [r7, #24]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	695b      	ldr	r3, [r3, #20]
 80074fc:	61bb      	str	r3, [r7, #24]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	699b      	ldr	r3, [r3, #24]
 8007504:	61bb      	str	r3, [r7, #24]
 8007506:	69bb      	ldr	r3, [r7, #24]
 8007508:	e150      	b.n	80077ac <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800750a:	2300      	movs	r3, #0
 800750c:	617b      	str	r3, [r7, #20]
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	695b      	ldr	r3, [r3, #20]
 8007514:	617b      	str	r3, [r7, #20]
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	699b      	ldr	r3, [r3, #24]
 800751c:	617b      	str	r3, [r7, #20]
 800751e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007520:	e144      	b.n	80077ac <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007526:	2b03      	cmp	r3, #3
 8007528:	f200 80f1 	bhi.w	800770e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007530:	2b01      	cmp	r3, #1
 8007532:	d123      	bne.n	800757c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007536:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f000 ff05 	bl	8008348 <I2C_WaitOnRXNEFlagUntilTimeout>
 800753e:	4603      	mov	r3, r0
 8007540:	2b00      	cmp	r3, #0
 8007542:	d001      	beq.n	8007548 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8007544:	2301      	movs	r3, #1
 8007546:	e145      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	691a      	ldr	r2, [r3, #16]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007552:	b2d2      	uxtb	r2, r2
 8007554:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800755a:	1c5a      	adds	r2, r3, #1
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007564:	3b01      	subs	r3, #1
 8007566:	b29a      	uxth	r2, r3
 8007568:	68fb      	ldr	r3, [r7, #12]
 800756a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007570:	b29b      	uxth	r3, r3
 8007572:	3b01      	subs	r3, #1
 8007574:	b29a      	uxth	r2, r3
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800757a:	e117      	b.n	80077ac <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007580:	2b02      	cmp	r3, #2
 8007582:	d14e      	bne.n	8007622 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007586:	9300      	str	r3, [sp, #0]
 8007588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800758a:	2200      	movs	r2, #0
 800758c:	4906      	ldr	r1, [pc, #24]	@ (80075a8 <HAL_I2C_Mem_Read+0x22c>)
 800758e:	68f8      	ldr	r0, [r7, #12]
 8007590:	f000 fd30 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007594:	4603      	mov	r3, r0
 8007596:	2b00      	cmp	r3, #0
 8007598:	d008      	beq.n	80075ac <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800759a:	2301      	movs	r3, #1
 800759c:	e11a      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
 800759e:	bf00      	nop
 80075a0:	00100002 	.word	0x00100002
 80075a4:	ffff0000 	.word	0xffff0000
 80075a8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80075ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	691a      	ldr	r2, [r3, #16]
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075c6:	b2d2      	uxtb	r2, r2
 80075c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075ce:	1c5a      	adds	r2, r3, #1
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80075d8:	3b01      	subs	r3, #1
 80075da:	b29a      	uxth	r2, r3
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80075e4:	b29b      	uxth	r3, r3
 80075e6:	3b01      	subs	r3, #1
 80075e8:	b29a      	uxth	r2, r3
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	691a      	ldr	r2, [r3, #16]
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075f8:	b2d2      	uxtb	r2, r2
 80075fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007600:	1c5a      	adds	r2, r3, #1
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800760a:	3b01      	subs	r3, #1
 800760c:	b29a      	uxth	r2, r3
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007616:	b29b      	uxth	r3, r3
 8007618:	3b01      	subs	r3, #1
 800761a:	b29a      	uxth	r2, r3
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007620:	e0c4      	b.n	80077ac <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007628:	2200      	movs	r2, #0
 800762a:	496c      	ldr	r1, [pc, #432]	@ (80077dc <HAL_I2C_Mem_Read+0x460>)
 800762c:	68f8      	ldr	r0, [r7, #12]
 800762e:	f000 fce1 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007632:	4603      	mov	r3, r0
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	e0cb      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800764a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	691a      	ldr	r2, [r3, #16]
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007656:	b2d2      	uxtb	r2, r2
 8007658:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800765e:	1c5a      	adds	r2, r3, #1
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007668:	3b01      	subs	r3, #1
 800766a:	b29a      	uxth	r2, r3
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007674:	b29b      	uxth	r3, r3
 8007676:	3b01      	subs	r3, #1
 8007678:	b29a      	uxth	r2, r3
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800767e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007680:	9300      	str	r3, [sp, #0]
 8007682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007684:	2200      	movs	r2, #0
 8007686:	4955      	ldr	r1, [pc, #340]	@ (80077dc <HAL_I2C_Mem_Read+0x460>)
 8007688:	68f8      	ldr	r0, [r7, #12]
 800768a:	f000 fcb3 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 800768e:	4603      	mov	r3, r0
 8007690:	2b00      	cmp	r3, #0
 8007692:	d001      	beq.n	8007698 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007694:	2301      	movs	r3, #1
 8007696:	e09d      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	681a      	ldr	r2, [r3, #0]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80076a6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	691a      	ldr	r2, [r3, #16]
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b2:	b2d2      	uxtb	r2, r2
 80076b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ba:	1c5a      	adds	r2, r3, #1
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076c4:	3b01      	subs	r3, #1
 80076c6:	b29a      	uxth	r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	3b01      	subs	r3, #1
 80076d4:	b29a      	uxth	r2, r3
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076da:	68fb      	ldr	r3, [r7, #12]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	691a      	ldr	r2, [r3, #16]
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e4:	b2d2      	uxtb	r2, r2
 80076e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076f6:	3b01      	subs	r3, #1
 80076f8:	b29a      	uxth	r2, r3
 80076fa:	68fb      	ldr	r3, [r7, #12]
 80076fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007702:	b29b      	uxth	r3, r3
 8007704:	3b01      	subs	r3, #1
 8007706:	b29a      	uxth	r2, r3
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800770c:	e04e      	b.n	80077ac <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800770e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007710:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007712:	68f8      	ldr	r0, [r7, #12]
 8007714:	f000 fe18 	bl	8008348 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007718:	4603      	mov	r3, r0
 800771a:	2b00      	cmp	r3, #0
 800771c:	d001      	beq.n	8007722 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800771e:	2301      	movs	r3, #1
 8007720:	e058      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	691a      	ldr	r2, [r3, #16]
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800772c:	b2d2      	uxtb	r2, r2
 800772e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007734:	1c5a      	adds	r2, r3, #1
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800773e:	3b01      	subs	r3, #1
 8007740:	b29a      	uxth	r2, r3
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800774a:	b29b      	uxth	r3, r3
 800774c:	3b01      	subs	r3, #1
 800774e:	b29a      	uxth	r2, r3
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	695b      	ldr	r3, [r3, #20]
 800775a:	f003 0304 	and.w	r3, r3, #4
 800775e:	2b04      	cmp	r3, #4
 8007760:	d124      	bne.n	80077ac <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007766:	2b03      	cmp	r3, #3
 8007768:	d107      	bne.n	800777a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	681a      	ldr	r2, [r3, #0]
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007778:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	691a      	ldr	r2, [r3, #16]
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007784:	b2d2      	uxtb	r2, r2
 8007786:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778c:	1c5a      	adds	r2, r3, #1
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007796:	3b01      	subs	r3, #1
 8007798:	b29a      	uxth	r2, r3
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80077a2:	b29b      	uxth	r3, r3
 80077a4:	3b01      	subs	r3, #1
 80077a6:	b29a      	uxth	r2, r3
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	f47f aeb6 	bne.w	8007522 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	2220      	movs	r2, #32
 80077ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	2200      	movs	r2, #0
 80077c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	2200      	movs	r2, #0
 80077ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80077ce:	2300      	movs	r3, #0
 80077d0:	e000      	b.n	80077d4 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 80077d2:	2302      	movs	r3, #2
  }
}
 80077d4:	4618      	mov	r0, r3
 80077d6:	3728      	adds	r7, #40	@ 0x28
 80077d8:	46bd      	mov	sp, r7
 80077da:	bd80      	pop	{r7, pc}
 80077dc:	00010004 	.word	0x00010004

080077e0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b08a      	sub	sp, #40	@ 0x28
 80077e4:	af02      	add	r7, sp, #8
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	607a      	str	r2, [r7, #4]
 80077ea:	603b      	str	r3, [r7, #0]
 80077ec:	460b      	mov	r3, r1
 80077ee:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80077f0:	f7fe faba 	bl	8005d68 <HAL_GetTick>
 80077f4:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80077f6:	2300      	movs	r3, #0
 80077f8:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007800:	b2db      	uxtb	r3, r3
 8007802:	2b20      	cmp	r3, #32
 8007804:	f040 8111 	bne.w	8007a2a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007808:	69fb      	ldr	r3, [r7, #28]
 800780a:	9300      	str	r3, [sp, #0]
 800780c:	2319      	movs	r3, #25
 800780e:	2201      	movs	r2, #1
 8007810:	4988      	ldr	r1, [pc, #544]	@ (8007a34 <HAL_I2C_IsDeviceReady+0x254>)
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 fbee 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d001      	beq.n	8007822 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800781e:	2302      	movs	r3, #2
 8007820:	e104      	b.n	8007a2c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007828:	2b01      	cmp	r3, #1
 800782a:	d101      	bne.n	8007830 <HAL_I2C_IsDeviceReady+0x50>
 800782c:	2302      	movs	r3, #2
 800782e:	e0fd      	b.n	8007a2c <HAL_I2C_IsDeviceReady+0x24c>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0301 	and.w	r3, r3, #1
 8007842:	2b01      	cmp	r3, #1
 8007844:	d007      	beq.n	8007856 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f042 0201 	orr.w	r2, r2, #1
 8007854:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681a      	ldr	r2, [r3, #0]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007864:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	2224      	movs	r2, #36	@ 0x24
 800786a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800786e:	68fb      	ldr	r3, [r7, #12]
 8007870:	2200      	movs	r2, #0
 8007872:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	4a70      	ldr	r2, [pc, #448]	@ (8007a38 <HAL_I2C_IsDeviceReady+0x258>)
 8007878:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681a      	ldr	r2, [r3, #0]
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007888:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800788a:	69fb      	ldr	r3, [r7, #28]
 800788c:	9300      	str	r3, [sp, #0]
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	2200      	movs	r2, #0
 8007892:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007896:	68f8      	ldr	r0, [r7, #12]
 8007898:	f000 fbac 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 800789c:	4603      	mov	r3, r0
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d00d      	beq.n	80078be <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80078ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80078b0:	d103      	bne.n	80078ba <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80078b8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80078ba:	2303      	movs	r3, #3
 80078bc:	e0b6      	b.n	8007a2c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078be:	897b      	ldrh	r3, [r7, #10]
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	461a      	mov	r2, r3
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80078cc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80078ce:	f7fe fa4b 	bl	8005d68 <HAL_GetTick>
 80078d2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	695b      	ldr	r3, [r3, #20]
 80078da:	f003 0302 	and.w	r3, r3, #2
 80078de:	2b02      	cmp	r3, #2
 80078e0:	bf0c      	ite	eq
 80078e2:	2301      	moveq	r3, #1
 80078e4:	2300      	movne	r3, #0
 80078e6:	b2db      	uxtb	r3, r3
 80078e8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	695b      	ldr	r3, [r3, #20]
 80078f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80078f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80078f8:	bf0c      	ite	eq
 80078fa:	2301      	moveq	r3, #1
 80078fc:	2300      	movne	r3, #0
 80078fe:	b2db      	uxtb	r3, r3
 8007900:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007902:	e025      	b.n	8007950 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007904:	f7fe fa30 	bl	8005d68 <HAL_GetTick>
 8007908:	4602      	mov	r2, r0
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	1ad3      	subs	r3, r2, r3
 800790e:	683a      	ldr	r2, [r7, #0]
 8007910:	429a      	cmp	r2, r3
 8007912:	d302      	bcc.n	800791a <HAL_I2C_IsDeviceReady+0x13a>
 8007914:	683b      	ldr	r3, [r7, #0]
 8007916:	2b00      	cmp	r3, #0
 8007918:	d103      	bne.n	8007922 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	22a0      	movs	r2, #160	@ 0xa0
 800791e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	695b      	ldr	r3, [r3, #20]
 8007928:	f003 0302 	and.w	r3, r3, #2
 800792c:	2b02      	cmp	r3, #2
 800792e:	bf0c      	ite	eq
 8007930:	2301      	moveq	r3, #1
 8007932:	2300      	movne	r3, #0
 8007934:	b2db      	uxtb	r3, r3
 8007936:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	695b      	ldr	r3, [r3, #20]
 800793e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007942:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007946:	bf0c      	ite	eq
 8007948:	2301      	moveq	r3, #1
 800794a:	2300      	movne	r3, #0
 800794c:	b2db      	uxtb	r3, r3
 800794e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2ba0      	cmp	r3, #160	@ 0xa0
 800795a:	d005      	beq.n	8007968 <HAL_I2C_IsDeviceReady+0x188>
 800795c:	7dfb      	ldrb	r3, [r7, #23]
 800795e:	2b00      	cmp	r3, #0
 8007960:	d102      	bne.n	8007968 <HAL_I2C_IsDeviceReady+0x188>
 8007962:	7dbb      	ldrb	r3, [r7, #22]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d0cd      	beq.n	8007904 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	2220      	movs	r2, #32
 800796c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	f003 0302 	and.w	r3, r3, #2
 800797a:	2b02      	cmp	r3, #2
 800797c:	d129      	bne.n	80079d2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800798c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800798e:	2300      	movs	r3, #0
 8007990:	613b      	str	r3, [r7, #16]
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	695b      	ldr	r3, [r3, #20]
 8007998:	613b      	str	r3, [r7, #16]
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	699b      	ldr	r3, [r3, #24]
 80079a0:	613b      	str	r3, [r7, #16]
 80079a2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079a4:	69fb      	ldr	r3, [r7, #28]
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	2319      	movs	r3, #25
 80079aa:	2201      	movs	r2, #1
 80079ac:	4921      	ldr	r1, [pc, #132]	@ (8007a34 <HAL_I2C_IsDeviceReady+0x254>)
 80079ae:	68f8      	ldr	r0, [r7, #12]
 80079b0:	f000 fb20 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 80079b4:	4603      	mov	r3, r0
 80079b6:	2b00      	cmp	r3, #0
 80079b8:	d001      	beq.n	80079be <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e036      	b.n	8007a2c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	2220      	movs	r2, #32
 80079c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80079ce:	2300      	movs	r3, #0
 80079d0:	e02c      	b.n	8007a2c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	681a      	ldr	r2, [r3, #0]
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079e0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079e2:	68fb      	ldr	r3, [r7, #12]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80079ea:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80079ec:	69fb      	ldr	r3, [r7, #28]
 80079ee:	9300      	str	r3, [sp, #0]
 80079f0:	2319      	movs	r3, #25
 80079f2:	2201      	movs	r2, #1
 80079f4:	490f      	ldr	r1, [pc, #60]	@ (8007a34 <HAL_I2C_IsDeviceReady+0x254>)
 80079f6:	68f8      	ldr	r0, [r7, #12]
 80079f8:	f000 fafc 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 80079fc:	4603      	mov	r3, r0
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d001      	beq.n	8007a06 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8007a02:	2301      	movs	r3, #1
 8007a04:	e012      	b.n	8007a2c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	3301      	adds	r3, #1
 8007a0a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8007a0c:	69ba      	ldr	r2, [r7, #24]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	429a      	cmp	r2, r3
 8007a12:	f4ff af32 	bcc.w	800787a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	2220      	movs	r2, #32
 8007a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007a26:	2301      	movs	r3, #1
 8007a28:	e000      	b.n	8007a2c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8007a2a:	2302      	movs	r3, #2
  }
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3720      	adds	r7, #32
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}
 8007a34:	00100002 	.word	0x00100002
 8007a38:	ffff0000 	.word	0xffff0000

08007a3c <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007a3c:	b480      	push	{r7}
 8007a3e:	b083      	sub	sp, #12
 8007a40:	af00      	add	r7, sp, #0
 8007a42:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a4a:	b2db      	uxtb	r3, r3
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007a58:	b580      	push	{r7, lr}
 8007a5a:	b088      	sub	sp, #32
 8007a5c:	af02      	add	r7, sp, #8
 8007a5e:	60f8      	str	r0, [r7, #12]
 8007a60:	607a      	str	r2, [r7, #4]
 8007a62:	603b      	str	r3, [r7, #0]
 8007a64:	460b      	mov	r3, r1
 8007a66:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a6c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	2b08      	cmp	r3, #8
 8007a72:	d006      	beq.n	8007a82 <I2C_MasterRequestWrite+0x2a>
 8007a74:	697b      	ldr	r3, [r7, #20]
 8007a76:	2b01      	cmp	r3, #1
 8007a78:	d003      	beq.n	8007a82 <I2C_MasterRequestWrite+0x2a>
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007a80:	d108      	bne.n	8007a94 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	681a      	ldr	r2, [r3, #0]
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007a90:	601a      	str	r2, [r3, #0]
 8007a92:	e00b      	b.n	8007aac <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007a98:	2b12      	cmp	r3, #18
 8007a9a:	d107      	bne.n	8007aac <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	681a      	ldr	r2, [r3, #0]
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007aaa:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	9300      	str	r3, [sp, #0]
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007ab8:	68f8      	ldr	r0, [r7, #12]
 8007aba:	f000 fa9b 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007abe:	4603      	mov	r3, r0
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00d      	beq.n	8007ae0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ace:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007ad2:	d103      	bne.n	8007adc <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007ada:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e035      	b.n	8007b4c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	691b      	ldr	r3, [r3, #16]
 8007ae4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007ae8:	d108      	bne.n	8007afc <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007aea:	897b      	ldrh	r3, [r7, #10]
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	461a      	mov	r2, r3
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007af8:	611a      	str	r2, [r3, #16]
 8007afa:	e01b      	b.n	8007b34 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007afc:	897b      	ldrh	r3, [r7, #10]
 8007afe:	11db      	asrs	r3, r3, #7
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	f003 0306 	and.w	r3, r3, #6
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	f063 030f 	orn	r3, r3, #15
 8007b0c:	b2da      	uxtb	r2, r3
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	490e      	ldr	r1, [pc, #56]	@ (8007b54 <I2C_MasterRequestWrite+0xfc>)
 8007b1a:	68f8      	ldr	r0, [r7, #12]
 8007b1c:	f000 fae4 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b20:	4603      	mov	r3, r0
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d001      	beq.n	8007b2a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007b26:	2301      	movs	r3, #1
 8007b28:	e010      	b.n	8007b4c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007b2a:	897b      	ldrh	r3, [r7, #10]
 8007b2c:	b2da      	uxtb	r2, r3
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b34:	683b      	ldr	r3, [r7, #0]
 8007b36:	687a      	ldr	r2, [r7, #4]
 8007b38:	4907      	ldr	r1, [pc, #28]	@ (8007b58 <I2C_MasterRequestWrite+0x100>)
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 fad4 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b40:	4603      	mov	r3, r0
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d001      	beq.n	8007b4a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8007b46:	2301      	movs	r3, #1
 8007b48:	e000      	b.n	8007b4c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3718      	adds	r7, #24
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}
 8007b54:	00010008 	.word	0x00010008
 8007b58:	00010002 	.word	0x00010002

08007b5c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b088      	sub	sp, #32
 8007b60:	af02      	add	r7, sp, #8
 8007b62:	60f8      	str	r0, [r7, #12]
 8007b64:	607a      	str	r2, [r7, #4]
 8007b66:	603b      	str	r3, [r7, #0]
 8007b68:	460b      	mov	r3, r1
 8007b6a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b70:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681a      	ldr	r2, [r3, #0]
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007b80:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8007b82:	697b      	ldr	r3, [r7, #20]
 8007b84:	2b08      	cmp	r3, #8
 8007b86:	d006      	beq.n	8007b96 <I2C_MasterRequestRead+0x3a>
 8007b88:	697b      	ldr	r3, [r7, #20]
 8007b8a:	2b01      	cmp	r3, #1
 8007b8c:	d003      	beq.n	8007b96 <I2C_MasterRequestRead+0x3a>
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007b94:	d108      	bne.n	8007ba8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	681a      	ldr	r2, [r3, #0]
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007ba4:	601a      	str	r2, [r3, #0]
 8007ba6:	e00b      	b.n	8007bc0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007bac:	2b11      	cmp	r3, #17
 8007bae:	d107      	bne.n	8007bc0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007bbe:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007bc0:	683b      	ldr	r3, [r7, #0]
 8007bc2:	9300      	str	r3, [sp, #0]
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007bcc:	68f8      	ldr	r0, [r7, #12]
 8007bce:	f000 fa11 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d00d      	beq.n	8007bf4 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007be2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007be6:	d103      	bne.n	8007bf0 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007bee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007bf0:	2303      	movs	r3, #3
 8007bf2:	e079      	b.n	8007ce8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	691b      	ldr	r3, [r3, #16]
 8007bf8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007bfc:	d108      	bne.n	8007c10 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007bfe:	897b      	ldrh	r3, [r7, #10]
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	f043 0301 	orr.w	r3, r3, #1
 8007c06:	b2da      	uxtb	r2, r3
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	611a      	str	r2, [r3, #16]
 8007c0e:	e05f      	b.n	8007cd0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007c10:	897b      	ldrh	r3, [r7, #10]
 8007c12:	11db      	asrs	r3, r3, #7
 8007c14:	b2db      	uxtb	r3, r3
 8007c16:	f003 0306 	and.w	r3, r3, #6
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	f063 030f 	orn	r3, r3, #15
 8007c20:	b2da      	uxtb	r2, r3
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	687a      	ldr	r2, [r7, #4]
 8007c2c:	4930      	ldr	r1, [pc, #192]	@ (8007cf0 <I2C_MasterRequestRead+0x194>)
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f000 fa5a 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c34:	4603      	mov	r3, r0
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d001      	beq.n	8007c3e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	e054      	b.n	8007ce8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007c3e:	897b      	ldrh	r3, [r7, #10]
 8007c40:	b2da      	uxtb	r2, r3
 8007c42:	68fb      	ldr	r3, [r7, #12]
 8007c44:	681b      	ldr	r3, [r3, #0]
 8007c46:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007c48:	683b      	ldr	r3, [r7, #0]
 8007c4a:	687a      	ldr	r2, [r7, #4]
 8007c4c:	4929      	ldr	r1, [pc, #164]	@ (8007cf4 <I2C_MasterRequestRead+0x198>)
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f000 fa4a 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d001      	beq.n	8007c5e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	e044      	b.n	8007ce8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c5e:	2300      	movs	r3, #0
 8007c60:	613b      	str	r3, [r7, #16]
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	695b      	ldr	r3, [r3, #20]
 8007c68:	613b      	str	r3, [r7, #16]
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	699b      	ldr	r3, [r3, #24]
 8007c70:	613b      	str	r3, [r7, #16]
 8007c72:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	681a      	ldr	r2, [r3, #0]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c82:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	9300      	str	r3, [sp, #0]
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	f000 f9af 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	d00d      	beq.n	8007cb8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ca6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007caa:	d103      	bne.n	8007cb4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007cb2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 8007cb4:	2303      	movs	r3, #3
 8007cb6:	e017      	b.n	8007ce8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8007cb8:	897b      	ldrh	r3, [r7, #10]
 8007cba:	11db      	asrs	r3, r3, #7
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	f003 0306 	and.w	r3, r3, #6
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	f063 030e 	orn	r3, r3, #14
 8007cc8:	b2da      	uxtb	r2, r3
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	687a      	ldr	r2, [r7, #4]
 8007cd4:	4907      	ldr	r1, [pc, #28]	@ (8007cf4 <I2C_MasterRequestRead+0x198>)
 8007cd6:	68f8      	ldr	r0, [r7, #12]
 8007cd8:	f000 fa06 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cdc:	4603      	mov	r3, r0
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d001      	beq.n	8007ce6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8007ce2:	2301      	movs	r3, #1
 8007ce4:	e000      	b.n	8007ce8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8007ce6:	2300      	movs	r3, #0
}
 8007ce8:	4618      	mov	r0, r3
 8007cea:	3718      	adds	r7, #24
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	00010008 	.word	0x00010008
 8007cf4:	00010002 	.word	0x00010002

08007cf8 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	b088      	sub	sp, #32
 8007cfc:	af02      	add	r7, sp, #8
 8007cfe:	60f8      	str	r0, [r7, #12]
 8007d00:	4608      	mov	r0, r1
 8007d02:	4611      	mov	r1, r2
 8007d04:	461a      	mov	r2, r3
 8007d06:	4603      	mov	r3, r0
 8007d08:	817b      	strh	r3, [r7, #10]
 8007d0a:	460b      	mov	r3, r1
 8007d0c:	813b      	strh	r3, [r7, #8]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	681a      	ldr	r2, [r3, #0]
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007d20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007d22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d24:	9300      	str	r3, [sp, #0]
 8007d26:	6a3b      	ldr	r3, [r7, #32]
 8007d28:	2200      	movs	r2, #0
 8007d2a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007d2e:	68f8      	ldr	r0, [r7, #12]
 8007d30:	f000 f960 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007d34:	4603      	mov	r3, r0
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d00d      	beq.n	8007d56 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007d44:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d48:	d103      	bne.n	8007d52 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007d50:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e05f      	b.n	8007e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007d56:	897b      	ldrh	r3, [r7, #10]
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007d64:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007d66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d68:	6a3a      	ldr	r2, [r7, #32]
 8007d6a:	492d      	ldr	r1, [pc, #180]	@ (8007e20 <I2C_RequestMemoryWrite+0x128>)
 8007d6c:	68f8      	ldr	r0, [r7, #12]
 8007d6e:	f000 f9bb 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007d72:	4603      	mov	r3, r0
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d001      	beq.n	8007d7c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007d78:	2301      	movs	r3, #1
 8007d7a:	e04c      	b.n	8007e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	617b      	str	r3, [r7, #20]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	695b      	ldr	r3, [r3, #20]
 8007d86:	617b      	str	r3, [r7, #20]
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	699b      	ldr	r3, [r3, #24]
 8007d8e:	617b      	str	r3, [r7, #20]
 8007d90:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007d94:	6a39      	ldr	r1, [r7, #32]
 8007d96:	68f8      	ldr	r0, [r7, #12]
 8007d98:	f000 fa46 	bl	8008228 <I2C_WaitOnTXEFlagUntilTimeout>
 8007d9c:	4603      	mov	r3, r0
 8007d9e:	2b00      	cmp	r3, #0
 8007da0:	d00d      	beq.n	8007dbe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007da6:	2b04      	cmp	r3, #4
 8007da8:	d107      	bne.n	8007dba <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	681a      	ldr	r2, [r3, #0]
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007db8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007dba:	2301      	movs	r3, #1
 8007dbc:	e02b      	b.n	8007e16 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007dbe:	88fb      	ldrh	r3, [r7, #6]
 8007dc0:	2b01      	cmp	r3, #1
 8007dc2:	d105      	bne.n	8007dd0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007dc4:	893b      	ldrh	r3, [r7, #8]
 8007dc6:	b2da      	uxtb	r2, r3
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	611a      	str	r2, [r3, #16]
 8007dce:	e021      	b.n	8007e14 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007dd0:	893b      	ldrh	r3, [r7, #8]
 8007dd2:	0a1b      	lsrs	r3, r3, #8
 8007dd4:	b29b      	uxth	r3, r3
 8007dd6:	b2da      	uxtb	r2, r3
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007de0:	6a39      	ldr	r1, [r7, #32]
 8007de2:	68f8      	ldr	r0, [r7, #12]
 8007de4:	f000 fa20 	bl	8008228 <I2C_WaitOnTXEFlagUntilTimeout>
 8007de8:	4603      	mov	r3, r0
 8007dea:	2b00      	cmp	r3, #0
 8007dec:	d00d      	beq.n	8007e0a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007df2:	2b04      	cmp	r3, #4
 8007df4:	d107      	bne.n	8007e06 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	681a      	ldr	r2, [r3, #0]
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e04:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e005      	b.n	8007e16 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007e0a:	893b      	ldrh	r3, [r7, #8]
 8007e0c:	b2da      	uxtb	r2, r3
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007e14:	2300      	movs	r3, #0
}
 8007e16:	4618      	mov	r0, r3
 8007e18:	3718      	adds	r7, #24
 8007e1a:	46bd      	mov	sp, r7
 8007e1c:	bd80      	pop	{r7, pc}
 8007e1e:	bf00      	nop
 8007e20:	00010002 	.word	0x00010002

08007e24 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b088      	sub	sp, #32
 8007e28:	af02      	add	r7, sp, #8
 8007e2a:	60f8      	str	r0, [r7, #12]
 8007e2c:	4608      	mov	r0, r1
 8007e2e:	4611      	mov	r1, r2
 8007e30:	461a      	mov	r2, r3
 8007e32:	4603      	mov	r3, r0
 8007e34:	817b      	strh	r3, [r7, #10]
 8007e36:	460b      	mov	r3, r1
 8007e38:	813b      	strh	r3, [r7, #8]
 8007e3a:	4613      	mov	r3, r2
 8007e3c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007e4c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007e5c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e60:	9300      	str	r3, [sp, #0]
 8007e62:	6a3b      	ldr	r3, [r7, #32]
 8007e64:	2200      	movs	r2, #0
 8007e66:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007e6a:	68f8      	ldr	r0, [r7, #12]
 8007e6c:	f000 f8c2 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007e70:	4603      	mov	r3, r0
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00d      	beq.n	8007e92 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e84:	d103      	bne.n	8007e8e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e8c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e0aa      	b.n	8007fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007e92:	897b      	ldrh	r3, [r7, #10]
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	461a      	mov	r2, r3
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007ea0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ea4:	6a3a      	ldr	r2, [r7, #32]
 8007ea6:	4952      	ldr	r1, [pc, #328]	@ (8007ff0 <I2C_RequestMemoryRead+0x1cc>)
 8007ea8:	68f8      	ldr	r0, [r7, #12]
 8007eaa:	f000 f91d 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	2b00      	cmp	r3, #0
 8007eb2:	d001      	beq.n	8007eb8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007eb4:	2301      	movs	r3, #1
 8007eb6:	e097      	b.n	8007fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007eb8:	2300      	movs	r3, #0
 8007eba:	617b      	str	r3, [r7, #20]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	617b      	str	r3, [r7, #20]
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	699b      	ldr	r3, [r3, #24]
 8007eca:	617b      	str	r3, [r7, #20]
 8007ecc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ed0:	6a39      	ldr	r1, [r7, #32]
 8007ed2:	68f8      	ldr	r0, [r7, #12]
 8007ed4:	f000 f9a8 	bl	8008228 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d00d      	beq.n	8007efa <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ee2:	2b04      	cmp	r3, #4
 8007ee4:	d107      	bne.n	8007ef6 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ef4:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007ef6:	2301      	movs	r3, #1
 8007ef8:	e076      	b.n	8007fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007efa:	88fb      	ldrh	r3, [r7, #6]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d105      	bne.n	8007f0c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f00:	893b      	ldrh	r3, [r7, #8]
 8007f02:	b2da      	uxtb	r2, r3
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	611a      	str	r2, [r3, #16]
 8007f0a:	e021      	b.n	8007f50 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007f0c:	893b      	ldrh	r3, [r7, #8]
 8007f0e:	0a1b      	lsrs	r3, r3, #8
 8007f10:	b29b      	uxth	r3, r3
 8007f12:	b2da      	uxtb	r2, r3
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f1c:	6a39      	ldr	r1, [r7, #32]
 8007f1e:	68f8      	ldr	r0, [r7, #12]
 8007f20:	f000 f982 	bl	8008228 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f24:	4603      	mov	r3, r0
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00d      	beq.n	8007f46 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f2e:	2b04      	cmp	r3, #4
 8007f30:	d107      	bne.n	8007f42 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f40:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007f42:	2301      	movs	r3, #1
 8007f44:	e050      	b.n	8007fe8 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007f46:	893b      	ldrh	r3, [r7, #8]
 8007f48:	b2da      	uxtb	r2, r3
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007f50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f52:	6a39      	ldr	r1, [r7, #32]
 8007f54:	68f8      	ldr	r0, [r7, #12]
 8007f56:	f000 f967 	bl	8008228 <I2C_WaitOnTXEFlagUntilTimeout>
 8007f5a:	4603      	mov	r3, r0
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d00d      	beq.n	8007f7c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f64:	2b04      	cmp	r3, #4
 8007f66:	d107      	bne.n	8007f78 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f76:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e035      	b.n	8007fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007f8a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f8e:	9300      	str	r3, [sp, #0]
 8007f90:	6a3b      	ldr	r3, [r7, #32]
 8007f92:	2200      	movs	r2, #0
 8007f94:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007f98:	68f8      	ldr	r0, [r7, #12]
 8007f9a:	f000 f82b 	bl	8007ff4 <I2C_WaitOnFlagUntilTimeout>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00d      	beq.n	8007fc0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007fb2:	d103      	bne.n	8007fbc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007fba:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007fbc:	2303      	movs	r3, #3
 8007fbe:	e013      	b.n	8007fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007fc0:	897b      	ldrh	r3, [r7, #10]
 8007fc2:	b2db      	uxtb	r3, r3
 8007fc4:	f043 0301 	orr.w	r3, r3, #1
 8007fc8:	b2da      	uxtb	r2, r3
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fd2:	6a3a      	ldr	r2, [r7, #32]
 8007fd4:	4906      	ldr	r1, [pc, #24]	@ (8007ff0 <I2C_RequestMemoryRead+0x1cc>)
 8007fd6:	68f8      	ldr	r0, [r7, #12]
 8007fd8:	f000 f886 	bl	80080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007fdc:	4603      	mov	r3, r0
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d001      	beq.n	8007fe6 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007fe2:	2301      	movs	r3, #1
 8007fe4:	e000      	b.n	8007fe8 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007fe6:	2300      	movs	r3, #0
}
 8007fe8:	4618      	mov	r0, r3
 8007fea:	3718      	adds	r7, #24
 8007fec:	46bd      	mov	sp, r7
 8007fee:	bd80      	pop	{r7, pc}
 8007ff0:	00010002 	.word	0x00010002

08007ff4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b084      	sub	sp, #16
 8007ff8:	af00      	add	r7, sp, #0
 8007ffa:	60f8      	str	r0, [r7, #12]
 8007ffc:	60b9      	str	r1, [r7, #8]
 8007ffe:	603b      	str	r3, [r7, #0]
 8008000:	4613      	mov	r3, r2
 8008002:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008004:	e048      	b.n	8008098 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	f1b3 3fff 	cmp.w	r3, #4294967295
 800800c:	d044      	beq.n	8008098 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800800e:	f7fd feab 	bl	8005d68 <HAL_GetTick>
 8008012:	4602      	mov	r2, r0
 8008014:	69bb      	ldr	r3, [r7, #24]
 8008016:	1ad3      	subs	r3, r2, r3
 8008018:	683a      	ldr	r2, [r7, #0]
 800801a:	429a      	cmp	r2, r3
 800801c:	d302      	bcc.n	8008024 <I2C_WaitOnFlagUntilTimeout+0x30>
 800801e:	683b      	ldr	r3, [r7, #0]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d139      	bne.n	8008098 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	0c1b      	lsrs	r3, r3, #16
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b01      	cmp	r3, #1
 800802c:	d10d      	bne.n	800804a <I2C_WaitOnFlagUntilTimeout+0x56>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	695b      	ldr	r3, [r3, #20]
 8008034:	43da      	mvns	r2, r3
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	4013      	ands	r3, r2
 800803a:	b29b      	uxth	r3, r3
 800803c:	2b00      	cmp	r3, #0
 800803e:	bf0c      	ite	eq
 8008040:	2301      	moveq	r3, #1
 8008042:	2300      	movne	r3, #0
 8008044:	b2db      	uxtb	r3, r3
 8008046:	461a      	mov	r2, r3
 8008048:	e00c      	b.n	8008064 <I2C_WaitOnFlagUntilTimeout+0x70>
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	699b      	ldr	r3, [r3, #24]
 8008050:	43da      	mvns	r2, r3
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	4013      	ands	r3, r2
 8008056:	b29b      	uxth	r3, r3
 8008058:	2b00      	cmp	r3, #0
 800805a:	bf0c      	ite	eq
 800805c:	2301      	moveq	r3, #1
 800805e:	2300      	movne	r3, #0
 8008060:	b2db      	uxtb	r3, r3
 8008062:	461a      	mov	r2, r3
 8008064:	79fb      	ldrb	r3, [r7, #7]
 8008066:	429a      	cmp	r2, r3
 8008068:	d116      	bne.n	8008098 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	2200      	movs	r2, #0
 800806e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	2220      	movs	r2, #32
 8008074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	2200      	movs	r2, #0
 800807c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008084:	f043 0220 	orr.w	r2, r3, #32
 8008088:	68fb      	ldr	r3, [r7, #12]
 800808a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	e023      	b.n	80080e0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	0c1b      	lsrs	r3, r3, #16
 800809c:	b2db      	uxtb	r3, r3
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d10d      	bne.n	80080be <I2C_WaitOnFlagUntilTimeout+0xca>
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	695b      	ldr	r3, [r3, #20]
 80080a8:	43da      	mvns	r2, r3
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	4013      	ands	r3, r2
 80080ae:	b29b      	uxth	r3, r3
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	bf0c      	ite	eq
 80080b4:	2301      	moveq	r3, #1
 80080b6:	2300      	movne	r3, #0
 80080b8:	b2db      	uxtb	r3, r3
 80080ba:	461a      	mov	r2, r3
 80080bc:	e00c      	b.n	80080d8 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	43da      	mvns	r2, r3
 80080c6:	68bb      	ldr	r3, [r7, #8]
 80080c8:	4013      	ands	r3, r2
 80080ca:	b29b      	uxth	r3, r3
 80080cc:	2b00      	cmp	r3, #0
 80080ce:	bf0c      	ite	eq
 80080d0:	2301      	moveq	r3, #1
 80080d2:	2300      	movne	r3, #0
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	461a      	mov	r2, r3
 80080d8:	79fb      	ldrb	r3, [r7, #7]
 80080da:	429a      	cmp	r2, r3
 80080dc:	d093      	beq.n	8008006 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80080de:	2300      	movs	r3, #0
}
 80080e0:	4618      	mov	r0, r3
 80080e2:	3710      	adds	r7, #16
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	60f8      	str	r0, [r7, #12]
 80080f0:	60b9      	str	r1, [r7, #8]
 80080f2:	607a      	str	r2, [r7, #4]
 80080f4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80080f6:	e071      	b.n	80081dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	695b      	ldr	r3, [r3, #20]
 80080fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008102:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008106:	d123      	bne.n	8008150 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008116:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008120:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2220      	movs	r2, #32
 800812c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800813c:	f043 0204 	orr.w	r2, r3, #4
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	2200      	movs	r2, #0
 8008148:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e067      	b.n	8008220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008156:	d041      	beq.n	80081dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008158:	f7fd fe06 	bl	8005d68 <HAL_GetTick>
 800815c:	4602      	mov	r2, r0
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	1ad3      	subs	r3, r2, r3
 8008162:	687a      	ldr	r2, [r7, #4]
 8008164:	429a      	cmp	r2, r3
 8008166:	d302      	bcc.n	800816e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	2b00      	cmp	r3, #0
 800816c:	d136      	bne.n	80081dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800816e:	68bb      	ldr	r3, [r7, #8]
 8008170:	0c1b      	lsrs	r3, r3, #16
 8008172:	b2db      	uxtb	r3, r3
 8008174:	2b01      	cmp	r3, #1
 8008176:	d10c      	bne.n	8008192 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	695b      	ldr	r3, [r3, #20]
 800817e:	43da      	mvns	r2, r3
 8008180:	68bb      	ldr	r3, [r7, #8]
 8008182:	4013      	ands	r3, r2
 8008184:	b29b      	uxth	r3, r3
 8008186:	2b00      	cmp	r3, #0
 8008188:	bf14      	ite	ne
 800818a:	2301      	movne	r3, #1
 800818c:	2300      	moveq	r3, #0
 800818e:	b2db      	uxtb	r3, r3
 8008190:	e00b      	b.n	80081aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	699b      	ldr	r3, [r3, #24]
 8008198:	43da      	mvns	r2, r3
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	4013      	ands	r3, r2
 800819e:	b29b      	uxth	r3, r3
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	bf14      	ite	ne
 80081a4:	2301      	movne	r3, #1
 80081a6:	2300      	moveq	r3, #0
 80081a8:	b2db      	uxtb	r3, r3
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d016      	beq.n	80081dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80081ae:	68fb      	ldr	r3, [r7, #12]
 80081b0:	2200      	movs	r2, #0
 80081b2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2220      	movs	r2, #32
 80081b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2200      	movs	r2, #0
 80081c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081c8:	f043 0220 	orr.w	r2, r3, #32
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	2200      	movs	r2, #0
 80081d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80081d8:	2301      	movs	r3, #1
 80081da:	e021      	b.n	8008220 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	0c1b      	lsrs	r3, r3, #16
 80081e0:	b2db      	uxtb	r3, r3
 80081e2:	2b01      	cmp	r3, #1
 80081e4:	d10c      	bne.n	8008200 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	43da      	mvns	r2, r3
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	4013      	ands	r3, r2
 80081f2:	b29b      	uxth	r3, r3
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	bf14      	ite	ne
 80081f8:	2301      	movne	r3, #1
 80081fa:	2300      	moveq	r3, #0
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	e00b      	b.n	8008218 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	699b      	ldr	r3, [r3, #24]
 8008206:	43da      	mvns	r2, r3
 8008208:	68bb      	ldr	r3, [r7, #8]
 800820a:	4013      	ands	r3, r2
 800820c:	b29b      	uxth	r3, r3
 800820e:	2b00      	cmp	r3, #0
 8008210:	bf14      	ite	ne
 8008212:	2301      	movne	r3, #1
 8008214:	2300      	moveq	r3, #0
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b00      	cmp	r3, #0
 800821a:	f47f af6d 	bne.w	80080f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800821e:	2300      	movs	r3, #0
}
 8008220:	4618      	mov	r0, r3
 8008222:	3710      	adds	r7, #16
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	60f8      	str	r0, [r7, #12]
 8008230:	60b9      	str	r1, [r7, #8]
 8008232:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008234:	e034      	b.n	80082a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008236:	68f8      	ldr	r0, [r7, #12]
 8008238:	f000 f8e3 	bl	8008402 <I2C_IsAcknowledgeFailed>
 800823c:	4603      	mov	r3, r0
 800823e:	2b00      	cmp	r3, #0
 8008240:	d001      	beq.n	8008246 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008242:	2301      	movs	r3, #1
 8008244:	e034      	b.n	80082b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008246:	68bb      	ldr	r3, [r7, #8]
 8008248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824c:	d028      	beq.n	80082a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800824e:	f7fd fd8b 	bl	8005d68 <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	68ba      	ldr	r2, [r7, #8]
 800825a:	429a      	cmp	r2, r3
 800825c:	d302      	bcc.n	8008264 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800825e:	68bb      	ldr	r3, [r7, #8]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d11d      	bne.n	80082a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	695b      	ldr	r3, [r3, #20]
 800826a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800826e:	2b80      	cmp	r3, #128	@ 0x80
 8008270:	d016      	beq.n	80082a0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2200      	movs	r2, #0
 8008276:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2220      	movs	r2, #32
 800827c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2200      	movs	r2, #0
 8008284:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800828c:	f043 0220 	orr.w	r2, r3, #32
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800829c:	2301      	movs	r3, #1
 800829e:	e007      	b.n	80082b0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	695b      	ldr	r3, [r3, #20]
 80082a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082aa:	2b80      	cmp	r3, #128	@ 0x80
 80082ac:	d1c3      	bne.n	8008236 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3710      	adds	r7, #16
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	60f8      	str	r0, [r7, #12]
 80082c0:	60b9      	str	r1, [r7, #8]
 80082c2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80082c4:	e034      	b.n	8008330 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80082c6:	68f8      	ldr	r0, [r7, #12]
 80082c8:	f000 f89b 	bl	8008402 <I2C_IsAcknowledgeFailed>
 80082cc:	4603      	mov	r3, r0
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	d001      	beq.n	80082d6 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80082d2:	2301      	movs	r3, #1
 80082d4:	e034      	b.n	8008340 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082dc:	d028      	beq.n	8008330 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082de:	f7fd fd43 	bl	8005d68 <HAL_GetTick>
 80082e2:	4602      	mov	r2, r0
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	1ad3      	subs	r3, r2, r3
 80082e8:	68ba      	ldr	r2, [r7, #8]
 80082ea:	429a      	cmp	r2, r3
 80082ec:	d302      	bcc.n	80082f4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80082ee:	68bb      	ldr	r3, [r7, #8]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d11d      	bne.n	8008330 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	695b      	ldr	r3, [r3, #20]
 80082fa:	f003 0304 	and.w	r3, r3, #4
 80082fe:	2b04      	cmp	r3, #4
 8008300:	d016      	beq.n	8008330 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2200      	movs	r2, #0
 8008306:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2220      	movs	r2, #32
 800830c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2200      	movs	r2, #0
 8008314:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800831c:	f043 0220 	orr.w	r2, r3, #32
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	2200      	movs	r2, #0
 8008328:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800832c:	2301      	movs	r3, #1
 800832e:	e007      	b.n	8008340 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	695b      	ldr	r3, [r3, #20]
 8008336:	f003 0304 	and.w	r3, r3, #4
 800833a:	2b04      	cmp	r3, #4
 800833c:	d1c3      	bne.n	80082c6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800833e:	2300      	movs	r3, #0
}
 8008340:	4618      	mov	r0, r3
 8008342:	3710      	adds	r7, #16
 8008344:	46bd      	mov	sp, r7
 8008346:	bd80      	pop	{r7, pc}

08008348 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008348:	b580      	push	{r7, lr}
 800834a:	b084      	sub	sp, #16
 800834c:	af00      	add	r7, sp, #0
 800834e:	60f8      	str	r0, [r7, #12]
 8008350:	60b9      	str	r1, [r7, #8]
 8008352:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008354:	e049      	b.n	80083ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	695b      	ldr	r3, [r3, #20]
 800835c:	f003 0310 	and.w	r3, r3, #16
 8008360:	2b10      	cmp	r3, #16
 8008362:	d119      	bne.n	8008398 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f06f 0210 	mvn.w	r2, #16
 800836c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	2200      	movs	r2, #0
 8008372:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	2220      	movs	r2, #32
 8008378:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	2200      	movs	r2, #0
 8008380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	2200      	movs	r2, #0
 8008390:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008394:	2301      	movs	r3, #1
 8008396:	e030      	b.n	80083fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008398:	f7fd fce6 	bl	8005d68 <HAL_GetTick>
 800839c:	4602      	mov	r2, r0
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	1ad3      	subs	r3, r2, r3
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	429a      	cmp	r2, r3
 80083a6:	d302      	bcc.n	80083ae <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80083a8:	68bb      	ldr	r3, [r7, #8]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d11d      	bne.n	80083ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	695b      	ldr	r3, [r3, #20]
 80083b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083b8:	2b40      	cmp	r3, #64	@ 0x40
 80083ba:	d016      	beq.n	80083ea <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	2200      	movs	r2, #0
 80083c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	2220      	movs	r2, #32
 80083c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083d6:	f043 0220 	orr.w	r2, r3, #32
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80083e6:	2301      	movs	r3, #1
 80083e8:	e007      	b.n	80083fa <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	695b      	ldr	r3, [r3, #20]
 80083f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083f4:	2b40      	cmp	r3, #64	@ 0x40
 80083f6:	d1ae      	bne.n	8008356 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80083f8:	2300      	movs	r3, #0
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3710      	adds	r7, #16
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}

08008402 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008402:	b480      	push	{r7}
 8008404:	b083      	sub	sp, #12
 8008406:	af00      	add	r7, sp, #0
 8008408:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	695b      	ldr	r3, [r3, #20]
 8008410:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008414:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008418:	d11b      	bne.n	8008452 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008422:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2220      	movs	r2, #32
 800842e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	2200      	movs	r2, #0
 8008436:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800843e:	f043 0204 	orr.w	r2, r3, #4
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2200      	movs	r2, #0
 800844a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800844e:	2301      	movs	r3, #1
 8008450:	e000      	b.n	8008454 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008452:	2300      	movs	r3, #0
}
 8008454:	4618      	mov	r0, r3
 8008456:	370c      	adds	r7, #12
 8008458:	46bd      	mov	sp, r7
 800845a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800845e:	4770      	bx	lr

08008460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d101      	bne.n	8008474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008470:	2301      	movs	r3, #1
 8008472:	e0cc      	b.n	800860e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008474:	4b68      	ldr	r3, [pc, #416]	@ (8008618 <HAL_RCC_ClockConfig+0x1b8>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f003 0307 	and.w	r3, r3, #7
 800847c:	683a      	ldr	r2, [r7, #0]
 800847e:	429a      	cmp	r2, r3
 8008480:	d90c      	bls.n	800849c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008482:	4b65      	ldr	r3, [pc, #404]	@ (8008618 <HAL_RCC_ClockConfig+0x1b8>)
 8008484:	683a      	ldr	r2, [r7, #0]
 8008486:	b2d2      	uxtb	r2, r2
 8008488:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800848a:	4b63      	ldr	r3, [pc, #396]	@ (8008618 <HAL_RCC_ClockConfig+0x1b8>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	f003 0307 	and.w	r3, r3, #7
 8008492:	683a      	ldr	r2, [r7, #0]
 8008494:	429a      	cmp	r2, r3
 8008496:	d001      	beq.n	800849c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008498:	2301      	movs	r3, #1
 800849a:	e0b8      	b.n	800860e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 0302 	and.w	r3, r3, #2
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d020      	beq.n	80084ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f003 0304 	and.w	r3, r3, #4
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d005      	beq.n	80084c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084b4:	4b59      	ldr	r3, [pc, #356]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80084b6:	689b      	ldr	r3, [r3, #8]
 80084b8:	4a58      	ldr	r2, [pc, #352]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80084ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80084be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0308 	and.w	r3, r3, #8
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d005      	beq.n	80084d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80084cc:	4b53      	ldr	r3, [pc, #332]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	4a52      	ldr	r2, [pc, #328]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80084d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80084d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80084d8:	4b50      	ldr	r3, [pc, #320]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80084da:	689b      	ldr	r3, [r3, #8]
 80084dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	689b      	ldr	r3, [r3, #8]
 80084e4:	494d      	ldr	r1, [pc, #308]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80084e6:	4313      	orrs	r3, r2
 80084e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	f003 0301 	and.w	r3, r3, #1
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d044      	beq.n	8008580 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	685b      	ldr	r3, [r3, #4]
 80084fa:	2b01      	cmp	r3, #1
 80084fc:	d107      	bne.n	800850e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084fe:	4b47      	ldr	r3, [pc, #284]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d119      	bne.n	800853e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800850a:	2301      	movs	r3, #1
 800850c:	e07f      	b.n	800860e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	685b      	ldr	r3, [r3, #4]
 8008512:	2b02      	cmp	r3, #2
 8008514:	d003      	beq.n	800851e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800851a:	2b03      	cmp	r3, #3
 800851c:	d107      	bne.n	800852e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800851e:	4b3f      	ldr	r3, [pc, #252]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008526:	2b00      	cmp	r3, #0
 8008528:	d109      	bne.n	800853e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	e06f      	b.n	800860e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800852e:	4b3b      	ldr	r3, [pc, #236]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f003 0302 	and.w	r3, r3, #2
 8008536:	2b00      	cmp	r3, #0
 8008538:	d101      	bne.n	800853e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800853a:	2301      	movs	r3, #1
 800853c:	e067      	b.n	800860e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800853e:	4b37      	ldr	r3, [pc, #220]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 8008540:	689b      	ldr	r3, [r3, #8]
 8008542:	f023 0203 	bic.w	r2, r3, #3
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	4934      	ldr	r1, [pc, #208]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 800854c:	4313      	orrs	r3, r2
 800854e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008550:	f7fd fc0a 	bl	8005d68 <HAL_GetTick>
 8008554:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008556:	e00a      	b.n	800856e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008558:	f7fd fc06 	bl	8005d68 <HAL_GetTick>
 800855c:	4602      	mov	r2, r0
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	1ad3      	subs	r3, r2, r3
 8008562:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008566:	4293      	cmp	r3, r2
 8008568:	d901      	bls.n	800856e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e04f      	b.n	800860e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800856e:	4b2b      	ldr	r3, [pc, #172]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 8008570:	689b      	ldr	r3, [r3, #8]
 8008572:	f003 020c 	and.w	r2, r3, #12
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	685b      	ldr	r3, [r3, #4]
 800857a:	009b      	lsls	r3, r3, #2
 800857c:	429a      	cmp	r2, r3
 800857e:	d1eb      	bne.n	8008558 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008580:	4b25      	ldr	r3, [pc, #148]	@ (8008618 <HAL_RCC_ClockConfig+0x1b8>)
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	f003 0307 	and.w	r3, r3, #7
 8008588:	683a      	ldr	r2, [r7, #0]
 800858a:	429a      	cmp	r2, r3
 800858c:	d20c      	bcs.n	80085a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800858e:	4b22      	ldr	r3, [pc, #136]	@ (8008618 <HAL_RCC_ClockConfig+0x1b8>)
 8008590:	683a      	ldr	r2, [r7, #0]
 8008592:	b2d2      	uxtb	r2, r2
 8008594:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008596:	4b20      	ldr	r3, [pc, #128]	@ (8008618 <HAL_RCC_ClockConfig+0x1b8>)
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f003 0307 	and.w	r3, r3, #7
 800859e:	683a      	ldr	r2, [r7, #0]
 80085a0:	429a      	cmp	r2, r3
 80085a2:	d001      	beq.n	80085a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e032      	b.n	800860e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	f003 0304 	and.w	r3, r3, #4
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d008      	beq.n	80085c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80085b4:	4b19      	ldr	r3, [pc, #100]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80085b6:	689b      	ldr	r3, [r3, #8]
 80085b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	68db      	ldr	r3, [r3, #12]
 80085c0:	4916      	ldr	r1, [pc, #88]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80085c2:	4313      	orrs	r3, r2
 80085c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	f003 0308 	and.w	r3, r3, #8
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d009      	beq.n	80085e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80085d2:	4b12      	ldr	r3, [pc, #72]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	691b      	ldr	r3, [r3, #16]
 80085de:	00db      	lsls	r3, r3, #3
 80085e0:	490e      	ldr	r1, [pc, #56]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80085e2:	4313      	orrs	r3, r2
 80085e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80085e6:	f000 f821 	bl	800862c <HAL_RCC_GetSysClockFreq>
 80085ea:	4602      	mov	r2, r0
 80085ec:	4b0b      	ldr	r3, [pc, #44]	@ (800861c <HAL_RCC_ClockConfig+0x1bc>)
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	091b      	lsrs	r3, r3, #4
 80085f2:	f003 030f 	and.w	r3, r3, #15
 80085f6:	490a      	ldr	r1, [pc, #40]	@ (8008620 <HAL_RCC_ClockConfig+0x1c0>)
 80085f8:	5ccb      	ldrb	r3, [r1, r3]
 80085fa:	fa22 f303 	lsr.w	r3, r2, r3
 80085fe:	4a09      	ldr	r2, [pc, #36]	@ (8008624 <HAL_RCC_ClockConfig+0x1c4>)
 8008600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8008602:	4b09      	ldr	r3, [pc, #36]	@ (8008628 <HAL_RCC_ClockConfig+0x1c8>)
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	4618      	mov	r0, r3
 8008608:	f7fd fb6a 	bl	8005ce0 <HAL_InitTick>

  return HAL_OK;
 800860c:	2300      	movs	r3, #0
}
 800860e:	4618      	mov	r0, r3
 8008610:	3710      	adds	r7, #16
 8008612:	46bd      	mov	sp, r7
 8008614:	bd80      	pop	{r7, pc}
 8008616:	bf00      	nop
 8008618:	40023c00 	.word	0x40023c00
 800861c:	40023800 	.word	0x40023800
 8008620:	08010174 	.word	0x08010174
 8008624:	200000d0 	.word	0x200000d0
 8008628:	200000d4 	.word	0x200000d4

0800862c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800862c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008630:	b094      	sub	sp, #80	@ 0x50
 8008632:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008634:	2300      	movs	r3, #0
 8008636:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8008638:	2300      	movs	r3, #0
 800863a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800863c:	2300      	movs	r3, #0
 800863e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008640:	2300      	movs	r3, #0
 8008642:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008644:	4b79      	ldr	r3, [pc, #484]	@ (800882c <HAL_RCC_GetSysClockFreq+0x200>)
 8008646:	689b      	ldr	r3, [r3, #8]
 8008648:	f003 030c 	and.w	r3, r3, #12
 800864c:	2b08      	cmp	r3, #8
 800864e:	d00d      	beq.n	800866c <HAL_RCC_GetSysClockFreq+0x40>
 8008650:	2b08      	cmp	r3, #8
 8008652:	f200 80e1 	bhi.w	8008818 <HAL_RCC_GetSysClockFreq+0x1ec>
 8008656:	2b00      	cmp	r3, #0
 8008658:	d002      	beq.n	8008660 <HAL_RCC_GetSysClockFreq+0x34>
 800865a:	2b04      	cmp	r3, #4
 800865c:	d003      	beq.n	8008666 <HAL_RCC_GetSysClockFreq+0x3a>
 800865e:	e0db      	b.n	8008818 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008660:	4b73      	ldr	r3, [pc, #460]	@ (8008830 <HAL_RCC_GetSysClockFreq+0x204>)
 8008662:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008664:	e0db      	b.n	800881e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008666:	4b73      	ldr	r3, [pc, #460]	@ (8008834 <HAL_RCC_GetSysClockFreq+0x208>)
 8008668:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800866a:	e0d8      	b.n	800881e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800866c:	4b6f      	ldr	r3, [pc, #444]	@ (800882c <HAL_RCC_GetSysClockFreq+0x200>)
 800866e:	685b      	ldr	r3, [r3, #4]
 8008670:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008674:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008676:	4b6d      	ldr	r3, [pc, #436]	@ (800882c <HAL_RCC_GetSysClockFreq+0x200>)
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800867e:	2b00      	cmp	r3, #0
 8008680:	d063      	beq.n	800874a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008682:	4b6a      	ldr	r3, [pc, #424]	@ (800882c <HAL_RCC_GetSysClockFreq+0x200>)
 8008684:	685b      	ldr	r3, [r3, #4]
 8008686:	099b      	lsrs	r3, r3, #6
 8008688:	2200      	movs	r2, #0
 800868a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800868c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800868e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008690:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008694:	633b      	str	r3, [r7, #48]	@ 0x30
 8008696:	2300      	movs	r3, #0
 8008698:	637b      	str	r3, [r7, #52]	@ 0x34
 800869a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800869e:	4622      	mov	r2, r4
 80086a0:	462b      	mov	r3, r5
 80086a2:	f04f 0000 	mov.w	r0, #0
 80086a6:	f04f 0100 	mov.w	r1, #0
 80086aa:	0159      	lsls	r1, r3, #5
 80086ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086b0:	0150      	lsls	r0, r2, #5
 80086b2:	4602      	mov	r2, r0
 80086b4:	460b      	mov	r3, r1
 80086b6:	4621      	mov	r1, r4
 80086b8:	1a51      	subs	r1, r2, r1
 80086ba:	6139      	str	r1, [r7, #16]
 80086bc:	4629      	mov	r1, r5
 80086be:	eb63 0301 	sbc.w	r3, r3, r1
 80086c2:	617b      	str	r3, [r7, #20]
 80086c4:	f04f 0200 	mov.w	r2, #0
 80086c8:	f04f 0300 	mov.w	r3, #0
 80086cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80086d0:	4659      	mov	r1, fp
 80086d2:	018b      	lsls	r3, r1, #6
 80086d4:	4651      	mov	r1, sl
 80086d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80086da:	4651      	mov	r1, sl
 80086dc:	018a      	lsls	r2, r1, #6
 80086de:	4651      	mov	r1, sl
 80086e0:	ebb2 0801 	subs.w	r8, r2, r1
 80086e4:	4659      	mov	r1, fp
 80086e6:	eb63 0901 	sbc.w	r9, r3, r1
 80086ea:	f04f 0200 	mov.w	r2, #0
 80086ee:	f04f 0300 	mov.w	r3, #0
 80086f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80086fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80086fe:	4690      	mov	r8, r2
 8008700:	4699      	mov	r9, r3
 8008702:	4623      	mov	r3, r4
 8008704:	eb18 0303 	adds.w	r3, r8, r3
 8008708:	60bb      	str	r3, [r7, #8]
 800870a:	462b      	mov	r3, r5
 800870c:	eb49 0303 	adc.w	r3, r9, r3
 8008710:	60fb      	str	r3, [r7, #12]
 8008712:	f04f 0200 	mov.w	r2, #0
 8008716:	f04f 0300 	mov.w	r3, #0
 800871a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800871e:	4629      	mov	r1, r5
 8008720:	024b      	lsls	r3, r1, #9
 8008722:	4621      	mov	r1, r4
 8008724:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008728:	4621      	mov	r1, r4
 800872a:	024a      	lsls	r2, r1, #9
 800872c:	4610      	mov	r0, r2
 800872e:	4619      	mov	r1, r3
 8008730:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008732:	2200      	movs	r2, #0
 8008734:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008736:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008738:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800873c:	f7f8 fac4 	bl	8000cc8 <__aeabi_uldivmod>
 8008740:	4602      	mov	r2, r0
 8008742:	460b      	mov	r3, r1
 8008744:	4613      	mov	r3, r2
 8008746:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008748:	e058      	b.n	80087fc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800874a:	4b38      	ldr	r3, [pc, #224]	@ (800882c <HAL_RCC_GetSysClockFreq+0x200>)
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	099b      	lsrs	r3, r3, #6
 8008750:	2200      	movs	r2, #0
 8008752:	4618      	mov	r0, r3
 8008754:	4611      	mov	r1, r2
 8008756:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800875a:	623b      	str	r3, [r7, #32]
 800875c:	2300      	movs	r3, #0
 800875e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008760:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008764:	4642      	mov	r2, r8
 8008766:	464b      	mov	r3, r9
 8008768:	f04f 0000 	mov.w	r0, #0
 800876c:	f04f 0100 	mov.w	r1, #0
 8008770:	0159      	lsls	r1, r3, #5
 8008772:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008776:	0150      	lsls	r0, r2, #5
 8008778:	4602      	mov	r2, r0
 800877a:	460b      	mov	r3, r1
 800877c:	4641      	mov	r1, r8
 800877e:	ebb2 0a01 	subs.w	sl, r2, r1
 8008782:	4649      	mov	r1, r9
 8008784:	eb63 0b01 	sbc.w	fp, r3, r1
 8008788:	f04f 0200 	mov.w	r2, #0
 800878c:	f04f 0300 	mov.w	r3, #0
 8008790:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008794:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008798:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800879c:	ebb2 040a 	subs.w	r4, r2, sl
 80087a0:	eb63 050b 	sbc.w	r5, r3, fp
 80087a4:	f04f 0200 	mov.w	r2, #0
 80087a8:	f04f 0300 	mov.w	r3, #0
 80087ac:	00eb      	lsls	r3, r5, #3
 80087ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087b2:	00e2      	lsls	r2, r4, #3
 80087b4:	4614      	mov	r4, r2
 80087b6:	461d      	mov	r5, r3
 80087b8:	4643      	mov	r3, r8
 80087ba:	18e3      	adds	r3, r4, r3
 80087bc:	603b      	str	r3, [r7, #0]
 80087be:	464b      	mov	r3, r9
 80087c0:	eb45 0303 	adc.w	r3, r5, r3
 80087c4:	607b      	str	r3, [r7, #4]
 80087c6:	f04f 0200 	mov.w	r2, #0
 80087ca:	f04f 0300 	mov.w	r3, #0
 80087ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80087d2:	4629      	mov	r1, r5
 80087d4:	028b      	lsls	r3, r1, #10
 80087d6:	4621      	mov	r1, r4
 80087d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80087dc:	4621      	mov	r1, r4
 80087de:	028a      	lsls	r2, r1, #10
 80087e0:	4610      	mov	r0, r2
 80087e2:	4619      	mov	r1, r3
 80087e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087e6:	2200      	movs	r2, #0
 80087e8:	61bb      	str	r3, [r7, #24]
 80087ea:	61fa      	str	r2, [r7, #28]
 80087ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087f0:	f7f8 fa6a 	bl	8000cc8 <__aeabi_uldivmod>
 80087f4:	4602      	mov	r2, r0
 80087f6:	460b      	mov	r3, r1
 80087f8:	4613      	mov	r3, r2
 80087fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80087fc:	4b0b      	ldr	r3, [pc, #44]	@ (800882c <HAL_RCC_GetSysClockFreq+0x200>)
 80087fe:	685b      	ldr	r3, [r3, #4]
 8008800:	0c1b      	lsrs	r3, r3, #16
 8008802:	f003 0303 	and.w	r3, r3, #3
 8008806:	3301      	adds	r3, #1
 8008808:	005b      	lsls	r3, r3, #1
 800880a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800880c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800880e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008810:	fbb2 f3f3 	udiv	r3, r2, r3
 8008814:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008816:	e002      	b.n	800881e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008818:	4b05      	ldr	r3, [pc, #20]	@ (8008830 <HAL_RCC_GetSysClockFreq+0x204>)
 800881a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800881c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800881e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008820:	4618      	mov	r0, r3
 8008822:	3750      	adds	r7, #80	@ 0x50
 8008824:	46bd      	mov	sp, r7
 8008826:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800882a:	bf00      	nop
 800882c:	40023800 	.word	0x40023800
 8008830:	00f42400 	.word	0x00f42400
 8008834:	007a1200 	.word	0x007a1200

08008838 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008838:	b480      	push	{r7}
 800883a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800883c:	4b03      	ldr	r3, [pc, #12]	@ (800884c <HAL_RCC_GetHCLKFreq+0x14>)
 800883e:	681b      	ldr	r3, [r3, #0]
}
 8008840:	4618      	mov	r0, r3
 8008842:	46bd      	mov	sp, r7
 8008844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	200000d0 	.word	0x200000d0

08008850 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008854:	f7ff fff0 	bl	8008838 <HAL_RCC_GetHCLKFreq>
 8008858:	4602      	mov	r2, r0
 800885a:	4b05      	ldr	r3, [pc, #20]	@ (8008870 <HAL_RCC_GetPCLK1Freq+0x20>)
 800885c:	689b      	ldr	r3, [r3, #8]
 800885e:	0a9b      	lsrs	r3, r3, #10
 8008860:	f003 0307 	and.w	r3, r3, #7
 8008864:	4903      	ldr	r1, [pc, #12]	@ (8008874 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008866:	5ccb      	ldrb	r3, [r1, r3]
 8008868:	fa22 f303 	lsr.w	r3, r2, r3
}
 800886c:	4618      	mov	r0, r3
 800886e:	bd80      	pop	{r7, pc}
 8008870:	40023800 	.word	0x40023800
 8008874:	08010184 	.word	0x08010184

08008878 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800887c:	f7ff ffdc 	bl	8008838 <HAL_RCC_GetHCLKFreq>
 8008880:	4602      	mov	r2, r0
 8008882:	4b05      	ldr	r3, [pc, #20]	@ (8008898 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008884:	689b      	ldr	r3, [r3, #8]
 8008886:	0b5b      	lsrs	r3, r3, #13
 8008888:	f003 0307 	and.w	r3, r3, #7
 800888c:	4903      	ldr	r1, [pc, #12]	@ (800889c <HAL_RCC_GetPCLK2Freq+0x24>)
 800888e:	5ccb      	ldrb	r3, [r1, r3]
 8008890:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008894:	4618      	mov	r0, r3
 8008896:	bd80      	pop	{r7, pc}
 8008898:	40023800 	.word	0x40023800
 800889c:	08010184 	.word	0x08010184

080088a0 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80088a0:	b580      	push	{r7, lr}
 80088a2:	b086      	sub	sp, #24
 80088a4:	af00      	add	r7, sp, #0
 80088a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d101      	bne.n	80088b2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80088ae:	2301      	movs	r3, #1
 80088b0:	e273      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	f003 0301 	and.w	r3, r3, #1
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d075      	beq.n	80089aa <HAL_RCC_OscConfig+0x10a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80088be:	4b88      	ldr	r3, [pc, #544]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80088c0:	689b      	ldr	r3, [r3, #8]
 80088c2:	f003 030c 	and.w	r3, r3, #12
 80088c6:	2b04      	cmp	r3, #4
 80088c8:	d00c      	beq.n	80088e4 <HAL_RCC_OscConfig+0x44>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088ca:	4b85      	ldr	r3, [pc, #532]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80088cc:	689b      	ldr	r3, [r3, #8]
 80088ce:	f003 030c 	and.w	r3, r3, #12
        || \
 80088d2:	2b08      	cmp	r3, #8
 80088d4:	d112      	bne.n	80088fc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80088d6:	4b82      	ldr	r3, [pc, #520]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80088d8:	685b      	ldr	r3, [r3, #4]
 80088da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088de:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80088e2:	d10b      	bne.n	80088fc <HAL_RCC_OscConfig+0x5c>
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80088e4:	4b7e      	ldr	r3, [pc, #504]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d05b      	beq.n	80089a8 <HAL_RCC_OscConfig+0x108>
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d157      	bne.n	80089a8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80088f8:	2301      	movs	r3, #1
 80088fa:	e24e      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008904:	d106      	bne.n	8008914 <HAL_RCC_OscConfig+0x74>
 8008906:	4b76      	ldr	r3, [pc, #472]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a75      	ldr	r2, [pc, #468]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 800890c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008910:	6013      	str	r3, [r2, #0]
 8008912:	e01d      	b.n	8008950 <HAL_RCC_OscConfig+0xb0>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800891c:	d10c      	bne.n	8008938 <HAL_RCC_OscConfig+0x98>
 800891e:	4b70      	ldr	r3, [pc, #448]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a6f      	ldr	r2, [pc, #444]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008924:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008928:	6013      	str	r3, [r2, #0]
 800892a:	4b6d      	ldr	r3, [pc, #436]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	4a6c      	ldr	r2, [pc, #432]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008930:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008934:	6013      	str	r3, [r2, #0]
 8008936:	e00b      	b.n	8008950 <HAL_RCC_OscConfig+0xb0>
 8008938:	4b69      	ldr	r3, [pc, #420]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4a68      	ldr	r2, [pc, #416]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 800893e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008942:	6013      	str	r3, [r2, #0]
 8008944:	4b66      	ldr	r3, [pc, #408]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4a65      	ldr	r2, [pc, #404]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 800894a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800894e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	685b      	ldr	r3, [r3, #4]
 8008954:	2b00      	cmp	r3, #0
 8008956:	d013      	beq.n	8008980 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008958:	f7fd fa06 	bl	8005d68 <HAL_GetTick>
 800895c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800895e:	e008      	b.n	8008972 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008960:	f7fd fa02 	bl	8005d68 <HAL_GetTick>
 8008964:	4602      	mov	r2, r0
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	1ad3      	subs	r3, r2, r3
 800896a:	2b64      	cmp	r3, #100	@ 0x64
 800896c:	d901      	bls.n	8008972 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800896e:	2303      	movs	r3, #3
 8008970:	e213      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008972:	4b5b      	ldr	r3, [pc, #364]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800897a:	2b00      	cmp	r3, #0
 800897c:	d0f0      	beq.n	8008960 <HAL_RCC_OscConfig+0xc0>
 800897e:	e014      	b.n	80089aa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008980:	f7fd f9f2 	bl	8005d68 <HAL_GetTick>
 8008984:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008986:	e008      	b.n	800899a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008988:	f7fd f9ee 	bl	8005d68 <HAL_GetTick>
 800898c:	4602      	mov	r2, r0
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	2b64      	cmp	r3, #100	@ 0x64
 8008994:	d901      	bls.n	800899a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008996:	2303      	movs	r3, #3
 8008998:	e1ff      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800899a:	4b51      	ldr	r3, [pc, #324]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d1f0      	bne.n	8008988 <HAL_RCC_OscConfig+0xe8>
 80089a6:	e000      	b.n	80089aa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80089a8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f003 0302 	and.w	r3, r3, #2
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d063      	beq.n	8008a7e <HAL_RCC_OscConfig+0x1de>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#else
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80089b6:	4b4a      	ldr	r3, [pc, #296]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80089b8:	689b      	ldr	r3, [r3, #8]
 80089ba:	f003 030c 	and.w	r3, r3, #12
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d00b      	beq.n	80089da <HAL_RCC_OscConfig+0x13a>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089c2:	4b47      	ldr	r3, [pc, #284]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80089c4:	689b      	ldr	r3, [r3, #8]
 80089c6:	f003 030c 	and.w	r3, r3, #12
        || \
 80089ca:	2b08      	cmp	r3, #8
 80089cc:	d11c      	bne.n	8008a08 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80089ce:	4b44      	ldr	r3, [pc, #272]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80089d0:	685b      	ldr	r3, [r3, #4]
 80089d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d116      	bne.n	8008a08 <HAL_RCC_OscConfig+0x168>
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80089da:	4b41      	ldr	r3, [pc, #260]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f003 0302 	and.w	r3, r3, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d005      	beq.n	80089f2 <HAL_RCC_OscConfig+0x152>
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	68db      	ldr	r3, [r3, #12]
 80089ea:	2b01      	cmp	r3, #1
 80089ec:	d001      	beq.n	80089f2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80089ee:	2301      	movs	r3, #1
 80089f0:	e1d3      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80089f2:	4b3b      	ldr	r3, [pc, #236]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	691b      	ldr	r3, [r3, #16]
 80089fe:	00db      	lsls	r3, r3, #3
 8008a00:	4937      	ldr	r1, [pc, #220]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008a02:	4313      	orrs	r3, r2
 8008a04:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008a06:	e03a      	b.n	8008a7e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d020      	beq.n	8008a52 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008a10:	4b34      	ldr	r3, [pc, #208]	@ (8008ae4 <HAL_RCC_OscConfig+0x244>)
 8008a12:	2201      	movs	r2, #1
 8008a14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a16:	f7fd f9a7 	bl	8005d68 <HAL_GetTick>
 8008a1a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a1c:	e008      	b.n	8008a30 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a1e:	f7fd f9a3 	bl	8005d68 <HAL_GetTick>
 8008a22:	4602      	mov	r2, r0
 8008a24:	693b      	ldr	r3, [r7, #16]
 8008a26:	1ad3      	subs	r3, r2, r3
 8008a28:	2b02      	cmp	r3, #2
 8008a2a:	d901      	bls.n	8008a30 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008a2c:	2303      	movs	r3, #3
 8008a2e:	e1b4      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008a30:	4b2b      	ldr	r3, [pc, #172]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	f003 0302 	and.w	r3, r3, #2
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d0f0      	beq.n	8008a1e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008a3c:	4b28      	ldr	r3, [pc, #160]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	00db      	lsls	r3, r3, #3
 8008a4a:	4925      	ldr	r1, [pc, #148]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008a4c:	4313      	orrs	r3, r2
 8008a4e:	600b      	str	r3, [r1, #0]
 8008a50:	e015      	b.n	8008a7e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008a52:	4b24      	ldr	r3, [pc, #144]	@ (8008ae4 <HAL_RCC_OscConfig+0x244>)
 8008a54:	2200      	movs	r2, #0
 8008a56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008a58:	f7fd f986 	bl	8005d68 <HAL_GetTick>
 8008a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a5e:	e008      	b.n	8008a72 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008a60:	f7fd f982 	bl	8005d68 <HAL_GetTick>
 8008a64:	4602      	mov	r2, r0
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	1ad3      	subs	r3, r2, r3
 8008a6a:	2b02      	cmp	r3, #2
 8008a6c:	d901      	bls.n	8008a72 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008a6e:	2303      	movs	r3, #3
 8008a70:	e193      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008a72:	4b1b      	ldr	r3, [pc, #108]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0302 	and.w	r3, r3, #2
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d1f0      	bne.n	8008a60 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f003 0308 	and.w	r3, r3, #8
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d036      	beq.n	8008af8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	695b      	ldr	r3, [r3, #20]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d016      	beq.n	8008ac0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008a92:	4b15      	ldr	r3, [pc, #84]	@ (8008ae8 <HAL_RCC_OscConfig+0x248>)
 8008a94:	2201      	movs	r2, #1
 8008a96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008a98:	f7fd f966 	bl	8005d68 <HAL_GetTick>
 8008a9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008a9e:	e008      	b.n	8008ab2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008aa0:	f7fd f962 	bl	8005d68 <HAL_GetTick>
 8008aa4:	4602      	mov	r2, r0
 8008aa6:	693b      	ldr	r3, [r7, #16]
 8008aa8:	1ad3      	subs	r3, r2, r3
 8008aaa:	2b02      	cmp	r3, #2
 8008aac:	d901      	bls.n	8008ab2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008aae:	2303      	movs	r3, #3
 8008ab0:	e173      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008ab2:	4b0b      	ldr	r3, [pc, #44]	@ (8008ae0 <HAL_RCC_OscConfig+0x240>)
 8008ab4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ab6:	f003 0302 	and.w	r3, r3, #2
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d0f0      	beq.n	8008aa0 <HAL_RCC_OscConfig+0x200>
 8008abe:	e01b      	b.n	8008af8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008ac0:	4b09      	ldr	r3, [pc, #36]	@ (8008ae8 <HAL_RCC_OscConfig+0x248>)
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ac6:	f7fd f94f 	bl	8005d68 <HAL_GetTick>
 8008aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008acc:	e00e      	b.n	8008aec <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ace:	f7fd f94b 	bl	8005d68 <HAL_GetTick>
 8008ad2:	4602      	mov	r2, r0
 8008ad4:	693b      	ldr	r3, [r7, #16]
 8008ad6:	1ad3      	subs	r3, r2, r3
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d907      	bls.n	8008aec <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e15c      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
 8008ae0:	40023800 	.word	0x40023800
 8008ae4:	42470000 	.word	0x42470000
 8008ae8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008aec:	4b8a      	ldr	r3, [pc, #552]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008aee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008af0:	f003 0302 	and.w	r3, r3, #2
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d1ea      	bne.n	8008ace <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f003 0304 	and.w	r3, r3, #4
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	f000 8097 	beq.w	8008c34 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b06:	2300      	movs	r3, #0
 8008b08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b0a:	4b83      	ldr	r3, [pc, #524]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b12:	2b00      	cmp	r3, #0
 8008b14:	d10f      	bne.n	8008b36 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b16:	2300      	movs	r3, #0
 8008b18:	60bb      	str	r3, [r7, #8]
 8008b1a:	4b7f      	ldr	r3, [pc, #508]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b1e:	4a7e      	ldr	r2, [pc, #504]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b24:	6413      	str	r3, [r2, #64]	@ 0x40
 8008b26:	4b7c      	ldr	r3, [pc, #496]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b2e:	60bb      	str	r3, [r7, #8]
 8008b30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b32:	2301      	movs	r3, #1
 8008b34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b36:	4b79      	ldr	r3, [pc, #484]	@ (8008d1c <HAL_RCC_OscConfig+0x47c>)
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d118      	bne.n	8008b74 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b42:	4b76      	ldr	r3, [pc, #472]	@ (8008d1c <HAL_RCC_OscConfig+0x47c>)
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	4a75      	ldr	r2, [pc, #468]	@ (8008d1c <HAL_RCC_OscConfig+0x47c>)
 8008b48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b4e:	f7fd f90b 	bl	8005d68 <HAL_GetTick>
 8008b52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b54:	e008      	b.n	8008b68 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b56:	f7fd f907 	bl	8005d68 <HAL_GetTick>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	1ad3      	subs	r3, r2, r3
 8008b60:	2b02      	cmp	r3, #2
 8008b62:	d901      	bls.n	8008b68 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008b64:	2303      	movs	r3, #3
 8008b66:	e118      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b68:	4b6c      	ldr	r3, [pc, #432]	@ (8008d1c <HAL_RCC_OscConfig+0x47c>)
 8008b6a:	681b      	ldr	r3, [r3, #0]
 8008b6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d0f0      	beq.n	8008b56 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	689b      	ldr	r3, [r3, #8]
 8008b78:	2b01      	cmp	r3, #1
 8008b7a:	d106      	bne.n	8008b8a <HAL_RCC_OscConfig+0x2ea>
 8008b7c:	4b66      	ldr	r3, [pc, #408]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b80:	4a65      	ldr	r2, [pc, #404]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b82:	f043 0301 	orr.w	r3, r3, #1
 8008b86:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b88:	e01c      	b.n	8008bc4 <HAL_RCC_OscConfig+0x324>
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	2b05      	cmp	r3, #5
 8008b90:	d10c      	bne.n	8008bac <HAL_RCC_OscConfig+0x30c>
 8008b92:	4b61      	ldr	r3, [pc, #388]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b96:	4a60      	ldr	r2, [pc, #384]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008b98:	f043 0304 	orr.w	r3, r3, #4
 8008b9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8008b9e:	4b5e      	ldr	r3, [pc, #376]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008ba0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008ba2:	4a5d      	ldr	r2, [pc, #372]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008ba4:	f043 0301 	orr.w	r3, r3, #1
 8008ba8:	6713      	str	r3, [r2, #112]	@ 0x70
 8008baa:	e00b      	b.n	8008bc4 <HAL_RCC_OscConfig+0x324>
 8008bac:	4b5a      	ldr	r3, [pc, #360]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008bae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bb0:	4a59      	ldr	r2, [pc, #356]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008bb2:	f023 0301 	bic.w	r3, r3, #1
 8008bb6:	6713      	str	r3, [r2, #112]	@ 0x70
 8008bb8:	4b57      	ldr	r3, [pc, #348]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bbc:	4a56      	ldr	r2, [pc, #344]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008bbe:	f023 0304 	bic.w	r3, r3, #4
 8008bc2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	689b      	ldr	r3, [r3, #8]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d015      	beq.n	8008bf8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bcc:	f7fd f8cc 	bl	8005d68 <HAL_GetTick>
 8008bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bd2:	e00a      	b.n	8008bea <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bd4:	f7fd f8c8 	bl	8005d68 <HAL_GetTick>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	693b      	ldr	r3, [r7, #16]
 8008bdc:	1ad3      	subs	r3, r2, r3
 8008bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008be2:	4293      	cmp	r3, r2
 8008be4:	d901      	bls.n	8008bea <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008be6:	2303      	movs	r3, #3
 8008be8:	e0d7      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bea:	4b4b      	ldr	r3, [pc, #300]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008bee:	f003 0302 	and.w	r3, r3, #2
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d0ee      	beq.n	8008bd4 <HAL_RCC_OscConfig+0x334>
 8008bf6:	e014      	b.n	8008c22 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008bf8:	f7fd f8b6 	bl	8005d68 <HAL_GetTick>
 8008bfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008bfe:	e00a      	b.n	8008c16 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c00:	f7fd f8b2 	bl	8005d68 <HAL_GetTick>
 8008c04:	4602      	mov	r2, r0
 8008c06:	693b      	ldr	r3, [r7, #16]
 8008c08:	1ad3      	subs	r3, r2, r3
 8008c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d901      	bls.n	8008c16 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008c12:	2303      	movs	r3, #3
 8008c14:	e0c1      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008c16:	4b40      	ldr	r3, [pc, #256]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008c1a:	f003 0302 	and.w	r3, r3, #2
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d1ee      	bne.n	8008c00 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8008c22:	7dfb      	ldrb	r3, [r7, #23]
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	d105      	bne.n	8008c34 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c28:	4b3b      	ldr	r3, [pc, #236]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008c2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c2c:	4a3a      	ldr	r2, [pc, #232]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008c2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	699b      	ldr	r3, [r3, #24]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	f000 80ad 	beq.w	8008d98 <HAL_RCC_OscConfig+0x4f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008c3e:	4b36      	ldr	r3, [pc, #216]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008c40:	689b      	ldr	r3, [r3, #8]
 8008c42:	f003 030c 	and.w	r3, r3, #12
 8008c46:	2b08      	cmp	r3, #8
 8008c48:	d060      	beq.n	8008d0c <HAL_RCC_OscConfig+0x46c>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	699b      	ldr	r3, [r3, #24]
 8008c4e:	2b02      	cmp	r3, #2
 8008c50:	d145      	bne.n	8008cde <HAL_RCC_OscConfig+0x43e>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008c52:	4b33      	ldr	r3, [pc, #204]	@ (8008d20 <HAL_RCC_OscConfig+0x480>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c58:	f7fd f886 	bl	8005d68 <HAL_GetTick>
 8008c5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c5e:	e008      	b.n	8008c72 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008c60:	f7fd f882 	bl	8005d68 <HAL_GetTick>
 8008c64:	4602      	mov	r2, r0
 8008c66:	693b      	ldr	r3, [r7, #16]
 8008c68:	1ad3      	subs	r3, r2, r3
 8008c6a:	2b02      	cmp	r3, #2
 8008c6c:	d901      	bls.n	8008c72 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008c6e:	2303      	movs	r3, #3
 8008c70:	e093      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008c72:	4b29      	ldr	r3, [pc, #164]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d1f0      	bne.n	8008c60 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	69da      	ldr	r2, [r3, #28]
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	6a1b      	ldr	r3, [r3, #32]
 8008c86:	431a      	orrs	r2, r3
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c8c:	019b      	lsls	r3, r3, #6
 8008c8e:	431a      	orrs	r2, r3
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c94:	085b      	lsrs	r3, r3, #1
 8008c96:	3b01      	subs	r3, #1
 8008c98:	041b      	lsls	r3, r3, #16
 8008c9a:	431a      	orrs	r2, r3
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ca0:	061b      	lsls	r3, r3, #24
 8008ca2:	431a      	orrs	r2, r3
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca8:	071b      	lsls	r3, r3, #28
 8008caa:	491b      	ldr	r1, [pc, #108]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008cac:	4313      	orrs	r3, r2
 8008cae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8008d20 <HAL_RCC_OscConfig+0x480>)
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cb6:	f7fd f857 	bl	8005d68 <HAL_GetTick>
 8008cba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008cbc:	e008      	b.n	8008cd0 <HAL_RCC_OscConfig+0x430>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cbe:	f7fd f853 	bl	8005d68 <HAL_GetTick>
 8008cc2:	4602      	mov	r2, r0
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	1ad3      	subs	r3, r2, r3
 8008cc8:	2b02      	cmp	r3, #2
 8008cca:	d901      	bls.n	8008cd0 <HAL_RCC_OscConfig+0x430>
          {
            return HAL_TIMEOUT;
 8008ccc:	2303      	movs	r3, #3
 8008cce:	e064      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008cd0:	4b11      	ldr	r3, [pc, #68]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	d0f0      	beq.n	8008cbe <HAL_RCC_OscConfig+0x41e>
 8008cdc:	e05c      	b.n	8008d98 <HAL_RCC_OscConfig+0x4f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008cde:	4b10      	ldr	r3, [pc, #64]	@ (8008d20 <HAL_RCC_OscConfig+0x480>)
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008ce4:	f7fd f840 	bl	8005d68 <HAL_GetTick>
 8008ce8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cea:	e008      	b.n	8008cfe <HAL_RCC_OscConfig+0x45e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008cec:	f7fd f83c 	bl	8005d68 <HAL_GetTick>
 8008cf0:	4602      	mov	r2, r0
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	1ad3      	subs	r3, r2, r3
 8008cf6:	2b02      	cmp	r3, #2
 8008cf8:	d901      	bls.n	8008cfe <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8008cfa:	2303      	movs	r3, #3
 8008cfc:	e04d      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008cfe:	4b06      	ldr	r3, [pc, #24]	@ (8008d18 <HAL_RCC_OscConfig+0x478>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d1f0      	bne.n	8008cec <HAL_RCC_OscConfig+0x44c>
 8008d0a:	e045      	b.n	8008d98 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	699b      	ldr	r3, [r3, #24]
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d107      	bne.n	8008d24 <HAL_RCC_OscConfig+0x484>
      {
        return HAL_ERROR;
 8008d14:	2301      	movs	r3, #1
 8008d16:	e040      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
 8008d18:	40023800 	.word	0x40023800
 8008d1c:	40007000 	.word	0x40007000
 8008d20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008d24:	4b1f      	ldr	r3, [pc, #124]	@ (8008da4 <HAL_RCC_OscConfig+0x504>)
 8008d26:	685b      	ldr	r3, [r3, #4]
 8008d28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	699b      	ldr	r3, [r3, #24]
 8008d2e:	2b01      	cmp	r3, #1
 8008d30:	d030      	beq.n	8008d94 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d32:	68fb      	ldr	r3, [r7, #12]
 8008d34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008d3c:	429a      	cmp	r2, r3
 8008d3e:	d129      	bne.n	8008d94 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008d4a:	429a      	cmp	r2, r3
 8008d4c:	d122      	bne.n	8008d94 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d4e:	68fa      	ldr	r2, [r7, #12]
 8008d50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008d54:	4013      	ands	r3, r2
 8008d56:	687a      	ldr	r2, [r7, #4]
 8008d58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008d5c:	4293      	cmp	r3, r2
 8008d5e:	d119      	bne.n	8008d94 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d6a:	085b      	lsrs	r3, r3, #1
 8008d6c:	3b01      	subs	r3, #1
 8008d6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008d70:	429a      	cmp	r2, r3
 8008d72:	d10f      	bne.n	8008d94 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008d80:	429a      	cmp	r2, r3
 8008d82:	d107      	bne.n	8008d94 <HAL_RCC_OscConfig+0x4f4>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8008d90:	429a      	cmp	r2, r3
 8008d92:	d001      	beq.n	8008d98 <HAL_RCC_OscConfig+0x4f8>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008d94:	2301      	movs	r3, #1
 8008d96:	e000      	b.n	8008d9a <HAL_RCC_OscConfig+0x4fa>
        }
      }
    }
  }
  return HAL_OK;
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3718      	adds	r7, #24
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	40023800 	.word	0x40023800

08008da8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008da8:	b580      	push	{r7, lr}
 8008daa:	b082      	sub	sp, #8
 8008dac:	af00      	add	r7, sp, #0
 8008dae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d101      	bne.n	8008dba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008db6:	2301      	movs	r3, #1
 8008db8:	e041      	b.n	8008e3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008dc0:	b2db      	uxtb	r3, r3
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d106      	bne.n	8008dd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008dce:	6878      	ldr	r0, [r7, #4]
 8008dd0:	f7fc fd6a 	bl	80058a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	2202      	movs	r2, #2
 8008dd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	3304      	adds	r3, #4
 8008de4:	4619      	mov	r1, r3
 8008de6:	4610      	mov	r0, r2
 8008de8:	f000 fad8 	bl	800939c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	2201      	movs	r2, #1
 8008df0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	2201      	movs	r2, #1
 8008e00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	2201      	movs	r2, #1
 8008e08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2201      	movs	r2, #1
 8008e18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	2201      	movs	r2, #1
 8008e20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2201      	movs	r2, #1
 8008e28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2201      	movs	r2, #1
 8008e30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008e3c:	2300      	movs	r3, #0
}
 8008e3e:	4618      	mov	r0, r3
 8008e40:	3708      	adds	r7, #8
 8008e42:	46bd      	mov	sp, r7
 8008e44:	bd80      	pop	{r7, pc}

08008e46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008e46:	b580      	push	{r7, lr}
 8008e48:	b082      	sub	sp, #8
 8008e4a:	af00      	add	r7, sp, #0
 8008e4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d101      	bne.n	8008e58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008e54:	2301      	movs	r3, #1
 8008e56:	e041      	b.n	8008edc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008e5e:	b2db      	uxtb	r3, r3
 8008e60:	2b00      	cmp	r3, #0
 8008e62:	d106      	bne.n	8008e72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	2200      	movs	r2, #0
 8008e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008e6c:	6878      	ldr	r0, [r7, #4]
 8008e6e:	f000 f839 	bl	8008ee4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2202      	movs	r2, #2
 8008e76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	3304      	adds	r3, #4
 8008e82:	4619      	mov	r1, r3
 8008e84:	4610      	mov	r0, r2
 8008e86:	f000 fa89 	bl	800939c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	2201      	movs	r2, #1
 8008e8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2201      	movs	r2, #1
 8008ea6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2201      	movs	r2, #1
 8008ebe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	2201      	movs	r2, #1
 8008ec6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2201      	movs	r2, #1
 8008ece:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008eda:	2300      	movs	r3, #0
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	3708      	adds	r7, #8
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	bd80      	pop	{r7, pc}

08008ee4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8008ee4:	b480      	push	{r7}
 8008ee6:	b083      	sub	sp, #12
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008eec:	bf00      	nop
 8008eee:	370c      	adds	r7, #12
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef6:	4770      	bx	lr

08008ef8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008ef8:	b580      	push	{r7, lr}
 8008efa:	b084      	sub	sp, #16
 8008efc:	af00      	add	r7, sp, #0
 8008efe:	6078      	str	r0, [r7, #4]
 8008f00:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d109      	bne.n	8008f1c <HAL_TIM_PWM_Start+0x24>
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008f0e:	b2db      	uxtb	r3, r3
 8008f10:	2b01      	cmp	r3, #1
 8008f12:	bf14      	ite	ne
 8008f14:	2301      	movne	r3, #1
 8008f16:	2300      	moveq	r3, #0
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	e022      	b.n	8008f62 <HAL_TIM_PWM_Start+0x6a>
 8008f1c:	683b      	ldr	r3, [r7, #0]
 8008f1e:	2b04      	cmp	r3, #4
 8008f20:	d109      	bne.n	8008f36 <HAL_TIM_PWM_Start+0x3e>
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	2b01      	cmp	r3, #1
 8008f2c:	bf14      	ite	ne
 8008f2e:	2301      	movne	r3, #1
 8008f30:	2300      	moveq	r3, #0
 8008f32:	b2db      	uxtb	r3, r3
 8008f34:	e015      	b.n	8008f62 <HAL_TIM_PWM_Start+0x6a>
 8008f36:	683b      	ldr	r3, [r7, #0]
 8008f38:	2b08      	cmp	r3, #8
 8008f3a:	d109      	bne.n	8008f50 <HAL_TIM_PWM_Start+0x58>
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8008f42:	b2db      	uxtb	r3, r3
 8008f44:	2b01      	cmp	r3, #1
 8008f46:	bf14      	ite	ne
 8008f48:	2301      	movne	r3, #1
 8008f4a:	2300      	moveq	r3, #0
 8008f4c:	b2db      	uxtb	r3, r3
 8008f4e:	e008      	b.n	8008f62 <HAL_TIM_PWM_Start+0x6a>
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008f56:	b2db      	uxtb	r3, r3
 8008f58:	2b01      	cmp	r3, #1
 8008f5a:	bf14      	ite	ne
 8008f5c:	2301      	movne	r3, #1
 8008f5e:	2300      	moveq	r3, #0
 8008f60:	b2db      	uxtb	r3, r3
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d001      	beq.n	8008f6a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8008f66:	2301      	movs	r3, #1
 8008f68:	e07c      	b.n	8009064 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008f6a:	683b      	ldr	r3, [r7, #0]
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d104      	bne.n	8008f7a <HAL_TIM_PWM_Start+0x82>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	2202      	movs	r2, #2
 8008f74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008f78:	e013      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xaa>
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	2b04      	cmp	r3, #4
 8008f7e:	d104      	bne.n	8008f8a <HAL_TIM_PWM_Start+0x92>
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	2202      	movs	r2, #2
 8008f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008f88:	e00b      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xaa>
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	2b08      	cmp	r3, #8
 8008f8e:	d104      	bne.n	8008f9a <HAL_TIM_PWM_Start+0xa2>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	2202      	movs	r2, #2
 8008f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008f98:	e003      	b.n	8008fa2 <HAL_TIM_PWM_Start+0xaa>
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	2202      	movs	r2, #2
 8008f9e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2201      	movs	r2, #1
 8008fa8:	6839      	ldr	r1, [r7, #0]
 8008faa:	4618      	mov	r0, r3
 8008fac:	f000 fcec 	bl	8009988 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	4a2d      	ldr	r2, [pc, #180]	@ (800906c <HAL_TIM_PWM_Start+0x174>)
 8008fb6:	4293      	cmp	r3, r2
 8008fb8:	d004      	beq.n	8008fc4 <HAL_TIM_PWM_Start+0xcc>
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8009070 <HAL_TIM_PWM_Start+0x178>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d101      	bne.n	8008fc8 <HAL_TIM_PWM_Start+0xd0>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	e000      	b.n	8008fca <HAL_TIM_PWM_Start+0xd2>
 8008fc8:	2300      	movs	r3, #0
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d007      	beq.n	8008fde <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8008fdc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	4a22      	ldr	r2, [pc, #136]	@ (800906c <HAL_TIM_PWM_Start+0x174>)
 8008fe4:	4293      	cmp	r3, r2
 8008fe6:	d022      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008ff0:	d01d      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	681b      	ldr	r3, [r3, #0]
 8008ff6:	4a1f      	ldr	r2, [pc, #124]	@ (8009074 <HAL_TIM_PWM_Start+0x17c>)
 8008ff8:	4293      	cmp	r3, r2
 8008ffa:	d018      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	4a1d      	ldr	r2, [pc, #116]	@ (8009078 <HAL_TIM_PWM_Start+0x180>)
 8009002:	4293      	cmp	r3, r2
 8009004:	d013      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	4a1c      	ldr	r2, [pc, #112]	@ (800907c <HAL_TIM_PWM_Start+0x184>)
 800900c:	4293      	cmp	r3, r2
 800900e:	d00e      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8009010:	687b      	ldr	r3, [r7, #4]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	4a16      	ldr	r2, [pc, #88]	@ (8009070 <HAL_TIM_PWM_Start+0x178>)
 8009016:	4293      	cmp	r3, r2
 8009018:	d009      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	4a18      	ldr	r2, [pc, #96]	@ (8009080 <HAL_TIM_PWM_Start+0x188>)
 8009020:	4293      	cmp	r3, r2
 8009022:	d004      	beq.n	800902e <HAL_TIM_PWM_Start+0x136>
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	681b      	ldr	r3, [r3, #0]
 8009028:	4a16      	ldr	r2, [pc, #88]	@ (8009084 <HAL_TIM_PWM_Start+0x18c>)
 800902a:	4293      	cmp	r3, r2
 800902c:	d111      	bne.n	8009052 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	689b      	ldr	r3, [r3, #8]
 8009034:	f003 0307 	and.w	r3, r3, #7
 8009038:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	2b06      	cmp	r3, #6
 800903e:	d010      	beq.n	8009062 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	681a      	ldr	r2, [r3, #0]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	f042 0201 	orr.w	r2, r2, #1
 800904e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009050:	e007      	b.n	8009062 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	681a      	ldr	r2, [r3, #0]
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f042 0201 	orr.w	r2, r2, #1
 8009060:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009062:	2300      	movs	r3, #0
}
 8009064:	4618      	mov	r0, r3
 8009066:	3710      	adds	r7, #16
 8009068:	46bd      	mov	sp, r7
 800906a:	bd80      	pop	{r7, pc}
 800906c:	40010000 	.word	0x40010000
 8009070:	40010400 	.word	0x40010400
 8009074:	40000400 	.word	0x40000400
 8009078:	40000800 	.word	0x40000800
 800907c:	40000c00 	.word	0x40000c00
 8009080:	40014000 	.word	0x40014000
 8009084:	40001800 	.word	0x40001800

08009088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009088:	b580      	push	{r7, lr}
 800908a:	b086      	sub	sp, #24
 800908c:	af00      	add	r7, sp, #0
 800908e:	60f8      	str	r0, [r7, #12]
 8009090:	60b9      	str	r1, [r7, #8]
 8009092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009094:	2300      	movs	r3, #0
 8009096:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d101      	bne.n	80090a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80090a2:	2302      	movs	r3, #2
 80090a4:	e0ae      	b.n	8009204 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2201      	movs	r2, #1
 80090aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2b0c      	cmp	r3, #12
 80090b2:	f200 809f 	bhi.w	80091f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80090b6:	a201      	add	r2, pc, #4	@ (adr r2, 80090bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80090b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090bc:	080090f1 	.word	0x080090f1
 80090c0:	080091f5 	.word	0x080091f5
 80090c4:	080091f5 	.word	0x080091f5
 80090c8:	080091f5 	.word	0x080091f5
 80090cc:	08009131 	.word	0x08009131
 80090d0:	080091f5 	.word	0x080091f5
 80090d4:	080091f5 	.word	0x080091f5
 80090d8:	080091f5 	.word	0x080091f5
 80090dc:	08009173 	.word	0x08009173
 80090e0:	080091f5 	.word	0x080091f5
 80090e4:	080091f5 	.word	0x080091f5
 80090e8:	080091f5 	.word	0x080091f5
 80090ec:	080091b3 	.word	0x080091b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	681b      	ldr	r3, [r3, #0]
 80090f4:	68b9      	ldr	r1, [r7, #8]
 80090f6:	4618      	mov	r0, r3
 80090f8:	f000 f9fc 	bl	80094f4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	699a      	ldr	r2, [r3, #24]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f042 0208 	orr.w	r2, r2, #8
 800910a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	699a      	ldr	r2, [r3, #24]
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f022 0204 	bic.w	r2, r2, #4
 800911a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	6999      	ldr	r1, [r3, #24]
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	691a      	ldr	r2, [r3, #16]
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	430a      	orrs	r2, r1
 800912c:	619a      	str	r2, [r3, #24]
      break;
 800912e:	e064      	b.n	80091fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	68b9      	ldr	r1, [r7, #8]
 8009136:	4618      	mov	r0, r3
 8009138:	f000 fa4c 	bl	80095d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	699a      	ldr	r2, [r3, #24]
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800914a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	699a      	ldr	r2, [r3, #24]
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800915a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	681b      	ldr	r3, [r3, #0]
 8009160:	6999      	ldr	r1, [r3, #24]
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	691b      	ldr	r3, [r3, #16]
 8009166:	021a      	lsls	r2, r3, #8
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	430a      	orrs	r2, r1
 800916e:	619a      	str	r2, [r3, #24]
      break;
 8009170:	e043      	b.n	80091fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	68b9      	ldr	r1, [r7, #8]
 8009178:	4618      	mov	r0, r3
 800917a:	f000 faa1 	bl	80096c0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	681b      	ldr	r3, [r3, #0]
 8009182:	69da      	ldr	r2, [r3, #28]
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f042 0208 	orr.w	r2, r2, #8
 800918c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	69da      	ldr	r2, [r3, #28]
 8009194:	68fb      	ldr	r3, [r7, #12]
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	f022 0204 	bic.w	r2, r2, #4
 800919c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	69d9      	ldr	r1, [r3, #28]
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	691a      	ldr	r2, [r3, #16]
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	430a      	orrs	r2, r1
 80091ae:	61da      	str	r2, [r3, #28]
      break;
 80091b0:	e023      	b.n	80091fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	68b9      	ldr	r1, [r7, #8]
 80091b8:	4618      	mov	r0, r3
 80091ba:	f000 faf5 	bl	80097a8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	69da      	ldr	r2, [r3, #28]
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80091cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	69da      	ldr	r2, [r3, #28]
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80091dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80091de:	68fb      	ldr	r3, [r7, #12]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	69d9      	ldr	r1, [r3, #28]
 80091e4:	68bb      	ldr	r3, [r7, #8]
 80091e6:	691b      	ldr	r3, [r3, #16]
 80091e8:	021a      	lsls	r2, r3, #8
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	430a      	orrs	r2, r1
 80091f0:	61da      	str	r2, [r3, #28]
      break;
 80091f2:	e002      	b.n	80091fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80091f4:	2301      	movs	r3, #1
 80091f6:	75fb      	strb	r3, [r7, #23]
      break;
 80091f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	2200      	movs	r2, #0
 80091fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009202:	7dfb      	ldrb	r3, [r7, #23]
}
 8009204:	4618      	mov	r0, r3
 8009206:	3718      	adds	r7, #24
 8009208:	46bd      	mov	sp, r7
 800920a:	bd80      	pop	{r7, pc}

0800920c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800920c:	b580      	push	{r7, lr}
 800920e:	b084      	sub	sp, #16
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009216:	2300      	movs	r3, #0
 8009218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009220:	2b01      	cmp	r3, #1
 8009222:	d101      	bne.n	8009228 <HAL_TIM_ConfigClockSource+0x1c>
 8009224:	2302      	movs	r3, #2
 8009226:	e0b4      	b.n	8009392 <HAL_TIM_ConfigClockSource+0x186>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	2201      	movs	r2, #1
 800922c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	2202      	movs	r2, #2
 8009234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	689b      	ldr	r3, [r3, #8]
 800923e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009248:	68bb      	ldr	r3, [r7, #8]
 800924a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800924e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	68ba      	ldr	r2, [r7, #8]
 8009256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009258:	683b      	ldr	r3, [r7, #0]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009260:	d03e      	beq.n	80092e0 <HAL_TIM_ConfigClockSource+0xd4>
 8009262:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009266:	f200 8087 	bhi.w	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 800926a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800926e:	f000 8086 	beq.w	800937e <HAL_TIM_ConfigClockSource+0x172>
 8009272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009276:	d87f      	bhi.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 8009278:	2b70      	cmp	r3, #112	@ 0x70
 800927a:	d01a      	beq.n	80092b2 <HAL_TIM_ConfigClockSource+0xa6>
 800927c:	2b70      	cmp	r3, #112	@ 0x70
 800927e:	d87b      	bhi.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 8009280:	2b60      	cmp	r3, #96	@ 0x60
 8009282:	d050      	beq.n	8009326 <HAL_TIM_ConfigClockSource+0x11a>
 8009284:	2b60      	cmp	r3, #96	@ 0x60
 8009286:	d877      	bhi.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 8009288:	2b50      	cmp	r3, #80	@ 0x50
 800928a:	d03c      	beq.n	8009306 <HAL_TIM_ConfigClockSource+0xfa>
 800928c:	2b50      	cmp	r3, #80	@ 0x50
 800928e:	d873      	bhi.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 8009290:	2b40      	cmp	r3, #64	@ 0x40
 8009292:	d058      	beq.n	8009346 <HAL_TIM_ConfigClockSource+0x13a>
 8009294:	2b40      	cmp	r3, #64	@ 0x40
 8009296:	d86f      	bhi.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 8009298:	2b30      	cmp	r3, #48	@ 0x30
 800929a:	d064      	beq.n	8009366 <HAL_TIM_ConfigClockSource+0x15a>
 800929c:	2b30      	cmp	r3, #48	@ 0x30
 800929e:	d86b      	bhi.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 80092a0:	2b20      	cmp	r3, #32
 80092a2:	d060      	beq.n	8009366 <HAL_TIM_ConfigClockSource+0x15a>
 80092a4:	2b20      	cmp	r3, #32
 80092a6:	d867      	bhi.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d05c      	beq.n	8009366 <HAL_TIM_ConfigClockSource+0x15a>
 80092ac:	2b10      	cmp	r3, #16
 80092ae:	d05a      	beq.n	8009366 <HAL_TIM_ConfigClockSource+0x15a>
 80092b0:	e062      	b.n	8009378 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092c2:	f000 fb41 	bl	8009948 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	689b      	ldr	r3, [r3, #8]
 80092cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80092ce:	68bb      	ldr	r3, [r7, #8]
 80092d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80092d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	68ba      	ldr	r2, [r7, #8]
 80092dc:	609a      	str	r2, [r3, #8]
      break;
 80092de:	e04f      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80092f0:	f000 fb2a 	bl	8009948 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	681b      	ldr	r3, [r3, #0]
 80092f8:	689a      	ldr	r2, [r3, #8]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009302:	609a      	str	r2, [r3, #8]
      break;
 8009304:	e03c      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800930e:	683b      	ldr	r3, [r7, #0]
 8009310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009312:	461a      	mov	r2, r3
 8009314:	f000 fa9e 	bl	8009854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	2150      	movs	r1, #80	@ 0x50
 800931e:	4618      	mov	r0, r3
 8009320:	f000 faf7 	bl	8009912 <TIM_ITRx_SetConfig>
      break;
 8009324:	e02c      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800932a:	683b      	ldr	r3, [r7, #0]
 800932c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800932e:	683b      	ldr	r3, [r7, #0]
 8009330:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009332:	461a      	mov	r2, r3
 8009334:	f000 fabd 	bl	80098b2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2160      	movs	r1, #96	@ 0x60
 800933e:	4618      	mov	r0, r3
 8009340:	f000 fae7 	bl	8009912 <TIM_ITRx_SetConfig>
      break;
 8009344:	e01c      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009352:	461a      	mov	r2, r3
 8009354:	f000 fa7e 	bl	8009854 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2140      	movs	r1, #64	@ 0x40
 800935e:	4618      	mov	r0, r3
 8009360:	f000 fad7 	bl	8009912 <TIM_ITRx_SetConfig>
      break;
 8009364:	e00c      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	4619      	mov	r1, r3
 8009370:	4610      	mov	r0, r2
 8009372:	f000 face 	bl	8009912 <TIM_ITRx_SetConfig>
      break;
 8009376:	e003      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	73fb      	strb	r3, [r7, #15]
      break;
 800937c:	e000      	b.n	8009380 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800937e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	2201      	movs	r2, #1
 8009384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009390:	7bfb      	ldrb	r3, [r7, #15]
}
 8009392:	4618      	mov	r0, r3
 8009394:	3710      	adds	r7, #16
 8009396:	46bd      	mov	sp, r7
 8009398:	bd80      	pop	{r7, pc}
	...

0800939c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800939c:	b480      	push	{r7}
 800939e:	b085      	sub	sp, #20
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
 80093a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	681b      	ldr	r3, [r3, #0]
 80093aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	4a46      	ldr	r2, [pc, #280]	@ (80094c8 <TIM_Base_SetConfig+0x12c>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d013      	beq.n	80093dc <TIM_Base_SetConfig+0x40>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093ba:	d00f      	beq.n	80093dc <TIM_Base_SetConfig+0x40>
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	4a43      	ldr	r2, [pc, #268]	@ (80094cc <TIM_Base_SetConfig+0x130>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d00b      	beq.n	80093dc <TIM_Base_SetConfig+0x40>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	4a42      	ldr	r2, [pc, #264]	@ (80094d0 <TIM_Base_SetConfig+0x134>)
 80093c8:	4293      	cmp	r3, r2
 80093ca:	d007      	beq.n	80093dc <TIM_Base_SetConfig+0x40>
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	4a41      	ldr	r2, [pc, #260]	@ (80094d4 <TIM_Base_SetConfig+0x138>)
 80093d0:	4293      	cmp	r3, r2
 80093d2:	d003      	beq.n	80093dc <TIM_Base_SetConfig+0x40>
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	4a40      	ldr	r2, [pc, #256]	@ (80094d8 <TIM_Base_SetConfig+0x13c>)
 80093d8:	4293      	cmp	r3, r2
 80093da:	d108      	bne.n	80093ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80093e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	685b      	ldr	r3, [r3, #4]
 80093e8:	68fa      	ldr	r2, [r7, #12]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	4a35      	ldr	r2, [pc, #212]	@ (80094c8 <TIM_Base_SetConfig+0x12c>)
 80093f2:	4293      	cmp	r3, r2
 80093f4:	d02b      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80093fc:	d027      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	4a32      	ldr	r2, [pc, #200]	@ (80094cc <TIM_Base_SetConfig+0x130>)
 8009402:	4293      	cmp	r3, r2
 8009404:	d023      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a31      	ldr	r2, [pc, #196]	@ (80094d0 <TIM_Base_SetConfig+0x134>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d01f      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a30      	ldr	r2, [pc, #192]	@ (80094d4 <TIM_Base_SetConfig+0x138>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d01b      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	4a2f      	ldr	r2, [pc, #188]	@ (80094d8 <TIM_Base_SetConfig+0x13c>)
 800941a:	4293      	cmp	r3, r2
 800941c:	d017      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	4a2e      	ldr	r2, [pc, #184]	@ (80094dc <TIM_Base_SetConfig+0x140>)
 8009422:	4293      	cmp	r3, r2
 8009424:	d013      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	4a2d      	ldr	r2, [pc, #180]	@ (80094e0 <TIM_Base_SetConfig+0x144>)
 800942a:	4293      	cmp	r3, r2
 800942c:	d00f      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4a2c      	ldr	r2, [pc, #176]	@ (80094e4 <TIM_Base_SetConfig+0x148>)
 8009432:	4293      	cmp	r3, r2
 8009434:	d00b      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	4a2b      	ldr	r2, [pc, #172]	@ (80094e8 <TIM_Base_SetConfig+0x14c>)
 800943a:	4293      	cmp	r3, r2
 800943c:	d007      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	4a2a      	ldr	r2, [pc, #168]	@ (80094ec <TIM_Base_SetConfig+0x150>)
 8009442:	4293      	cmp	r3, r2
 8009444:	d003      	beq.n	800944e <TIM_Base_SetConfig+0xb2>
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	4a29      	ldr	r2, [pc, #164]	@ (80094f0 <TIM_Base_SetConfig+0x154>)
 800944a:	4293      	cmp	r3, r2
 800944c:	d108      	bne.n	8009460 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009454:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	68db      	ldr	r3, [r3, #12]
 800945a:	68fa      	ldr	r2, [r7, #12]
 800945c:	4313      	orrs	r3, r2
 800945e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	695b      	ldr	r3, [r3, #20]
 800946a:	4313      	orrs	r3, r2
 800946c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	68fa      	ldr	r2, [r7, #12]
 8009472:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009474:	683b      	ldr	r3, [r7, #0]
 8009476:	689a      	ldr	r2, [r3, #8]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	681a      	ldr	r2, [r3, #0]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	4a10      	ldr	r2, [pc, #64]	@ (80094c8 <TIM_Base_SetConfig+0x12c>)
 8009488:	4293      	cmp	r3, r2
 800948a:	d003      	beq.n	8009494 <TIM_Base_SetConfig+0xf8>
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	4a12      	ldr	r2, [pc, #72]	@ (80094d8 <TIM_Base_SetConfig+0x13c>)
 8009490:	4293      	cmp	r3, r2
 8009492:	d103      	bne.n	800949c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009494:	683b      	ldr	r3, [r7, #0]
 8009496:	691a      	ldr	r2, [r3, #16]
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	2201      	movs	r2, #1
 80094a0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	691b      	ldr	r3, [r3, #16]
 80094a6:	f003 0301 	and.w	r3, r3, #1
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	d105      	bne.n	80094ba <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	691b      	ldr	r3, [r3, #16]
 80094b2:	f023 0201 	bic.w	r2, r3, #1
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	611a      	str	r2, [r3, #16]
  }
}
 80094ba:	bf00      	nop
 80094bc:	3714      	adds	r7, #20
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr
 80094c6:	bf00      	nop
 80094c8:	40010000 	.word	0x40010000
 80094cc:	40000400 	.word	0x40000400
 80094d0:	40000800 	.word	0x40000800
 80094d4:	40000c00 	.word	0x40000c00
 80094d8:	40010400 	.word	0x40010400
 80094dc:	40014000 	.word	0x40014000
 80094e0:	40014400 	.word	0x40014400
 80094e4:	40014800 	.word	0x40014800
 80094e8:	40001800 	.word	0x40001800
 80094ec:	40001c00 	.word	0x40001c00
 80094f0:	40002000 	.word	0x40002000

080094f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80094f4:	b480      	push	{r7}
 80094f6:	b087      	sub	sp, #28
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
 80094fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	6a1b      	ldr	r3, [r3, #32]
 8009502:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6a1b      	ldr	r3, [r3, #32]
 8009508:	f023 0201 	bic.w	r2, r3, #1
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	699b      	ldr	r3, [r3, #24]
 800951a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	f023 0303 	bic.w	r3, r3, #3
 800952a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	68fa      	ldr	r2, [r7, #12]
 8009532:	4313      	orrs	r3, r2
 8009534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009536:	697b      	ldr	r3, [r7, #20]
 8009538:	f023 0302 	bic.w	r3, r3, #2
 800953c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800953e:	683b      	ldr	r3, [r7, #0]
 8009540:	689b      	ldr	r3, [r3, #8]
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	4313      	orrs	r3, r2
 8009546:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	4a20      	ldr	r2, [pc, #128]	@ (80095cc <TIM_OC1_SetConfig+0xd8>)
 800954c:	4293      	cmp	r3, r2
 800954e:	d003      	beq.n	8009558 <TIM_OC1_SetConfig+0x64>
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	4a1f      	ldr	r2, [pc, #124]	@ (80095d0 <TIM_OC1_SetConfig+0xdc>)
 8009554:	4293      	cmp	r3, r2
 8009556:	d10c      	bne.n	8009572 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	f023 0308 	bic.w	r3, r3, #8
 800955e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009560:	683b      	ldr	r3, [r7, #0]
 8009562:	68db      	ldr	r3, [r3, #12]
 8009564:	697a      	ldr	r2, [r7, #20]
 8009566:	4313      	orrs	r3, r2
 8009568:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800956a:	697b      	ldr	r3, [r7, #20]
 800956c:	f023 0304 	bic.w	r3, r3, #4
 8009570:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	4a15      	ldr	r2, [pc, #84]	@ (80095cc <TIM_OC1_SetConfig+0xd8>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d003      	beq.n	8009582 <TIM_OC1_SetConfig+0x8e>
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	4a14      	ldr	r2, [pc, #80]	@ (80095d0 <TIM_OC1_SetConfig+0xdc>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d111      	bne.n	80095a6 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009582:	693b      	ldr	r3, [r7, #16]
 8009584:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800958a:	693b      	ldr	r3, [r7, #16]
 800958c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	695b      	ldr	r3, [r3, #20]
 8009596:	693a      	ldr	r2, [r7, #16]
 8009598:	4313      	orrs	r3, r2
 800959a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800959c:	683b      	ldr	r3, [r7, #0]
 800959e:	699b      	ldr	r3, [r3, #24]
 80095a0:	693a      	ldr	r2, [r7, #16]
 80095a2:	4313      	orrs	r3, r2
 80095a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	693a      	ldr	r2, [r7, #16]
 80095aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	68fa      	ldr	r2, [r7, #12]
 80095b0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80095b2:	683b      	ldr	r3, [r7, #0]
 80095b4:	685a      	ldr	r2, [r3, #4]
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	697a      	ldr	r2, [r7, #20]
 80095be:	621a      	str	r2, [r3, #32]
}
 80095c0:	bf00      	nop
 80095c2:	371c      	adds	r7, #28
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr
 80095cc:	40010000 	.word	0x40010000
 80095d0:	40010400 	.word	0x40010400

080095d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b087      	sub	sp, #28
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
 80095dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	6a1b      	ldr	r3, [r3, #32]
 80095e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	6a1b      	ldr	r3, [r3, #32]
 80095e8:	f023 0210 	bic.w	r2, r3, #16
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	685b      	ldr	r3, [r3, #4]
 80095f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	699b      	ldr	r3, [r3, #24]
 80095fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800960a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	021b      	lsls	r3, r3, #8
 8009612:	68fa      	ldr	r2, [r7, #12]
 8009614:	4313      	orrs	r3, r2
 8009616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009618:	697b      	ldr	r3, [r7, #20]
 800961a:	f023 0320 	bic.w	r3, r3, #32
 800961e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009620:	683b      	ldr	r3, [r7, #0]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	011b      	lsls	r3, r3, #4
 8009626:	697a      	ldr	r2, [r7, #20]
 8009628:	4313      	orrs	r3, r2
 800962a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	4a22      	ldr	r2, [pc, #136]	@ (80096b8 <TIM_OC2_SetConfig+0xe4>)
 8009630:	4293      	cmp	r3, r2
 8009632:	d003      	beq.n	800963c <TIM_OC2_SetConfig+0x68>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	4a21      	ldr	r2, [pc, #132]	@ (80096bc <TIM_OC2_SetConfig+0xe8>)
 8009638:	4293      	cmp	r3, r2
 800963a:	d10d      	bne.n	8009658 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	68db      	ldr	r3, [r3, #12]
 8009648:	011b      	lsls	r3, r3, #4
 800964a:	697a      	ldr	r2, [r7, #20]
 800964c:	4313      	orrs	r3, r2
 800964e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009656:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	4a17      	ldr	r2, [pc, #92]	@ (80096b8 <TIM_OC2_SetConfig+0xe4>)
 800965c:	4293      	cmp	r3, r2
 800965e:	d003      	beq.n	8009668 <TIM_OC2_SetConfig+0x94>
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	4a16      	ldr	r2, [pc, #88]	@ (80096bc <TIM_OC2_SetConfig+0xe8>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d113      	bne.n	8009690 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009668:	693b      	ldr	r3, [r7, #16]
 800966a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800966e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009670:	693b      	ldr	r3, [r7, #16]
 8009672:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009676:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009678:	683b      	ldr	r3, [r7, #0]
 800967a:	695b      	ldr	r3, [r3, #20]
 800967c:	009b      	lsls	r3, r3, #2
 800967e:	693a      	ldr	r2, [r7, #16]
 8009680:	4313      	orrs	r3, r2
 8009682:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	699b      	ldr	r3, [r3, #24]
 8009688:	009b      	lsls	r3, r3, #2
 800968a:	693a      	ldr	r2, [r7, #16]
 800968c:	4313      	orrs	r3, r2
 800968e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	693a      	ldr	r2, [r7, #16]
 8009694:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	68fa      	ldr	r2, [r7, #12]
 800969a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800969c:	683b      	ldr	r3, [r7, #0]
 800969e:	685a      	ldr	r2, [r3, #4]
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	697a      	ldr	r2, [r7, #20]
 80096a8:	621a      	str	r2, [r3, #32]
}
 80096aa:	bf00      	nop
 80096ac:	371c      	adds	r7, #28
 80096ae:	46bd      	mov	sp, r7
 80096b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b4:	4770      	bx	lr
 80096b6:	bf00      	nop
 80096b8:	40010000 	.word	0x40010000
 80096bc:	40010400 	.word	0x40010400

080096c0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b087      	sub	sp, #28
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
 80096c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6a1b      	ldr	r3, [r3, #32]
 80096ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6a1b      	ldr	r3, [r3, #32]
 80096d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	69db      	ldr	r3, [r3, #28]
 80096e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	f023 0303 	bic.w	r3, r3, #3
 80096f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80096f8:	683b      	ldr	r3, [r7, #0]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	68fa      	ldr	r2, [r7, #12]
 80096fe:	4313      	orrs	r3, r2
 8009700:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009708:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	689b      	ldr	r3, [r3, #8]
 800970e:	021b      	lsls	r3, r3, #8
 8009710:	697a      	ldr	r2, [r7, #20]
 8009712:	4313      	orrs	r3, r2
 8009714:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	4a21      	ldr	r2, [pc, #132]	@ (80097a0 <TIM_OC3_SetConfig+0xe0>)
 800971a:	4293      	cmp	r3, r2
 800971c:	d003      	beq.n	8009726 <TIM_OC3_SetConfig+0x66>
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	4a20      	ldr	r2, [pc, #128]	@ (80097a4 <TIM_OC3_SetConfig+0xe4>)
 8009722:	4293      	cmp	r3, r2
 8009724:	d10d      	bne.n	8009742 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800972c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800972e:	683b      	ldr	r3, [r7, #0]
 8009730:	68db      	ldr	r3, [r3, #12]
 8009732:	021b      	lsls	r3, r3, #8
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	4313      	orrs	r3, r2
 8009738:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8009740:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	4a16      	ldr	r2, [pc, #88]	@ (80097a0 <TIM_OC3_SetConfig+0xe0>)
 8009746:	4293      	cmp	r3, r2
 8009748:	d003      	beq.n	8009752 <TIM_OC3_SetConfig+0x92>
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	4a15      	ldr	r2, [pc, #84]	@ (80097a4 <TIM_OC3_SetConfig+0xe4>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d113      	bne.n	800977a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8009752:	693b      	ldr	r3, [r7, #16]
 8009754:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8009758:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800975a:	693b      	ldr	r3, [r7, #16]
 800975c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009760:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	695b      	ldr	r3, [r3, #20]
 8009766:	011b      	lsls	r3, r3, #4
 8009768:	693a      	ldr	r2, [r7, #16]
 800976a:	4313      	orrs	r3, r2
 800976c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800976e:	683b      	ldr	r3, [r7, #0]
 8009770:	699b      	ldr	r3, [r3, #24]
 8009772:	011b      	lsls	r3, r3, #4
 8009774:	693a      	ldr	r2, [r7, #16]
 8009776:	4313      	orrs	r3, r2
 8009778:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	693a      	ldr	r2, [r7, #16]
 800977e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	68fa      	ldr	r2, [r7, #12]
 8009784:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	685a      	ldr	r2, [r3, #4]
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	621a      	str	r2, [r3, #32]
}
 8009794:	bf00      	nop
 8009796:	371c      	adds	r7, #28
 8009798:	46bd      	mov	sp, r7
 800979a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800979e:	4770      	bx	lr
 80097a0:	40010000 	.word	0x40010000
 80097a4:	40010400 	.word	0x40010400

080097a8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b087      	sub	sp, #28
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6a1b      	ldr	r3, [r3, #32]
 80097b6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	6a1b      	ldr	r3, [r3, #32]
 80097bc:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	685b      	ldr	r3, [r3, #4]
 80097c8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	69db      	ldr	r3, [r3, #28]
 80097ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80097d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80097de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	021b      	lsls	r3, r3, #8
 80097e6:	68fa      	ldr	r2, [r7, #12]
 80097e8:	4313      	orrs	r3, r2
 80097ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80097ec:	693b      	ldr	r3, [r7, #16]
 80097ee:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097f2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	031b      	lsls	r3, r3, #12
 80097fa:	693a      	ldr	r2, [r7, #16]
 80097fc:	4313      	orrs	r3, r2
 80097fe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	4a12      	ldr	r2, [pc, #72]	@ (800984c <TIM_OC4_SetConfig+0xa4>)
 8009804:	4293      	cmp	r3, r2
 8009806:	d003      	beq.n	8009810 <TIM_OC4_SetConfig+0x68>
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	4a11      	ldr	r2, [pc, #68]	@ (8009850 <TIM_OC4_SetConfig+0xa8>)
 800980c:	4293      	cmp	r3, r2
 800980e:	d109      	bne.n	8009824 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009810:	697b      	ldr	r3, [r7, #20]
 8009812:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009816:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009818:	683b      	ldr	r3, [r7, #0]
 800981a:	695b      	ldr	r3, [r3, #20]
 800981c:	019b      	lsls	r3, r3, #6
 800981e:	697a      	ldr	r2, [r7, #20]
 8009820:	4313      	orrs	r3, r2
 8009822:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	697a      	ldr	r2, [r7, #20]
 8009828:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	68fa      	ldr	r2, [r7, #12]
 800982e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	685a      	ldr	r2, [r3, #4]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	693a      	ldr	r2, [r7, #16]
 800983c:	621a      	str	r2, [r3, #32]
}
 800983e:	bf00      	nop
 8009840:	371c      	adds	r7, #28
 8009842:	46bd      	mov	sp, r7
 8009844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009848:	4770      	bx	lr
 800984a:	bf00      	nop
 800984c:	40010000 	.word	0x40010000
 8009850:	40010400 	.word	0x40010400

08009854 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009854:	b480      	push	{r7}
 8009856:	b087      	sub	sp, #28
 8009858:	af00      	add	r7, sp, #0
 800985a:	60f8      	str	r0, [r7, #12]
 800985c:	60b9      	str	r1, [r7, #8]
 800985e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	6a1b      	ldr	r3, [r3, #32]
 8009864:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	6a1b      	ldr	r3, [r3, #32]
 800986a:	f023 0201 	bic.w	r2, r3, #1
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	699b      	ldr	r3, [r3, #24]
 8009876:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009878:	693b      	ldr	r3, [r7, #16]
 800987a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800987e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	011b      	lsls	r3, r3, #4
 8009884:	693a      	ldr	r2, [r7, #16]
 8009886:	4313      	orrs	r3, r2
 8009888:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	f023 030a 	bic.w	r3, r3, #10
 8009890:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009892:	697a      	ldr	r2, [r7, #20]
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	4313      	orrs	r3, r2
 8009898:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	693a      	ldr	r2, [r7, #16]
 800989e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	697a      	ldr	r2, [r7, #20]
 80098a4:	621a      	str	r2, [r3, #32]
}
 80098a6:	bf00      	nop
 80098a8:	371c      	adds	r7, #28
 80098aa:	46bd      	mov	sp, r7
 80098ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b0:	4770      	bx	lr

080098b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80098b2:	b480      	push	{r7}
 80098b4:	b087      	sub	sp, #28
 80098b6:	af00      	add	r7, sp, #0
 80098b8:	60f8      	str	r0, [r7, #12]
 80098ba:	60b9      	str	r1, [r7, #8]
 80098bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	6a1b      	ldr	r3, [r3, #32]
 80098c2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	6a1b      	ldr	r3, [r3, #32]
 80098c8:	f023 0210 	bic.w	r2, r3, #16
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	699b      	ldr	r3, [r3, #24]
 80098d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80098d6:	693b      	ldr	r3, [r7, #16]
 80098d8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80098dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	031b      	lsls	r3, r3, #12
 80098e2:	693a      	ldr	r2, [r7, #16]
 80098e4:	4313      	orrs	r3, r2
 80098e6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80098ee:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	011b      	lsls	r3, r3, #4
 80098f4:	697a      	ldr	r2, [r7, #20]
 80098f6:	4313      	orrs	r3, r2
 80098f8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	693a      	ldr	r2, [r7, #16]
 80098fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	697a      	ldr	r2, [r7, #20]
 8009904:	621a      	str	r2, [r3, #32]
}
 8009906:	bf00      	nop
 8009908:	371c      	adds	r7, #28
 800990a:	46bd      	mov	sp, r7
 800990c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009910:	4770      	bx	lr

08009912 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8009912:	b480      	push	{r7}
 8009914:	b085      	sub	sp, #20
 8009916:	af00      	add	r7, sp, #0
 8009918:	6078      	str	r0, [r7, #4]
 800991a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	689b      	ldr	r3, [r3, #8]
 8009920:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009928:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800992a:	683a      	ldr	r2, [r7, #0]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	4313      	orrs	r3, r2
 8009930:	f043 0307 	orr.w	r3, r3, #7
 8009934:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	68fa      	ldr	r2, [r7, #12]
 800993a:	609a      	str	r2, [r3, #8]
}
 800993c:	bf00      	nop
 800993e:	3714      	adds	r7, #20
 8009940:	46bd      	mov	sp, r7
 8009942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009946:	4770      	bx	lr

08009948 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009948:	b480      	push	{r7}
 800994a:	b087      	sub	sp, #28
 800994c:	af00      	add	r7, sp, #0
 800994e:	60f8      	str	r0, [r7, #12]
 8009950:	60b9      	str	r1, [r7, #8]
 8009952:	607a      	str	r2, [r7, #4]
 8009954:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009962:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009964:	683b      	ldr	r3, [r7, #0]
 8009966:	021a      	lsls	r2, r3, #8
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	431a      	orrs	r2, r3
 800996c:	68bb      	ldr	r3, [r7, #8]
 800996e:	4313      	orrs	r3, r2
 8009970:	697a      	ldr	r2, [r7, #20]
 8009972:	4313      	orrs	r3, r2
 8009974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	697a      	ldr	r2, [r7, #20]
 800997a:	609a      	str	r2, [r3, #8]
}
 800997c:	bf00      	nop
 800997e:	371c      	adds	r7, #28
 8009980:	46bd      	mov	sp, r7
 8009982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009986:	4770      	bx	lr

08009988 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009988:	b480      	push	{r7}
 800998a:	b087      	sub	sp, #28
 800998c:	af00      	add	r7, sp, #0
 800998e:	60f8      	str	r0, [r7, #12]
 8009990:	60b9      	str	r1, [r7, #8]
 8009992:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	f003 031f 	and.w	r3, r3, #31
 800999a:	2201      	movs	r2, #1
 800999c:	fa02 f303 	lsl.w	r3, r2, r3
 80099a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	6a1a      	ldr	r2, [r3, #32]
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	43db      	mvns	r3, r3
 80099aa:	401a      	ands	r2, r3
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	6a1a      	ldr	r2, [r3, #32]
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	f003 031f 	and.w	r3, r3, #31
 80099ba:	6879      	ldr	r1, [r7, #4]
 80099bc:	fa01 f303 	lsl.w	r3, r1, r3
 80099c0:	431a      	orrs	r2, r3
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	621a      	str	r2, [r3, #32]
}
 80099c6:	bf00      	nop
 80099c8:	371c      	adds	r7, #28
 80099ca:	46bd      	mov	sp, r7
 80099cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d0:	4770      	bx	lr
	...

080099d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80099d4:	b480      	push	{r7}
 80099d6:	b085      	sub	sp, #20
 80099d8:	af00      	add	r7, sp, #0
 80099da:	6078      	str	r0, [r7, #4]
 80099dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d101      	bne.n	80099ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80099e8:	2302      	movs	r3, #2
 80099ea:	e05a      	b.n	8009aa2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	2201      	movs	r2, #1
 80099f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	2202      	movs	r2, #2
 80099f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	685b      	ldr	r3, [r3, #4]
 8009a02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009a12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009a14:	683b      	ldr	r3, [r7, #0]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68fa      	ldr	r2, [r7, #12]
 8009a1a:	4313      	orrs	r3, r2
 8009a1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4a21      	ldr	r2, [pc, #132]	@ (8009ab0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d022      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a38:	d01d      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	4a1d      	ldr	r2, [pc, #116]	@ (8009ab4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d018      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	4a1b      	ldr	r2, [pc, #108]	@ (8009ab8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8009a4a:	4293      	cmp	r3, r2
 8009a4c:	d013      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	4a1a      	ldr	r2, [pc, #104]	@ (8009abc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8009a54:	4293      	cmp	r3, r2
 8009a56:	d00e      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	4a18      	ldr	r2, [pc, #96]	@ (8009ac0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8009a5e:	4293      	cmp	r3, r2
 8009a60:	d009      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	4a17      	ldr	r2, [pc, #92]	@ (8009ac4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8009a68:	4293      	cmp	r3, r2
 8009a6a:	d004      	beq.n	8009a76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	4a15      	ldr	r2, [pc, #84]	@ (8009ac8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8009a72:	4293      	cmp	r3, r2
 8009a74:	d10c      	bne.n	8009a90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8009a76:	68bb      	ldr	r3, [r7, #8]
 8009a78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009a7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009a7e:	683b      	ldr	r3, [r7, #0]
 8009a80:	685b      	ldr	r3, [r3, #4]
 8009a82:	68ba      	ldr	r2, [r7, #8]
 8009a84:	4313      	orrs	r3, r2
 8009a86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	68ba      	ldr	r2, [r7, #8]
 8009a8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2201      	movs	r2, #1
 8009a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3714      	adds	r7, #20
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	40010000 	.word	0x40010000
 8009ab4:	40000400 	.word	0x40000400
 8009ab8:	40000800 	.word	0x40000800
 8009abc:	40000c00 	.word	0x40000c00
 8009ac0:	40010400 	.word	0x40010400
 8009ac4:	40014000 	.word	0x40014000
 8009ac8:	40001800 	.word	0x40001800

08009acc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009acc:	b580      	push	{r7, lr}
 8009ace:	b082      	sub	sp, #8
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d101      	bne.n	8009ade <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e042      	b.n	8009b64 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ae4:	b2db      	uxtb	r3, r3
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d106      	bne.n	8009af8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	2200      	movs	r2, #0
 8009aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f7fb ff30 	bl	8005958 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2224      	movs	r2, #36	@ 0x24
 8009afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	68da      	ldr	r2, [r3, #12]
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009b0e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009b10:	6878      	ldr	r0, [r7, #4]
 8009b12:	f000 fde9 	bl	800a6e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	691a      	ldr	r2, [r3, #16]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009b24:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	695a      	ldr	r2, [r3, #20]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009b34:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	68da      	ldr	r2, [r3, #12]
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009b44:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	2200      	movs	r2, #0
 8009b4a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2220      	movs	r2, #32
 8009b50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	2220      	movs	r2, #32
 8009b58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009b62:	2300      	movs	r3, #0
}
 8009b64:	4618      	mov	r0, r3
 8009b66:	3708      	adds	r7, #8
 8009b68:	46bd      	mov	sp, r7
 8009b6a:	bd80      	pop	{r7, pc}

08009b6c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b08a      	sub	sp, #40	@ 0x28
 8009b70:	af02      	add	r7, sp, #8
 8009b72:	60f8      	str	r0, [r7, #12]
 8009b74:	60b9      	str	r1, [r7, #8]
 8009b76:	603b      	str	r3, [r7, #0]
 8009b78:	4613      	mov	r3, r2
 8009b7a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009b86:	b2db      	uxtb	r3, r3
 8009b88:	2b20      	cmp	r3, #32
 8009b8a:	d175      	bne.n	8009c78 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d002      	beq.n	8009b98 <HAL_UART_Transmit+0x2c>
 8009b92:	88fb      	ldrh	r3, [r7, #6]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d101      	bne.n	8009b9c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8009b98:	2301      	movs	r3, #1
 8009b9a:	e06e      	b.n	8009c7a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	2200      	movs	r2, #0
 8009ba0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	2221      	movs	r2, #33	@ 0x21
 8009ba6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009baa:	f7fc f8dd 	bl	8005d68 <HAL_GetTick>
 8009bae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8009bb0:	68fb      	ldr	r3, [r7, #12]
 8009bb2:	88fa      	ldrh	r2, [r7, #6]
 8009bb4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	88fa      	ldrh	r2, [r7, #6]
 8009bba:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	689b      	ldr	r3, [r3, #8]
 8009bc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bc4:	d108      	bne.n	8009bd8 <HAL_UART_Transmit+0x6c>
 8009bc6:	68fb      	ldr	r3, [r7, #12]
 8009bc8:	691b      	ldr	r3, [r3, #16]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d104      	bne.n	8009bd8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8009bce:	2300      	movs	r3, #0
 8009bd0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8009bd2:	68bb      	ldr	r3, [r7, #8]
 8009bd4:	61bb      	str	r3, [r7, #24]
 8009bd6:	e003      	b.n	8009be0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009be0:	e02e      	b.n	8009c40 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	9300      	str	r3, [sp, #0]
 8009be6:	697b      	ldr	r3, [r7, #20]
 8009be8:	2200      	movs	r2, #0
 8009bea:	2180      	movs	r1, #128	@ 0x80
 8009bec:	68f8      	ldr	r0, [r7, #12]
 8009bee:	f000 fb4b 	bl	800a288 <UART_WaitOnFlagUntilTimeout>
 8009bf2:	4603      	mov	r3, r0
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d005      	beq.n	8009c04 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2220      	movs	r2, #32
 8009bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8009c00:	2303      	movs	r3, #3
 8009c02:	e03a      	b.n	8009c7a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8009c04:	69fb      	ldr	r3, [r7, #28]
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d10b      	bne.n	8009c22 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009c0a:	69bb      	ldr	r3, [r7, #24]
 8009c0c:	881b      	ldrh	r3, [r3, #0]
 8009c0e:	461a      	mov	r2, r3
 8009c10:	68fb      	ldr	r3, [r7, #12]
 8009c12:	681b      	ldr	r3, [r3, #0]
 8009c14:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009c18:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8009c1a:	69bb      	ldr	r3, [r7, #24]
 8009c1c:	3302      	adds	r3, #2
 8009c1e:	61bb      	str	r3, [r7, #24]
 8009c20:	e007      	b.n	8009c32 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8009c22:	69fb      	ldr	r3, [r7, #28]
 8009c24:	781a      	ldrb	r2, [r3, #0]
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8009c2c:	69fb      	ldr	r3, [r7, #28]
 8009c2e:	3301      	adds	r3, #1
 8009c30:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	3b01      	subs	r3, #1
 8009c3a:	b29a      	uxth	r2, r3
 8009c3c:	68fb      	ldr	r3, [r7, #12]
 8009c3e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8009c44:	b29b      	uxth	r3, r3
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d1cb      	bne.n	8009be2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009c4a:	683b      	ldr	r3, [r7, #0]
 8009c4c:	9300      	str	r3, [sp, #0]
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	2200      	movs	r2, #0
 8009c52:	2140      	movs	r1, #64	@ 0x40
 8009c54:	68f8      	ldr	r0, [r7, #12]
 8009c56:	f000 fb17 	bl	800a288 <UART_WaitOnFlagUntilTimeout>
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	2b00      	cmp	r3, #0
 8009c5e:	d005      	beq.n	8009c6c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009c60:	68fb      	ldr	r3, [r7, #12]
 8009c62:	2220      	movs	r2, #32
 8009c64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8009c68:	2303      	movs	r3, #3
 8009c6a:	e006      	b.n	8009c7a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	2220      	movs	r2, #32
 8009c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8009c74:	2300      	movs	r3, #0
 8009c76:	e000      	b.n	8009c7a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8009c78:	2302      	movs	r3, #2
  }
}
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	3720      	adds	r7, #32
 8009c7e:	46bd      	mov	sp, r7
 8009c80:	bd80      	pop	{r7, pc}

08009c82 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009c82:	b580      	push	{r7, lr}
 8009c84:	b08c      	sub	sp, #48	@ 0x30
 8009c86:	af00      	add	r7, sp, #0
 8009c88:	60f8      	str	r0, [r7, #12]
 8009c8a:	60b9      	str	r1, [r7, #8]
 8009c8c:	4613      	mov	r3, r2
 8009c8e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c96:	b2db      	uxtb	r3, r3
 8009c98:	2b20      	cmp	r3, #32
 8009c9a:	d14a      	bne.n	8009d32 <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d002      	beq.n	8009ca8 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8009ca2:	88fb      	ldrh	r3, [r7, #6]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d101      	bne.n	8009cac <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e043      	b.n	8009d34 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	2201      	movs	r2, #1
 8009cb0:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8009cb8:	88fb      	ldrh	r3, [r7, #6]
 8009cba:	461a      	mov	r2, r3
 8009cbc:	68b9      	ldr	r1, [r7, #8]
 8009cbe:	68f8      	ldr	r0, [r7, #12]
 8009cc0:	f000 fb3b 	bl	800a33a <UART_Start_Receive_IT>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009cca:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009cce:	2b00      	cmp	r3, #0
 8009cd0:	d12c      	bne.n	8009d2c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d125      	bne.n	8009d26 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009cda:	2300      	movs	r3, #0
 8009cdc:	613b      	str	r3, [r7, #16]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	613b      	str	r3, [r7, #16]
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	685b      	ldr	r3, [r3, #4]
 8009cec:	613b      	str	r3, [r7, #16]
 8009cee:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	330c      	adds	r3, #12
 8009cf6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf8:	69bb      	ldr	r3, [r7, #24]
 8009cfa:	e853 3f00 	ldrex	r3, [r3]
 8009cfe:	617b      	str	r3, [r7, #20]
   return(result);
 8009d00:	697b      	ldr	r3, [r7, #20]
 8009d02:	f043 0310 	orr.w	r3, r3, #16
 8009d06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	330c      	adds	r3, #12
 8009d0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009d10:	627a      	str	r2, [r7, #36]	@ 0x24
 8009d12:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d14:	6a39      	ldr	r1, [r7, #32]
 8009d16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d18:	e841 2300 	strex	r3, r2, [r1]
 8009d1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8009d1e:	69fb      	ldr	r3, [r7, #28]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d1e5      	bne.n	8009cf0 <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8009d24:	e002      	b.n	8009d2c <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8009d2c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d30:	e000      	b.n	8009d34 <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8009d32:	2302      	movs	r3, #2
  }
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3730      	adds	r7, #48	@ 0x30
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd80      	pop	{r7, pc}

08009d3c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b0ba      	sub	sp, #232	@ 0xe8
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68db      	ldr	r3, [r3, #12]
 8009d54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	695b      	ldr	r3, [r3, #20]
 8009d5e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009d62:	2300      	movs	r3, #0
 8009d64:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009d68:	2300      	movs	r3, #0
 8009d6a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009d6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d72:	f003 030f 	and.w	r3, r3, #15
 8009d76:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009d7a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d10f      	bne.n	8009da2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d86:	f003 0320 	and.w	r3, r3, #32
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d009      	beq.n	8009da2 <HAL_UART_IRQHandler+0x66>
 8009d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d92:	f003 0320 	and.w	r3, r3, #32
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d003      	beq.n	8009da2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f000 fbe6 	bl	800a56c <UART_Receive_IT>
      return;
 8009da0:	e25b      	b.n	800a25a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009da2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	f000 80de 	beq.w	8009f68 <HAL_UART_IRQHandler+0x22c>
 8009dac:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009db0:	f003 0301 	and.w	r3, r3, #1
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d106      	bne.n	8009dc6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009dbc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	f000 80d1 	beq.w	8009f68 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009dc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dca:	f003 0301 	and.w	r3, r3, #1
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d00b      	beq.n	8009dea <HAL_UART_IRQHandler+0xae>
 8009dd2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009dd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d005      	beq.n	8009dea <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009de2:	f043 0201 	orr.w	r2, r3, #1
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dee:	f003 0304 	and.w	r3, r3, #4
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d00b      	beq.n	8009e0e <HAL_UART_IRQHandler+0xd2>
 8009df6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009dfa:	f003 0301 	and.w	r3, r3, #1
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d005      	beq.n	8009e0e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e06:	f043 0202 	orr.w	r2, r3, #2
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e12:	f003 0302 	and.w	r3, r3, #2
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d00b      	beq.n	8009e32 <HAL_UART_IRQHandler+0xf6>
 8009e1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e1e:	f003 0301 	and.w	r3, r3, #1
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d005      	beq.n	8009e32 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e2a:	f043 0204 	orr.w	r2, r3, #4
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e36:	f003 0308 	and.w	r3, r3, #8
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d011      	beq.n	8009e62 <HAL_UART_IRQHandler+0x126>
 8009e3e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e42:	f003 0320 	and.w	r3, r3, #32
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d105      	bne.n	8009e56 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009e4a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e4e:	f003 0301 	and.w	r3, r3, #1
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d005      	beq.n	8009e62 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e5a:	f043 0208 	orr.w	r2, r3, #8
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e66:	2b00      	cmp	r3, #0
 8009e68:	f000 81f2 	beq.w	800a250 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009e6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e70:	f003 0320 	and.w	r3, r3, #32
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d008      	beq.n	8009e8a <HAL_UART_IRQHandler+0x14e>
 8009e78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e7c:	f003 0320 	and.w	r3, r3, #32
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d002      	beq.n	8009e8a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f000 fb71 	bl	800a56c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	695b      	ldr	r3, [r3, #20]
 8009e90:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e94:	2b40      	cmp	r3, #64	@ 0x40
 8009e96:	bf0c      	ite	eq
 8009e98:	2301      	moveq	r3, #1
 8009e9a:	2300      	movne	r3, #0
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009ea2:	687b      	ldr	r3, [r7, #4]
 8009ea4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009ea6:	f003 0308 	and.w	r3, r3, #8
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d103      	bne.n	8009eb6 <HAL_UART_IRQHandler+0x17a>
 8009eae:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d04f      	beq.n	8009f56 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f000 fa79 	bl	800a3ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	695b      	ldr	r3, [r3, #20]
 8009ec2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ec6:	2b40      	cmp	r3, #64	@ 0x40
 8009ec8:	d141      	bne.n	8009f4e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3314      	adds	r3, #20
 8009ed0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009ed8:	e853 3f00 	ldrex	r3, [r3]
 8009edc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009ee0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009ee4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009ee8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	3314      	adds	r3, #20
 8009ef2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009ef6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009efa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009efe:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009f02:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009f06:	e841 2300 	strex	r3, r2, [r1]
 8009f0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009f0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d1d9      	bne.n	8009eca <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d013      	beq.n	8009f46 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f22:	4a7e      	ldr	r2, [pc, #504]	@ (800a11c <HAL_UART_IRQHandler+0x3e0>)
 8009f24:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f2a:	4618      	mov	r0, r3
 8009f2c:	f7fc f8cd 	bl	80060ca <HAL_DMA_Abort_IT>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d016      	beq.n	8009f64 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009f40:	4610      	mov	r0, r2
 8009f42:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f44:	e00e      	b.n	8009f64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009f46:	6878      	ldr	r0, [r7, #4]
 8009f48:	f7fb f860 	bl	800500c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f4c:	e00a      	b.n	8009f64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f7fb f85c 	bl	800500c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f54:	e006      	b.n	8009f64 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009f56:	6878      	ldr	r0, [r7, #4]
 8009f58:	f7fb f858 	bl	800500c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009f62:	e175      	b.n	800a250 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009f64:	bf00      	nop
    return;
 8009f66:	e173      	b.n	800a250 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f6c:	2b01      	cmp	r3, #1
 8009f6e:	f040 814f 	bne.w	800a210 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009f72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009f76:	f003 0310 	and.w	r3, r3, #16
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	f000 8148 	beq.w	800a210 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009f80:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009f84:	f003 0310 	and.w	r3, r3, #16
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	f000 8141 	beq.w	800a210 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009f8e:	2300      	movs	r3, #0
 8009f90:	60bb      	str	r3, [r7, #8]
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	60bb      	str	r3, [r7, #8]
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	60bb      	str	r3, [r7, #8]
 8009fa2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	695b      	ldr	r3, [r3, #20]
 8009faa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009fae:	2b40      	cmp	r3, #64	@ 0x40
 8009fb0:	f040 80b6 	bne.w	800a120 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fb8:	681b      	ldr	r3, [r3, #0]
 8009fba:	685b      	ldr	r3, [r3, #4]
 8009fbc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009fc0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	f000 8145 	beq.w	800a254 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009fce:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fd2:	429a      	cmp	r2, r3
 8009fd4:	f080 813e 	bcs.w	800a254 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009fde:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009fe4:	69db      	ldr	r3, [r3, #28]
 8009fe6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009fea:	f000 8088 	beq.w	800a0fe <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	681b      	ldr	r3, [r3, #0]
 8009ff2:	330c      	adds	r3, #12
 8009ff4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ff8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009ffc:	e853 3f00 	ldrex	r3, [r3]
 800a000:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800a004:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800a008:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a00c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	330c      	adds	r3, #12
 800a016:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800a01a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800a01e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a022:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800a026:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800a02a:	e841 2300 	strex	r3, r2, [r1]
 800a02e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800a032:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1d9      	bne.n	8009fee <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3314      	adds	r3, #20
 800a040:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a042:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800a044:	e853 3f00 	ldrex	r3, [r3]
 800a048:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800a04a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a04c:	f023 0301 	bic.w	r3, r3, #1
 800a050:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	3314      	adds	r3, #20
 800a05a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800a05e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800a062:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a064:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800a066:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800a06a:	e841 2300 	strex	r3, r2, [r1]
 800a06e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800a070:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800a072:	2b00      	cmp	r3, #0
 800a074:	d1e1      	bne.n	800a03a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a076:	687b      	ldr	r3, [r7, #4]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	3314      	adds	r3, #20
 800a07c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a07e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a080:	e853 3f00 	ldrex	r3, [r3]
 800a084:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800a086:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a088:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a08c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	3314      	adds	r3, #20
 800a096:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800a09a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800a09c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800a0a0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800a0a2:	e841 2300 	strex	r3, r2, [r1]
 800a0a6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800a0a8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d1e3      	bne.n	800a076 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	2220      	movs	r2, #32
 800a0b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	330c      	adds	r3, #12
 800a0c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0c6:	e853 3f00 	ldrex	r3, [r3]
 800a0ca:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a0cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0ce:	f023 0310 	bic.w	r3, r3, #16
 800a0d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	330c      	adds	r3, #12
 800a0dc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800a0e0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a0e2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a0e6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0e8:	e841 2300 	strex	r3, r2, [r1]
 800a0ec:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a0ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1e3      	bne.n	800a0bc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	f7fb ff76 	bl	8005fea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	2202      	movs	r2, #2
 800a102:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a10c:	b29b      	uxth	r3, r3
 800a10e:	1ad3      	subs	r3, r2, r3
 800a110:	b29b      	uxth	r3, r3
 800a112:	4619      	mov	r1, r3
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f7fa ff97 	bl	8005048 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a11a:	e09b      	b.n	800a254 <HAL_UART_IRQHandler+0x518>
 800a11c:	0800a475 	.word	0x0800a475
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a128:	b29b      	uxth	r3, r3
 800a12a:	1ad3      	subs	r3, r2, r3
 800a12c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a134:	b29b      	uxth	r3, r3
 800a136:	2b00      	cmp	r3, #0
 800a138:	f000 808e 	beq.w	800a258 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800a13c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a140:	2b00      	cmp	r3, #0
 800a142:	f000 8089 	beq.w	800a258 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	330c      	adds	r3, #12
 800a14c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a14e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a150:	e853 3f00 	ldrex	r3, [r3]
 800a154:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a156:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a158:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a15c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	330c      	adds	r3, #12
 800a166:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800a16a:	647a      	str	r2, [r7, #68]	@ 0x44
 800a16c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a16e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a170:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a172:	e841 2300 	strex	r3, r2, [r1]
 800a176:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a178:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d1e3      	bne.n	800a146 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	3314      	adds	r3, #20
 800a184:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a188:	e853 3f00 	ldrex	r3, [r3]
 800a18c:	623b      	str	r3, [r7, #32]
   return(result);
 800a18e:	6a3b      	ldr	r3, [r7, #32]
 800a190:	f023 0301 	bic.w	r3, r3, #1
 800a194:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	3314      	adds	r3, #20
 800a19e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800a1a2:	633a      	str	r2, [r7, #48]	@ 0x30
 800a1a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1a8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a1aa:	e841 2300 	strex	r3, r2, [r1]
 800a1ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d1e3      	bne.n	800a17e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2220      	movs	r2, #32
 800a1ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	330c      	adds	r3, #12
 800a1ca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1cc:	693b      	ldr	r3, [r7, #16]
 800a1ce:	e853 3f00 	ldrex	r3, [r3]
 800a1d2:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f023 0310 	bic.w	r3, r3, #16
 800a1da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	330c      	adds	r3, #12
 800a1e4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800a1e8:	61fa      	str	r2, [r7, #28]
 800a1ea:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1ec:	69b9      	ldr	r1, [r7, #24]
 800a1ee:	69fa      	ldr	r2, [r7, #28]
 800a1f0:	e841 2300 	strex	r3, r2, [r1]
 800a1f4:	617b      	str	r3, [r7, #20]
   return(result);
 800a1f6:	697b      	ldr	r3, [r7, #20]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d1e3      	bne.n	800a1c4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2202      	movs	r2, #2
 800a200:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800a202:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800a206:	4619      	mov	r1, r3
 800a208:	6878      	ldr	r0, [r7, #4]
 800a20a:	f7fa ff1d 	bl	8005048 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800a20e:	e023      	b.n	800a258 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a214:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d009      	beq.n	800a230 <HAL_UART_IRQHandler+0x4f4>
 800a21c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a220:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a224:	2b00      	cmp	r3, #0
 800a226:	d003      	beq.n	800a230 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800a228:	6878      	ldr	r0, [r7, #4]
 800a22a:	f000 f937 	bl	800a49c <UART_Transmit_IT>
    return;
 800a22e:	e014      	b.n	800a25a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a230:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d00e      	beq.n	800a25a <HAL_UART_IRQHandler+0x51e>
 800a23c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a240:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a244:	2b00      	cmp	r3, #0
 800a246:	d008      	beq.n	800a25a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800a248:	6878      	ldr	r0, [r7, #4]
 800a24a:	f000 f977 	bl	800a53c <UART_EndTransmit_IT>
    return;
 800a24e:	e004      	b.n	800a25a <HAL_UART_IRQHandler+0x51e>
    return;
 800a250:	bf00      	nop
 800a252:	e002      	b.n	800a25a <HAL_UART_IRQHandler+0x51e>
      return;
 800a254:	bf00      	nop
 800a256:	e000      	b.n	800a25a <HAL_UART_IRQHandler+0x51e>
      return;
 800a258:	bf00      	nop
  }
}
 800a25a:	37e8      	adds	r7, #232	@ 0xe8
 800a25c:	46bd      	mov	sp, r7
 800a25e:	bd80      	pop	{r7, pc}

0800a260 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a268:	bf00      	nop
 800a26a:	370c      	adds	r7, #12
 800a26c:	46bd      	mov	sp, r7
 800a26e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a272:	4770      	bx	lr

0800a274 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a274:	b480      	push	{r7}
 800a276:	b083      	sub	sp, #12
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a27c:	bf00      	nop
 800a27e:	370c      	adds	r7, #12
 800a280:	46bd      	mov	sp, r7
 800a282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a286:	4770      	bx	lr

0800a288 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b086      	sub	sp, #24
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	603b      	str	r3, [r7, #0]
 800a294:	4613      	mov	r3, r2
 800a296:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a298:	e03b      	b.n	800a312 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a29a:	6a3b      	ldr	r3, [r7, #32]
 800a29c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2a0:	d037      	beq.n	800a312 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2a2:	f7fb fd61 	bl	8005d68 <HAL_GetTick>
 800a2a6:	4602      	mov	r2, r0
 800a2a8:	683b      	ldr	r3, [r7, #0]
 800a2aa:	1ad3      	subs	r3, r2, r3
 800a2ac:	6a3a      	ldr	r2, [r7, #32]
 800a2ae:	429a      	cmp	r2, r3
 800a2b0:	d302      	bcc.n	800a2b8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a2b2:	6a3b      	ldr	r3, [r7, #32]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d101      	bne.n	800a2bc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a2b8:	2303      	movs	r3, #3
 800a2ba:	e03a      	b.n	800a332 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	681b      	ldr	r3, [r3, #0]
 800a2c0:	68db      	ldr	r3, [r3, #12]
 800a2c2:	f003 0304 	and.w	r3, r3, #4
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	d023      	beq.n	800a312 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a2ca:	68bb      	ldr	r3, [r7, #8]
 800a2cc:	2b80      	cmp	r3, #128	@ 0x80
 800a2ce:	d020      	beq.n	800a312 <UART_WaitOnFlagUntilTimeout+0x8a>
 800a2d0:	68bb      	ldr	r3, [r7, #8]
 800a2d2:	2b40      	cmp	r3, #64	@ 0x40
 800a2d4:	d01d      	beq.n	800a312 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	f003 0308 	and.w	r3, r3, #8
 800a2e0:	2b08      	cmp	r3, #8
 800a2e2:	d116      	bne.n	800a312 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800a2e4:	2300      	movs	r3, #0
 800a2e6:	617b      	str	r3, [r7, #20]
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	617b      	str	r3, [r7, #20]
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	685b      	ldr	r3, [r3, #4]
 800a2f6:	617b      	str	r3, [r7, #20]
 800a2f8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2fa:	68f8      	ldr	r0, [r7, #12]
 800a2fc:	f000 f857 	bl	800a3ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	2208      	movs	r2, #8
 800a304:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2200      	movs	r2, #0
 800a30a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	e00f      	b.n	800a332 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	681a      	ldr	r2, [r3, #0]
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	4013      	ands	r3, r2
 800a31c:	68ba      	ldr	r2, [r7, #8]
 800a31e:	429a      	cmp	r2, r3
 800a320:	bf0c      	ite	eq
 800a322:	2301      	moveq	r3, #1
 800a324:	2300      	movne	r3, #0
 800a326:	b2db      	uxtb	r3, r3
 800a328:	461a      	mov	r2, r3
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d0b4      	beq.n	800a29a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a330:	2300      	movs	r3, #0
}
 800a332:	4618      	mov	r0, r3
 800a334:	3718      	adds	r7, #24
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}

0800a33a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a33a:	b480      	push	{r7}
 800a33c:	b085      	sub	sp, #20
 800a33e:	af00      	add	r7, sp, #0
 800a340:	60f8      	str	r0, [r7, #12]
 800a342:	60b9      	str	r1, [r7, #8]
 800a344:	4613      	mov	r3, r2
 800a346:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	68ba      	ldr	r2, [r7, #8]
 800a34c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	88fa      	ldrh	r2, [r7, #6]
 800a352:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800a354:	68fb      	ldr	r3, [r7, #12]
 800a356:	88fa      	ldrh	r2, [r7, #6]
 800a358:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	2200      	movs	r2, #0
 800a35e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	2222      	movs	r2, #34	@ 0x22
 800a364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	691b      	ldr	r3, [r3, #16]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d007      	beq.n	800a380 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	68da      	ldr	r2, [r3, #12]
 800a376:	68fb      	ldr	r3, [r7, #12]
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a37e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800a380:	68fb      	ldr	r3, [r7, #12]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	695a      	ldr	r2, [r3, #20]
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	f042 0201 	orr.w	r2, r2, #1
 800a38e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	68da      	ldr	r2, [r3, #12]
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f042 0220 	orr.w	r2, r2, #32
 800a39e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a3a0:	2300      	movs	r3, #0
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3714      	adds	r7, #20
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ac:	4770      	bx	lr

0800a3ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3ae:	b480      	push	{r7}
 800a3b0:	b095      	sub	sp, #84	@ 0x54
 800a3b2:	af00      	add	r7, sp, #0
 800a3b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	330c      	adds	r3, #12
 800a3bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a3c0:	e853 3f00 	ldrex	r3, [r3]
 800a3c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a3c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a3cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	330c      	adds	r3, #12
 800a3d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a3d6:	643a      	str	r2, [r7, #64]	@ 0x40
 800a3d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a3dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a3de:	e841 2300 	strex	r3, r2, [r1]
 800a3e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d1e5      	bne.n	800a3b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	3314      	adds	r3, #20
 800a3f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f2:	6a3b      	ldr	r3, [r7, #32]
 800a3f4:	e853 3f00 	ldrex	r3, [r3]
 800a3f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3fa:	69fb      	ldr	r3, [r7, #28]
 800a3fc:	f023 0301 	bic.w	r3, r3, #1
 800a400:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	3314      	adds	r3, #20
 800a408:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a40a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a40c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a410:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a412:	e841 2300 	strex	r3, r2, [r1]
 800a416:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d1e5      	bne.n	800a3ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a422:	2b01      	cmp	r3, #1
 800a424:	d119      	bne.n	800a45a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	330c      	adds	r3, #12
 800a42c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	e853 3f00 	ldrex	r3, [r3]
 800a434:	60bb      	str	r3, [r7, #8]
   return(result);
 800a436:	68bb      	ldr	r3, [r7, #8]
 800a438:	f023 0310 	bic.w	r3, r3, #16
 800a43c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	330c      	adds	r3, #12
 800a444:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a446:	61ba      	str	r2, [r7, #24]
 800a448:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a44a:	6979      	ldr	r1, [r7, #20]
 800a44c:	69ba      	ldr	r2, [r7, #24]
 800a44e:	e841 2300 	strex	r3, r2, [r1]
 800a452:	613b      	str	r3, [r7, #16]
   return(result);
 800a454:	693b      	ldr	r3, [r7, #16]
 800a456:	2b00      	cmp	r3, #0
 800a458:	d1e5      	bne.n	800a426 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2220      	movs	r2, #32
 800a45e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	2200      	movs	r2, #0
 800a466:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a468:	bf00      	nop
 800a46a:	3754      	adds	r7, #84	@ 0x54
 800a46c:	46bd      	mov	sp, r7
 800a46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a472:	4770      	bx	lr

0800a474 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a480:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	2200      	movs	r2, #0
 800a486:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	2200      	movs	r2, #0
 800a48c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a48e:	68f8      	ldr	r0, [r7, #12]
 800a490:	f7fa fdbc 	bl	800500c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a494:	bf00      	nop
 800a496:	3710      	adds	r7, #16
 800a498:	46bd      	mov	sp, r7
 800a49a:	bd80      	pop	{r7, pc}

0800a49c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a49c:	b480      	push	{r7}
 800a49e:	b085      	sub	sp, #20
 800a4a0:	af00      	add	r7, sp, #0
 800a4a2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a4aa:	b2db      	uxtb	r3, r3
 800a4ac:	2b21      	cmp	r3, #33	@ 0x21
 800a4ae:	d13e      	bne.n	800a52e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	689b      	ldr	r3, [r3, #8]
 800a4b4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a4b8:	d114      	bne.n	800a4e4 <UART_Transmit_IT+0x48>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	691b      	ldr	r3, [r3, #16]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d110      	bne.n	800a4e4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	6a1b      	ldr	r3, [r3, #32]
 800a4c6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	881b      	ldrh	r3, [r3, #0]
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a4d6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	6a1b      	ldr	r3, [r3, #32]
 800a4dc:	1c9a      	adds	r2, r3, #2
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	621a      	str	r2, [r3, #32]
 800a4e2:	e008      	b.n	800a4f6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	6a1b      	ldr	r3, [r3, #32]
 800a4e8:	1c59      	adds	r1, r3, #1
 800a4ea:	687a      	ldr	r2, [r7, #4]
 800a4ec:	6211      	str	r1, [r2, #32]
 800a4ee:	781a      	ldrb	r2, [r3, #0]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a4fa:	b29b      	uxth	r3, r3
 800a4fc:	3b01      	subs	r3, #1
 800a4fe:	b29b      	uxth	r3, r3
 800a500:	687a      	ldr	r2, [r7, #4]
 800a502:	4619      	mov	r1, r3
 800a504:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a506:	2b00      	cmp	r3, #0
 800a508:	d10f      	bne.n	800a52a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	68da      	ldr	r2, [r3, #12]
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a518:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	68da      	ldr	r2, [r3, #12]
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a528:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a52a:	2300      	movs	r3, #0
 800a52c:	e000      	b.n	800a530 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a52e:	2302      	movs	r3, #2
  }
}
 800a530:	4618      	mov	r0, r3
 800a532:	3714      	adds	r7, #20
 800a534:	46bd      	mov	sp, r7
 800a536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53a:	4770      	bx	lr

0800a53c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b082      	sub	sp, #8
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	68da      	ldr	r2, [r3, #12]
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a552:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2220      	movs	r2, #32
 800a558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f7ff fe7f 	bl	800a260 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a562:	2300      	movs	r3, #0
}
 800a564:	4618      	mov	r0, r3
 800a566:	3708      	adds	r7, #8
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a56c:	b580      	push	{r7, lr}
 800a56e:	b08c      	sub	sp, #48	@ 0x30
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	2b22      	cmp	r3, #34	@ 0x22
 800a57e:	f040 80ae 	bne.w	800a6de <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	689b      	ldr	r3, [r3, #8]
 800a586:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a58a:	d117      	bne.n	800a5bc <UART_Receive_IT+0x50>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	691b      	ldr	r3, [r3, #16]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d113      	bne.n	800a5bc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a594:	2300      	movs	r3, #0
 800a596:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a59c:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	685b      	ldr	r3, [r3, #4]
 800a5a4:	b29b      	uxth	r3, r3
 800a5a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a5aa:	b29a      	uxth	r2, r3
 800a5ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a5ae:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5b4:	1c9a      	adds	r2, r3, #2
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	629a      	str	r2, [r3, #40]	@ 0x28
 800a5ba:	e026      	b.n	800a60a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800a5c2:	2300      	movs	r3, #0
 800a5c4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	689b      	ldr	r3, [r3, #8]
 800a5ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5ce:	d007      	beq.n	800a5e0 <UART_Receive_IT+0x74>
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	689b      	ldr	r3, [r3, #8]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d10a      	bne.n	800a5ee <UART_Receive_IT+0x82>
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	691b      	ldr	r3, [r3, #16]
 800a5dc:	2b00      	cmp	r3, #0
 800a5de:	d106      	bne.n	800a5ee <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	685b      	ldr	r3, [r3, #4]
 800a5e6:	b2da      	uxtb	r2, r3
 800a5e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5ea:	701a      	strb	r2, [r3, #0]
 800a5ec:	e008      	b.n	800a600 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	685b      	ldr	r3, [r3, #4]
 800a5f4:	b2db      	uxtb	r3, r3
 800a5f6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a5fa:	b2da      	uxtb	r2, r3
 800a5fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a5fe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a604:	1c5a      	adds	r2, r3, #1
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a60e:	b29b      	uxth	r3, r3
 800a610:	3b01      	subs	r3, #1
 800a612:	b29b      	uxth	r3, r3
 800a614:	687a      	ldr	r2, [r7, #4]
 800a616:	4619      	mov	r1, r3
 800a618:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d15d      	bne.n	800a6da <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	68da      	ldr	r2, [r3, #12]
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	f022 0220 	bic.w	r2, r2, #32
 800a62c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	68da      	ldr	r2, [r3, #12]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a63c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	695a      	ldr	r2, [r3, #20]
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	f022 0201 	bic.w	r2, r2, #1
 800a64c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	2220      	movs	r2, #32
 800a652:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2200      	movs	r2, #0
 800a65a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a660:	2b01      	cmp	r3, #1
 800a662:	d135      	bne.n	800a6d0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2200      	movs	r2, #0
 800a668:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	330c      	adds	r3, #12
 800a670:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a672:	697b      	ldr	r3, [r7, #20]
 800a674:	e853 3f00 	ldrex	r3, [r3]
 800a678:	613b      	str	r3, [r7, #16]
   return(result);
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	f023 0310 	bic.w	r3, r3, #16
 800a680:	627b      	str	r3, [r7, #36]	@ 0x24
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	330c      	adds	r3, #12
 800a688:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a68a:	623a      	str	r2, [r7, #32]
 800a68c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a68e:	69f9      	ldr	r1, [r7, #28]
 800a690:	6a3a      	ldr	r2, [r7, #32]
 800a692:	e841 2300 	strex	r3, r2, [r1]
 800a696:	61bb      	str	r3, [r7, #24]
   return(result);
 800a698:	69bb      	ldr	r3, [r7, #24]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d1e5      	bne.n	800a66a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	f003 0310 	and.w	r3, r3, #16
 800a6a8:	2b10      	cmp	r3, #16
 800a6aa:	d10a      	bne.n	800a6c2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	60fb      	str	r3, [r7, #12]
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	681b      	ldr	r3, [r3, #0]
 800a6b6:	60fb      	str	r3, [r7, #12]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	60fb      	str	r3, [r7, #12]
 800a6c0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a6c6:	4619      	mov	r1, r3
 800a6c8:	6878      	ldr	r0, [r7, #4]
 800a6ca:	f7fa fcbd 	bl	8005048 <HAL_UARTEx_RxEventCallback>
 800a6ce:	e002      	b.n	800a6d6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a6d0:	6878      	ldr	r0, [r7, #4]
 800a6d2:	f7ff fdcf 	bl	800a274 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a6d6:	2300      	movs	r3, #0
 800a6d8:	e002      	b.n	800a6e0 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	e000      	b.n	800a6e0 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a6de:	2302      	movs	r3, #2
  }
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	3730      	adds	r7, #48	@ 0x30
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	bd80      	pop	{r7, pc}

0800a6e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a6e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a6ec:	b0c0      	sub	sp, #256	@ 0x100
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a6f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	691b      	ldr	r3, [r3, #16]
 800a6fc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a700:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a704:	68d9      	ldr	r1, [r3, #12]
 800a706:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a70a:	681a      	ldr	r2, [r3, #0]
 800a70c:	ea40 0301 	orr.w	r3, r0, r1
 800a710:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a716:	689a      	ldr	r2, [r3, #8]
 800a718:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a71c:	691b      	ldr	r3, [r3, #16]
 800a71e:	431a      	orrs	r2, r3
 800a720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a724:	695b      	ldr	r3, [r3, #20]
 800a726:	431a      	orrs	r2, r3
 800a728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a72c:	69db      	ldr	r3, [r3, #28]
 800a72e:	4313      	orrs	r3, r2
 800a730:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	68db      	ldr	r3, [r3, #12]
 800a73c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a740:	f021 010c 	bic.w	r1, r1, #12
 800a744:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a748:	681a      	ldr	r2, [r3, #0]
 800a74a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a74e:	430b      	orrs	r3, r1
 800a750:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	695b      	ldr	r3, [r3, #20]
 800a75a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a75e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a762:	6999      	ldr	r1, [r3, #24]
 800a764:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a768:	681a      	ldr	r2, [r3, #0]
 800a76a:	ea40 0301 	orr.w	r3, r0, r1
 800a76e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a770:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a774:	681a      	ldr	r2, [r3, #0]
 800a776:	4b8f      	ldr	r3, [pc, #572]	@ (800a9b4 <UART_SetConfig+0x2cc>)
 800a778:	429a      	cmp	r2, r3
 800a77a:	d005      	beq.n	800a788 <UART_SetConfig+0xa0>
 800a77c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	4b8d      	ldr	r3, [pc, #564]	@ (800a9b8 <UART_SetConfig+0x2d0>)
 800a784:	429a      	cmp	r2, r3
 800a786:	d104      	bne.n	800a792 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a788:	f7fe f876 	bl	8008878 <HAL_RCC_GetPCLK2Freq>
 800a78c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a790:	e003      	b.n	800a79a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a792:	f7fe f85d 	bl	8008850 <HAL_RCC_GetPCLK1Freq>
 800a796:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a79a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a79e:	69db      	ldr	r3, [r3, #28]
 800a7a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a7a4:	f040 810c 	bne.w	800a9c0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a7b2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a7b6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a7ba:	4622      	mov	r2, r4
 800a7bc:	462b      	mov	r3, r5
 800a7be:	1891      	adds	r1, r2, r2
 800a7c0:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a7c2:	415b      	adcs	r3, r3
 800a7c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a7c6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a7ca:	4621      	mov	r1, r4
 800a7cc:	eb12 0801 	adds.w	r8, r2, r1
 800a7d0:	4629      	mov	r1, r5
 800a7d2:	eb43 0901 	adc.w	r9, r3, r1
 800a7d6:	f04f 0200 	mov.w	r2, #0
 800a7da:	f04f 0300 	mov.w	r3, #0
 800a7de:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a7e2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a7e6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a7ea:	4690      	mov	r8, r2
 800a7ec:	4699      	mov	r9, r3
 800a7ee:	4623      	mov	r3, r4
 800a7f0:	eb18 0303 	adds.w	r3, r8, r3
 800a7f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a7f8:	462b      	mov	r3, r5
 800a7fa:	eb49 0303 	adc.w	r3, r9, r3
 800a7fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a806:	685b      	ldr	r3, [r3, #4]
 800a808:	2200      	movs	r2, #0
 800a80a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a80e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a812:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a816:	460b      	mov	r3, r1
 800a818:	18db      	adds	r3, r3, r3
 800a81a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a81c:	4613      	mov	r3, r2
 800a81e:	eb42 0303 	adc.w	r3, r2, r3
 800a822:	657b      	str	r3, [r7, #84]	@ 0x54
 800a824:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a828:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a82c:	f7f6 fa4c 	bl	8000cc8 <__aeabi_uldivmod>
 800a830:	4602      	mov	r2, r0
 800a832:	460b      	mov	r3, r1
 800a834:	4b61      	ldr	r3, [pc, #388]	@ (800a9bc <UART_SetConfig+0x2d4>)
 800a836:	fba3 2302 	umull	r2, r3, r3, r2
 800a83a:	095b      	lsrs	r3, r3, #5
 800a83c:	011c      	lsls	r4, r3, #4
 800a83e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a842:	2200      	movs	r2, #0
 800a844:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a848:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a84c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a850:	4642      	mov	r2, r8
 800a852:	464b      	mov	r3, r9
 800a854:	1891      	adds	r1, r2, r2
 800a856:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a858:	415b      	adcs	r3, r3
 800a85a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a85c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a860:	4641      	mov	r1, r8
 800a862:	eb12 0a01 	adds.w	sl, r2, r1
 800a866:	4649      	mov	r1, r9
 800a868:	eb43 0b01 	adc.w	fp, r3, r1
 800a86c:	f04f 0200 	mov.w	r2, #0
 800a870:	f04f 0300 	mov.w	r3, #0
 800a874:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a878:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a87c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a880:	4692      	mov	sl, r2
 800a882:	469b      	mov	fp, r3
 800a884:	4643      	mov	r3, r8
 800a886:	eb1a 0303 	adds.w	r3, sl, r3
 800a88a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a88e:	464b      	mov	r3, r9
 800a890:	eb4b 0303 	adc.w	r3, fp, r3
 800a894:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a8a4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a8a8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a8ac:	460b      	mov	r3, r1
 800a8ae:	18db      	adds	r3, r3, r3
 800a8b0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a8b2:	4613      	mov	r3, r2
 800a8b4:	eb42 0303 	adc.w	r3, r2, r3
 800a8b8:	647b      	str	r3, [r7, #68]	@ 0x44
 800a8ba:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a8be:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a8c2:	f7f6 fa01 	bl	8000cc8 <__aeabi_uldivmod>
 800a8c6:	4602      	mov	r2, r0
 800a8c8:	460b      	mov	r3, r1
 800a8ca:	4611      	mov	r1, r2
 800a8cc:	4b3b      	ldr	r3, [pc, #236]	@ (800a9bc <UART_SetConfig+0x2d4>)
 800a8ce:	fba3 2301 	umull	r2, r3, r3, r1
 800a8d2:	095b      	lsrs	r3, r3, #5
 800a8d4:	2264      	movs	r2, #100	@ 0x64
 800a8d6:	fb02 f303 	mul.w	r3, r2, r3
 800a8da:	1acb      	subs	r3, r1, r3
 800a8dc:	00db      	lsls	r3, r3, #3
 800a8de:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a8e2:	4b36      	ldr	r3, [pc, #216]	@ (800a9bc <UART_SetConfig+0x2d4>)
 800a8e4:	fba3 2302 	umull	r2, r3, r3, r2
 800a8e8:	095b      	lsrs	r3, r3, #5
 800a8ea:	005b      	lsls	r3, r3, #1
 800a8ec:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a8f0:	441c      	add	r4, r3
 800a8f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a8f6:	2200      	movs	r2, #0
 800a8f8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a8fc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a900:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a904:	4642      	mov	r2, r8
 800a906:	464b      	mov	r3, r9
 800a908:	1891      	adds	r1, r2, r2
 800a90a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a90c:	415b      	adcs	r3, r3
 800a90e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a910:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a914:	4641      	mov	r1, r8
 800a916:	1851      	adds	r1, r2, r1
 800a918:	6339      	str	r1, [r7, #48]	@ 0x30
 800a91a:	4649      	mov	r1, r9
 800a91c:	414b      	adcs	r3, r1
 800a91e:	637b      	str	r3, [r7, #52]	@ 0x34
 800a920:	f04f 0200 	mov.w	r2, #0
 800a924:	f04f 0300 	mov.w	r3, #0
 800a928:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a92c:	4659      	mov	r1, fp
 800a92e:	00cb      	lsls	r3, r1, #3
 800a930:	4651      	mov	r1, sl
 800a932:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a936:	4651      	mov	r1, sl
 800a938:	00ca      	lsls	r2, r1, #3
 800a93a:	4610      	mov	r0, r2
 800a93c:	4619      	mov	r1, r3
 800a93e:	4603      	mov	r3, r0
 800a940:	4642      	mov	r2, r8
 800a942:	189b      	adds	r3, r3, r2
 800a944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a948:	464b      	mov	r3, r9
 800a94a:	460a      	mov	r2, r1
 800a94c:	eb42 0303 	adc.w	r3, r2, r3
 800a950:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a958:	685b      	ldr	r3, [r3, #4]
 800a95a:	2200      	movs	r2, #0
 800a95c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a960:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a964:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a968:	460b      	mov	r3, r1
 800a96a:	18db      	adds	r3, r3, r3
 800a96c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a96e:	4613      	mov	r3, r2
 800a970:	eb42 0303 	adc.w	r3, r2, r3
 800a974:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a976:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a97a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a97e:	f7f6 f9a3 	bl	8000cc8 <__aeabi_uldivmod>
 800a982:	4602      	mov	r2, r0
 800a984:	460b      	mov	r3, r1
 800a986:	4b0d      	ldr	r3, [pc, #52]	@ (800a9bc <UART_SetConfig+0x2d4>)
 800a988:	fba3 1302 	umull	r1, r3, r3, r2
 800a98c:	095b      	lsrs	r3, r3, #5
 800a98e:	2164      	movs	r1, #100	@ 0x64
 800a990:	fb01 f303 	mul.w	r3, r1, r3
 800a994:	1ad3      	subs	r3, r2, r3
 800a996:	00db      	lsls	r3, r3, #3
 800a998:	3332      	adds	r3, #50	@ 0x32
 800a99a:	4a08      	ldr	r2, [pc, #32]	@ (800a9bc <UART_SetConfig+0x2d4>)
 800a99c:	fba2 2303 	umull	r2, r3, r2, r3
 800a9a0:	095b      	lsrs	r3, r3, #5
 800a9a2:	f003 0207 	and.w	r2, r3, #7
 800a9a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	4422      	add	r2, r4
 800a9ae:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a9b0:	e106      	b.n	800abc0 <UART_SetConfig+0x4d8>
 800a9b2:	bf00      	nop
 800a9b4:	40011000 	.word	0x40011000
 800a9b8:	40011400 	.word	0x40011400
 800a9bc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a9c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a9c4:	2200      	movs	r2, #0
 800a9c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800a9ca:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800a9ce:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800a9d2:	4642      	mov	r2, r8
 800a9d4:	464b      	mov	r3, r9
 800a9d6:	1891      	adds	r1, r2, r2
 800a9d8:	6239      	str	r1, [r7, #32]
 800a9da:	415b      	adcs	r3, r3
 800a9dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800a9de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800a9e2:	4641      	mov	r1, r8
 800a9e4:	1854      	adds	r4, r2, r1
 800a9e6:	4649      	mov	r1, r9
 800a9e8:	eb43 0501 	adc.w	r5, r3, r1
 800a9ec:	f04f 0200 	mov.w	r2, #0
 800a9f0:	f04f 0300 	mov.w	r3, #0
 800a9f4:	00eb      	lsls	r3, r5, #3
 800a9f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a9fa:	00e2      	lsls	r2, r4, #3
 800a9fc:	4614      	mov	r4, r2
 800a9fe:	461d      	mov	r5, r3
 800aa00:	4643      	mov	r3, r8
 800aa02:	18e3      	adds	r3, r4, r3
 800aa04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aa08:	464b      	mov	r3, r9
 800aa0a:	eb45 0303 	adc.w	r3, r5, r3
 800aa0e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa16:	685b      	ldr	r3, [r3, #4]
 800aa18:	2200      	movs	r2, #0
 800aa1a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aa1e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800aa22:	f04f 0200 	mov.w	r2, #0
 800aa26:	f04f 0300 	mov.w	r3, #0
 800aa2a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800aa2e:	4629      	mov	r1, r5
 800aa30:	008b      	lsls	r3, r1, #2
 800aa32:	4621      	mov	r1, r4
 800aa34:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aa38:	4621      	mov	r1, r4
 800aa3a:	008a      	lsls	r2, r1, #2
 800aa3c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800aa40:	f7f6 f942 	bl	8000cc8 <__aeabi_uldivmod>
 800aa44:	4602      	mov	r2, r0
 800aa46:	460b      	mov	r3, r1
 800aa48:	4b60      	ldr	r3, [pc, #384]	@ (800abcc <UART_SetConfig+0x4e4>)
 800aa4a:	fba3 2302 	umull	r2, r3, r3, r2
 800aa4e:	095b      	lsrs	r3, r3, #5
 800aa50:	011c      	lsls	r4, r3, #4
 800aa52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa56:	2200      	movs	r2, #0
 800aa58:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aa5c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800aa60:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800aa64:	4642      	mov	r2, r8
 800aa66:	464b      	mov	r3, r9
 800aa68:	1891      	adds	r1, r2, r2
 800aa6a:	61b9      	str	r1, [r7, #24]
 800aa6c:	415b      	adcs	r3, r3
 800aa6e:	61fb      	str	r3, [r7, #28]
 800aa70:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aa74:	4641      	mov	r1, r8
 800aa76:	1851      	adds	r1, r2, r1
 800aa78:	6139      	str	r1, [r7, #16]
 800aa7a:	4649      	mov	r1, r9
 800aa7c:	414b      	adcs	r3, r1
 800aa7e:	617b      	str	r3, [r7, #20]
 800aa80:	f04f 0200 	mov.w	r2, #0
 800aa84:	f04f 0300 	mov.w	r3, #0
 800aa88:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aa8c:	4659      	mov	r1, fp
 800aa8e:	00cb      	lsls	r3, r1, #3
 800aa90:	4651      	mov	r1, sl
 800aa92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aa96:	4651      	mov	r1, sl
 800aa98:	00ca      	lsls	r2, r1, #3
 800aa9a:	4610      	mov	r0, r2
 800aa9c:	4619      	mov	r1, r3
 800aa9e:	4603      	mov	r3, r0
 800aaa0:	4642      	mov	r2, r8
 800aaa2:	189b      	adds	r3, r3, r2
 800aaa4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800aaa8:	464b      	mov	r3, r9
 800aaaa:	460a      	mov	r2, r1
 800aaac:	eb42 0303 	adc.w	r3, r2, r3
 800aab0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800aab4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aab8:	685b      	ldr	r3, [r3, #4]
 800aaba:	2200      	movs	r2, #0
 800aabc:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aabe:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800aac0:	f04f 0200 	mov.w	r2, #0
 800aac4:	f04f 0300 	mov.w	r3, #0
 800aac8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800aacc:	4649      	mov	r1, r9
 800aace:	008b      	lsls	r3, r1, #2
 800aad0:	4641      	mov	r1, r8
 800aad2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aad6:	4641      	mov	r1, r8
 800aad8:	008a      	lsls	r2, r1, #2
 800aada:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800aade:	f7f6 f8f3 	bl	8000cc8 <__aeabi_uldivmod>
 800aae2:	4602      	mov	r2, r0
 800aae4:	460b      	mov	r3, r1
 800aae6:	4611      	mov	r1, r2
 800aae8:	4b38      	ldr	r3, [pc, #224]	@ (800abcc <UART_SetConfig+0x4e4>)
 800aaea:	fba3 2301 	umull	r2, r3, r3, r1
 800aaee:	095b      	lsrs	r3, r3, #5
 800aaf0:	2264      	movs	r2, #100	@ 0x64
 800aaf2:	fb02 f303 	mul.w	r3, r2, r3
 800aaf6:	1acb      	subs	r3, r1, r3
 800aaf8:	011b      	lsls	r3, r3, #4
 800aafa:	3332      	adds	r3, #50	@ 0x32
 800aafc:	4a33      	ldr	r2, [pc, #204]	@ (800abcc <UART_SetConfig+0x4e4>)
 800aafe:	fba2 2303 	umull	r2, r3, r2, r3
 800ab02:	095b      	lsrs	r3, r3, #5
 800ab04:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ab08:	441c      	add	r4, r3
 800ab0a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab0e:	2200      	movs	r2, #0
 800ab10:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab12:	677a      	str	r2, [r7, #116]	@ 0x74
 800ab14:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ab18:	4642      	mov	r2, r8
 800ab1a:	464b      	mov	r3, r9
 800ab1c:	1891      	adds	r1, r2, r2
 800ab1e:	60b9      	str	r1, [r7, #8]
 800ab20:	415b      	adcs	r3, r3
 800ab22:	60fb      	str	r3, [r7, #12]
 800ab24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab28:	4641      	mov	r1, r8
 800ab2a:	1851      	adds	r1, r2, r1
 800ab2c:	6039      	str	r1, [r7, #0]
 800ab2e:	4649      	mov	r1, r9
 800ab30:	414b      	adcs	r3, r1
 800ab32:	607b      	str	r3, [r7, #4]
 800ab34:	f04f 0200 	mov.w	r2, #0
 800ab38:	f04f 0300 	mov.w	r3, #0
 800ab3c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ab40:	4659      	mov	r1, fp
 800ab42:	00cb      	lsls	r3, r1, #3
 800ab44:	4651      	mov	r1, sl
 800ab46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab4a:	4651      	mov	r1, sl
 800ab4c:	00ca      	lsls	r2, r1, #3
 800ab4e:	4610      	mov	r0, r2
 800ab50:	4619      	mov	r1, r3
 800ab52:	4603      	mov	r3, r0
 800ab54:	4642      	mov	r2, r8
 800ab56:	189b      	adds	r3, r3, r2
 800ab58:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ab5a:	464b      	mov	r3, r9
 800ab5c:	460a      	mov	r2, r1
 800ab5e:	eb42 0303 	adc.w	r3, r2, r3
 800ab62:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ab64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab68:	685b      	ldr	r3, [r3, #4]
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	663b      	str	r3, [r7, #96]	@ 0x60
 800ab6e:	667a      	str	r2, [r7, #100]	@ 0x64
 800ab70:	f04f 0200 	mov.w	r2, #0
 800ab74:	f04f 0300 	mov.w	r3, #0
 800ab78:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ab7c:	4649      	mov	r1, r9
 800ab7e:	008b      	lsls	r3, r1, #2
 800ab80:	4641      	mov	r1, r8
 800ab82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab86:	4641      	mov	r1, r8
 800ab88:	008a      	lsls	r2, r1, #2
 800ab8a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ab8e:	f7f6 f89b 	bl	8000cc8 <__aeabi_uldivmod>
 800ab92:	4602      	mov	r2, r0
 800ab94:	460b      	mov	r3, r1
 800ab96:	4b0d      	ldr	r3, [pc, #52]	@ (800abcc <UART_SetConfig+0x4e4>)
 800ab98:	fba3 1302 	umull	r1, r3, r3, r2
 800ab9c:	095b      	lsrs	r3, r3, #5
 800ab9e:	2164      	movs	r1, #100	@ 0x64
 800aba0:	fb01 f303 	mul.w	r3, r1, r3
 800aba4:	1ad3      	subs	r3, r2, r3
 800aba6:	011b      	lsls	r3, r3, #4
 800aba8:	3332      	adds	r3, #50	@ 0x32
 800abaa:	4a08      	ldr	r2, [pc, #32]	@ (800abcc <UART_SetConfig+0x4e4>)
 800abac:	fba2 2303 	umull	r2, r3, r2, r3
 800abb0:	095b      	lsrs	r3, r3, #5
 800abb2:	f003 020f 	and.w	r2, r3, #15
 800abb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	4422      	add	r2, r4
 800abbe:	609a      	str	r2, [r3, #8]
}
 800abc0:	bf00      	nop
 800abc2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800abc6:	46bd      	mov	sp, r7
 800abc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800abcc:	51eb851f 	.word	0x51eb851f

0800abd0 <atof>:
 800abd0:	2100      	movs	r1, #0
 800abd2:	f000 be09 	b.w	800b7e8 <strtod>

0800abd6 <atoi>:
 800abd6:	220a      	movs	r2, #10
 800abd8:	2100      	movs	r1, #0
 800abda:	f000 be8b 	b.w	800b8f4 <strtol>

0800abde <sulp>:
 800abde:	b570      	push	{r4, r5, r6, lr}
 800abe0:	4604      	mov	r4, r0
 800abe2:	460d      	mov	r5, r1
 800abe4:	ec45 4b10 	vmov	d0, r4, r5
 800abe8:	4616      	mov	r6, r2
 800abea:	f003 fb09 	bl	800e200 <__ulp>
 800abee:	ec51 0b10 	vmov	r0, r1, d0
 800abf2:	b17e      	cbz	r6, 800ac14 <sulp+0x36>
 800abf4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800abf8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	dd09      	ble.n	800ac14 <sulp+0x36>
 800ac00:	051b      	lsls	r3, r3, #20
 800ac02:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800ac06:	2400      	movs	r4, #0
 800ac08:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800ac0c:	4622      	mov	r2, r4
 800ac0e:	462b      	mov	r3, r5
 800ac10:	f7f5 fd12 	bl	8000638 <__aeabi_dmul>
 800ac14:	ec41 0b10 	vmov	d0, r0, r1
 800ac18:	bd70      	pop	{r4, r5, r6, pc}
 800ac1a:	0000      	movs	r0, r0
 800ac1c:	0000      	movs	r0, r0
	...

0800ac20 <_strtod_l>:
 800ac20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac24:	b09f      	sub	sp, #124	@ 0x7c
 800ac26:	460c      	mov	r4, r1
 800ac28:	9217      	str	r2, [sp, #92]	@ 0x5c
 800ac2a:	2200      	movs	r2, #0
 800ac2c:	921a      	str	r2, [sp, #104]	@ 0x68
 800ac2e:	9005      	str	r0, [sp, #20]
 800ac30:	f04f 0a00 	mov.w	sl, #0
 800ac34:	f04f 0b00 	mov.w	fp, #0
 800ac38:	460a      	mov	r2, r1
 800ac3a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ac3c:	7811      	ldrb	r1, [r2, #0]
 800ac3e:	292b      	cmp	r1, #43	@ 0x2b
 800ac40:	d04a      	beq.n	800acd8 <_strtod_l+0xb8>
 800ac42:	d838      	bhi.n	800acb6 <_strtod_l+0x96>
 800ac44:	290d      	cmp	r1, #13
 800ac46:	d832      	bhi.n	800acae <_strtod_l+0x8e>
 800ac48:	2908      	cmp	r1, #8
 800ac4a:	d832      	bhi.n	800acb2 <_strtod_l+0x92>
 800ac4c:	2900      	cmp	r1, #0
 800ac4e:	d03b      	beq.n	800acc8 <_strtod_l+0xa8>
 800ac50:	2200      	movs	r2, #0
 800ac52:	920b      	str	r2, [sp, #44]	@ 0x2c
 800ac54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ac56:	782a      	ldrb	r2, [r5, #0]
 800ac58:	2a30      	cmp	r2, #48	@ 0x30
 800ac5a:	f040 80b3 	bne.w	800adc4 <_strtod_l+0x1a4>
 800ac5e:	786a      	ldrb	r2, [r5, #1]
 800ac60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac64:	2a58      	cmp	r2, #88	@ 0x58
 800ac66:	d16e      	bne.n	800ad46 <_strtod_l+0x126>
 800ac68:	9302      	str	r3, [sp, #8]
 800ac6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac6c:	9301      	str	r3, [sp, #4]
 800ac6e:	ab1a      	add	r3, sp, #104	@ 0x68
 800ac70:	9300      	str	r3, [sp, #0]
 800ac72:	4a8e      	ldr	r2, [pc, #568]	@ (800aeac <_strtod_l+0x28c>)
 800ac74:	9805      	ldr	r0, [sp, #20]
 800ac76:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ac78:	a919      	add	r1, sp, #100	@ 0x64
 800ac7a:	f002 fbb3 	bl	800d3e4 <__gethex>
 800ac7e:	f010 060f 	ands.w	r6, r0, #15
 800ac82:	4604      	mov	r4, r0
 800ac84:	d005      	beq.n	800ac92 <_strtod_l+0x72>
 800ac86:	2e06      	cmp	r6, #6
 800ac88:	d128      	bne.n	800acdc <_strtod_l+0xbc>
 800ac8a:	3501      	adds	r5, #1
 800ac8c:	2300      	movs	r3, #0
 800ac8e:	9519      	str	r5, [sp, #100]	@ 0x64
 800ac90:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ac92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	f040 858e 	bne.w	800b7b6 <_strtod_l+0xb96>
 800ac9a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ac9c:	b1cb      	cbz	r3, 800acd2 <_strtod_l+0xb2>
 800ac9e:	4652      	mov	r2, sl
 800aca0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800aca4:	ec43 2b10 	vmov	d0, r2, r3
 800aca8:	b01f      	add	sp, #124	@ 0x7c
 800acaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acae:	2920      	cmp	r1, #32
 800acb0:	d1ce      	bne.n	800ac50 <_strtod_l+0x30>
 800acb2:	3201      	adds	r2, #1
 800acb4:	e7c1      	b.n	800ac3a <_strtod_l+0x1a>
 800acb6:	292d      	cmp	r1, #45	@ 0x2d
 800acb8:	d1ca      	bne.n	800ac50 <_strtod_l+0x30>
 800acba:	2101      	movs	r1, #1
 800acbc:	910b      	str	r1, [sp, #44]	@ 0x2c
 800acbe:	1c51      	adds	r1, r2, #1
 800acc0:	9119      	str	r1, [sp, #100]	@ 0x64
 800acc2:	7852      	ldrb	r2, [r2, #1]
 800acc4:	2a00      	cmp	r2, #0
 800acc6:	d1c5      	bne.n	800ac54 <_strtod_l+0x34>
 800acc8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800acca:	9419      	str	r4, [sp, #100]	@ 0x64
 800accc:	2b00      	cmp	r3, #0
 800acce:	f040 8570 	bne.w	800b7b2 <_strtod_l+0xb92>
 800acd2:	4652      	mov	r2, sl
 800acd4:	465b      	mov	r3, fp
 800acd6:	e7e5      	b.n	800aca4 <_strtod_l+0x84>
 800acd8:	2100      	movs	r1, #0
 800acda:	e7ef      	b.n	800acbc <_strtod_l+0x9c>
 800acdc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800acde:	b13a      	cbz	r2, 800acf0 <_strtod_l+0xd0>
 800ace0:	2135      	movs	r1, #53	@ 0x35
 800ace2:	a81c      	add	r0, sp, #112	@ 0x70
 800ace4:	f003 fb86 	bl	800e3f4 <__copybits>
 800ace8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800acea:	9805      	ldr	r0, [sp, #20]
 800acec:	f002 ff54 	bl	800db98 <_Bfree>
 800acf0:	3e01      	subs	r6, #1
 800acf2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800acf4:	2e04      	cmp	r6, #4
 800acf6:	d806      	bhi.n	800ad06 <_strtod_l+0xe6>
 800acf8:	e8df f006 	tbb	[pc, r6]
 800acfc:	201d0314 	.word	0x201d0314
 800ad00:	14          	.byte	0x14
 800ad01:	00          	.byte	0x00
 800ad02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800ad06:	05e1      	lsls	r1, r4, #23
 800ad08:	bf48      	it	mi
 800ad0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800ad0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800ad12:	0d1b      	lsrs	r3, r3, #20
 800ad14:	051b      	lsls	r3, r3, #20
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d1bb      	bne.n	800ac92 <_strtod_l+0x72>
 800ad1a:	f001 fc19 	bl	800c550 <__errno>
 800ad1e:	2322      	movs	r3, #34	@ 0x22
 800ad20:	6003      	str	r3, [r0, #0]
 800ad22:	e7b6      	b.n	800ac92 <_strtod_l+0x72>
 800ad24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800ad28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800ad2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800ad30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ad34:	e7e7      	b.n	800ad06 <_strtod_l+0xe6>
 800ad36:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 800aeb4 <_strtod_l+0x294>
 800ad3a:	e7e4      	b.n	800ad06 <_strtod_l+0xe6>
 800ad3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ad40:	f04f 3aff 	mov.w	sl, #4294967295
 800ad44:	e7df      	b.n	800ad06 <_strtod_l+0xe6>
 800ad46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad48:	1c5a      	adds	r2, r3, #1
 800ad4a:	9219      	str	r2, [sp, #100]	@ 0x64
 800ad4c:	785b      	ldrb	r3, [r3, #1]
 800ad4e:	2b30      	cmp	r3, #48	@ 0x30
 800ad50:	d0f9      	beq.n	800ad46 <_strtod_l+0x126>
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d09d      	beq.n	800ac92 <_strtod_l+0x72>
 800ad56:	2301      	movs	r3, #1
 800ad58:	9309      	str	r3, [sp, #36]	@ 0x24
 800ad5a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad5c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ad5e:	2300      	movs	r3, #0
 800ad60:	9308      	str	r3, [sp, #32]
 800ad62:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad64:	461f      	mov	r7, r3
 800ad66:	220a      	movs	r2, #10
 800ad68:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ad6a:	7805      	ldrb	r5, [r0, #0]
 800ad6c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800ad70:	b2d9      	uxtb	r1, r3
 800ad72:	2909      	cmp	r1, #9
 800ad74:	d928      	bls.n	800adc8 <_strtod_l+0x1a8>
 800ad76:	494e      	ldr	r1, [pc, #312]	@ (800aeb0 <_strtod_l+0x290>)
 800ad78:	2201      	movs	r2, #1
 800ad7a:	f001 fb7a 	bl	800c472 <strncmp>
 800ad7e:	2800      	cmp	r0, #0
 800ad80:	d032      	beq.n	800ade8 <_strtod_l+0x1c8>
 800ad82:	2000      	movs	r0, #0
 800ad84:	462a      	mov	r2, r5
 800ad86:	4681      	mov	r9, r0
 800ad88:	463d      	mov	r5, r7
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	2a65      	cmp	r2, #101	@ 0x65
 800ad8e:	d001      	beq.n	800ad94 <_strtod_l+0x174>
 800ad90:	2a45      	cmp	r2, #69	@ 0x45
 800ad92:	d114      	bne.n	800adbe <_strtod_l+0x19e>
 800ad94:	b91d      	cbnz	r5, 800ad9e <_strtod_l+0x17e>
 800ad96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ad98:	4302      	orrs	r2, r0
 800ad9a:	d095      	beq.n	800acc8 <_strtod_l+0xa8>
 800ad9c:	2500      	movs	r5, #0
 800ad9e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800ada0:	1c62      	adds	r2, r4, #1
 800ada2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ada4:	7862      	ldrb	r2, [r4, #1]
 800ada6:	2a2b      	cmp	r2, #43	@ 0x2b
 800ada8:	d077      	beq.n	800ae9a <_strtod_l+0x27a>
 800adaa:	2a2d      	cmp	r2, #45	@ 0x2d
 800adac:	d07b      	beq.n	800aea6 <_strtod_l+0x286>
 800adae:	f04f 0c00 	mov.w	ip, #0
 800adb2:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800adb6:	2909      	cmp	r1, #9
 800adb8:	f240 8082 	bls.w	800aec0 <_strtod_l+0x2a0>
 800adbc:	9419      	str	r4, [sp, #100]	@ 0x64
 800adbe:	f04f 0800 	mov.w	r8, #0
 800adc2:	e0a2      	b.n	800af0a <_strtod_l+0x2ea>
 800adc4:	2300      	movs	r3, #0
 800adc6:	e7c7      	b.n	800ad58 <_strtod_l+0x138>
 800adc8:	2f08      	cmp	r7, #8
 800adca:	bfd5      	itete	le
 800adcc:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 800adce:	9908      	ldrgt	r1, [sp, #32]
 800add0:	fb02 3301 	mlale	r3, r2, r1, r3
 800add4:	fb02 3301 	mlagt	r3, r2, r1, r3
 800add8:	f100 0001 	add.w	r0, r0, #1
 800addc:	bfd4      	ite	le
 800adde:	930a      	strle	r3, [sp, #40]	@ 0x28
 800ade0:	9308      	strgt	r3, [sp, #32]
 800ade2:	3701      	adds	r7, #1
 800ade4:	9019      	str	r0, [sp, #100]	@ 0x64
 800ade6:	e7bf      	b.n	800ad68 <_strtod_l+0x148>
 800ade8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800adea:	1c5a      	adds	r2, r3, #1
 800adec:	9219      	str	r2, [sp, #100]	@ 0x64
 800adee:	785a      	ldrb	r2, [r3, #1]
 800adf0:	b37f      	cbz	r7, 800ae52 <_strtod_l+0x232>
 800adf2:	4681      	mov	r9, r0
 800adf4:	463d      	mov	r5, r7
 800adf6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800adfa:	2b09      	cmp	r3, #9
 800adfc:	d912      	bls.n	800ae24 <_strtod_l+0x204>
 800adfe:	2301      	movs	r3, #1
 800ae00:	e7c4      	b.n	800ad8c <_strtod_l+0x16c>
 800ae02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae04:	1c5a      	adds	r2, r3, #1
 800ae06:	9219      	str	r2, [sp, #100]	@ 0x64
 800ae08:	785a      	ldrb	r2, [r3, #1]
 800ae0a:	3001      	adds	r0, #1
 800ae0c:	2a30      	cmp	r2, #48	@ 0x30
 800ae0e:	d0f8      	beq.n	800ae02 <_strtod_l+0x1e2>
 800ae10:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800ae14:	2b08      	cmp	r3, #8
 800ae16:	f200 84d3 	bhi.w	800b7c0 <_strtod_l+0xba0>
 800ae1a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae1c:	930c      	str	r3, [sp, #48]	@ 0x30
 800ae1e:	4681      	mov	r9, r0
 800ae20:	2000      	movs	r0, #0
 800ae22:	4605      	mov	r5, r0
 800ae24:	3a30      	subs	r2, #48	@ 0x30
 800ae26:	f100 0301 	add.w	r3, r0, #1
 800ae2a:	d02a      	beq.n	800ae82 <_strtod_l+0x262>
 800ae2c:	4499      	add	r9, r3
 800ae2e:	eb00 0c05 	add.w	ip, r0, r5
 800ae32:	462b      	mov	r3, r5
 800ae34:	210a      	movs	r1, #10
 800ae36:	4563      	cmp	r3, ip
 800ae38:	d10d      	bne.n	800ae56 <_strtod_l+0x236>
 800ae3a:	1c69      	adds	r1, r5, #1
 800ae3c:	4401      	add	r1, r0
 800ae3e:	4428      	add	r0, r5
 800ae40:	2808      	cmp	r0, #8
 800ae42:	dc16      	bgt.n	800ae72 <_strtod_l+0x252>
 800ae44:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800ae46:	230a      	movs	r3, #10
 800ae48:	fb03 2300 	mla	r3, r3, r0, r2
 800ae4c:	930a      	str	r3, [sp, #40]	@ 0x28
 800ae4e:	2300      	movs	r3, #0
 800ae50:	e018      	b.n	800ae84 <_strtod_l+0x264>
 800ae52:	4638      	mov	r0, r7
 800ae54:	e7da      	b.n	800ae0c <_strtod_l+0x1ec>
 800ae56:	2b08      	cmp	r3, #8
 800ae58:	f103 0301 	add.w	r3, r3, #1
 800ae5c:	dc03      	bgt.n	800ae66 <_strtod_l+0x246>
 800ae5e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 800ae60:	434e      	muls	r6, r1
 800ae62:	960a      	str	r6, [sp, #40]	@ 0x28
 800ae64:	e7e7      	b.n	800ae36 <_strtod_l+0x216>
 800ae66:	2b10      	cmp	r3, #16
 800ae68:	bfde      	ittt	le
 800ae6a:	9e08      	ldrle	r6, [sp, #32]
 800ae6c:	434e      	mulle	r6, r1
 800ae6e:	9608      	strle	r6, [sp, #32]
 800ae70:	e7e1      	b.n	800ae36 <_strtod_l+0x216>
 800ae72:	280f      	cmp	r0, #15
 800ae74:	dceb      	bgt.n	800ae4e <_strtod_l+0x22e>
 800ae76:	9808      	ldr	r0, [sp, #32]
 800ae78:	230a      	movs	r3, #10
 800ae7a:	fb03 2300 	mla	r3, r3, r0, r2
 800ae7e:	9308      	str	r3, [sp, #32]
 800ae80:	e7e5      	b.n	800ae4e <_strtod_l+0x22e>
 800ae82:	4629      	mov	r1, r5
 800ae84:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800ae86:	1c50      	adds	r0, r2, #1
 800ae88:	9019      	str	r0, [sp, #100]	@ 0x64
 800ae8a:	7852      	ldrb	r2, [r2, #1]
 800ae8c:	4618      	mov	r0, r3
 800ae8e:	460d      	mov	r5, r1
 800ae90:	e7b1      	b.n	800adf6 <_strtod_l+0x1d6>
 800ae92:	f04f 0900 	mov.w	r9, #0
 800ae96:	2301      	movs	r3, #1
 800ae98:	e77d      	b.n	800ad96 <_strtod_l+0x176>
 800ae9a:	f04f 0c00 	mov.w	ip, #0
 800ae9e:	1ca2      	adds	r2, r4, #2
 800aea0:	9219      	str	r2, [sp, #100]	@ 0x64
 800aea2:	78a2      	ldrb	r2, [r4, #2]
 800aea4:	e785      	b.n	800adb2 <_strtod_l+0x192>
 800aea6:	f04f 0c01 	mov.w	ip, #1
 800aeaa:	e7f8      	b.n	800ae9e <_strtod_l+0x27e>
 800aeac:	080101a4 	.word	0x080101a4
 800aeb0:	0801018c 	.word	0x0801018c
 800aeb4:	7ff00000 	.word	0x7ff00000
 800aeb8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aeba:	1c51      	adds	r1, r2, #1
 800aebc:	9119      	str	r1, [sp, #100]	@ 0x64
 800aebe:	7852      	ldrb	r2, [r2, #1]
 800aec0:	2a30      	cmp	r2, #48	@ 0x30
 800aec2:	d0f9      	beq.n	800aeb8 <_strtod_l+0x298>
 800aec4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800aec8:	2908      	cmp	r1, #8
 800aeca:	f63f af78 	bhi.w	800adbe <_strtod_l+0x19e>
 800aece:	3a30      	subs	r2, #48	@ 0x30
 800aed0:	920e      	str	r2, [sp, #56]	@ 0x38
 800aed2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aed4:	920f      	str	r2, [sp, #60]	@ 0x3c
 800aed6:	f04f 080a 	mov.w	r8, #10
 800aeda:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800aedc:	1c56      	adds	r6, r2, #1
 800aede:	9619      	str	r6, [sp, #100]	@ 0x64
 800aee0:	7852      	ldrb	r2, [r2, #1]
 800aee2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800aee6:	f1be 0f09 	cmp.w	lr, #9
 800aeea:	d939      	bls.n	800af60 <_strtod_l+0x340>
 800aeec:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800aeee:	1a76      	subs	r6, r6, r1
 800aef0:	2e08      	cmp	r6, #8
 800aef2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800aef6:	dc03      	bgt.n	800af00 <_strtod_l+0x2e0>
 800aef8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800aefa:	4588      	cmp	r8, r1
 800aefc:	bfa8      	it	ge
 800aefe:	4688      	movge	r8, r1
 800af00:	f1bc 0f00 	cmp.w	ip, #0
 800af04:	d001      	beq.n	800af0a <_strtod_l+0x2ea>
 800af06:	f1c8 0800 	rsb	r8, r8, #0
 800af0a:	2d00      	cmp	r5, #0
 800af0c:	d14e      	bne.n	800afac <_strtod_l+0x38c>
 800af0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800af10:	4308      	orrs	r0, r1
 800af12:	f47f aebe 	bne.w	800ac92 <_strtod_l+0x72>
 800af16:	2b00      	cmp	r3, #0
 800af18:	f47f aed6 	bne.w	800acc8 <_strtod_l+0xa8>
 800af1c:	2a69      	cmp	r2, #105	@ 0x69
 800af1e:	d028      	beq.n	800af72 <_strtod_l+0x352>
 800af20:	dc25      	bgt.n	800af6e <_strtod_l+0x34e>
 800af22:	2a49      	cmp	r2, #73	@ 0x49
 800af24:	d025      	beq.n	800af72 <_strtod_l+0x352>
 800af26:	2a4e      	cmp	r2, #78	@ 0x4e
 800af28:	f47f aece 	bne.w	800acc8 <_strtod_l+0xa8>
 800af2c:	499b      	ldr	r1, [pc, #620]	@ (800b19c <_strtod_l+0x57c>)
 800af2e:	a819      	add	r0, sp, #100	@ 0x64
 800af30:	f002 fc7a 	bl	800d828 <__match>
 800af34:	2800      	cmp	r0, #0
 800af36:	f43f aec7 	beq.w	800acc8 <_strtod_l+0xa8>
 800af3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af3c:	781b      	ldrb	r3, [r3, #0]
 800af3e:	2b28      	cmp	r3, #40	@ 0x28
 800af40:	d12e      	bne.n	800afa0 <_strtod_l+0x380>
 800af42:	4997      	ldr	r1, [pc, #604]	@ (800b1a0 <_strtod_l+0x580>)
 800af44:	aa1c      	add	r2, sp, #112	@ 0x70
 800af46:	a819      	add	r0, sp, #100	@ 0x64
 800af48:	f002 fc82 	bl	800d850 <__hexnan>
 800af4c:	2805      	cmp	r0, #5
 800af4e:	d127      	bne.n	800afa0 <_strtod_l+0x380>
 800af50:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800af52:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800af56:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800af5a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800af5e:	e698      	b.n	800ac92 <_strtod_l+0x72>
 800af60:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800af62:	fb08 2101 	mla	r1, r8, r1, r2
 800af66:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800af6a:	920e      	str	r2, [sp, #56]	@ 0x38
 800af6c:	e7b5      	b.n	800aeda <_strtod_l+0x2ba>
 800af6e:	2a6e      	cmp	r2, #110	@ 0x6e
 800af70:	e7da      	b.n	800af28 <_strtod_l+0x308>
 800af72:	498c      	ldr	r1, [pc, #560]	@ (800b1a4 <_strtod_l+0x584>)
 800af74:	a819      	add	r0, sp, #100	@ 0x64
 800af76:	f002 fc57 	bl	800d828 <__match>
 800af7a:	2800      	cmp	r0, #0
 800af7c:	f43f aea4 	beq.w	800acc8 <_strtod_l+0xa8>
 800af80:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af82:	4989      	ldr	r1, [pc, #548]	@ (800b1a8 <_strtod_l+0x588>)
 800af84:	3b01      	subs	r3, #1
 800af86:	a819      	add	r0, sp, #100	@ 0x64
 800af88:	9319      	str	r3, [sp, #100]	@ 0x64
 800af8a:	f002 fc4d 	bl	800d828 <__match>
 800af8e:	b910      	cbnz	r0, 800af96 <_strtod_l+0x376>
 800af90:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800af92:	3301      	adds	r3, #1
 800af94:	9319      	str	r3, [sp, #100]	@ 0x64
 800af96:	f8df b220 	ldr.w	fp, [pc, #544]	@ 800b1b8 <_strtod_l+0x598>
 800af9a:	f04f 0a00 	mov.w	sl, #0
 800af9e:	e678      	b.n	800ac92 <_strtod_l+0x72>
 800afa0:	4882      	ldr	r0, [pc, #520]	@ (800b1ac <_strtod_l+0x58c>)
 800afa2:	f001 fb19 	bl	800c5d8 <nan>
 800afa6:	ec5b ab10 	vmov	sl, fp, d0
 800afaa:	e672      	b.n	800ac92 <_strtod_l+0x72>
 800afac:	eba8 0309 	sub.w	r3, r8, r9
 800afb0:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800afb2:	9309      	str	r3, [sp, #36]	@ 0x24
 800afb4:	2f00      	cmp	r7, #0
 800afb6:	bf08      	it	eq
 800afb8:	462f      	moveq	r7, r5
 800afba:	2d10      	cmp	r5, #16
 800afbc:	462c      	mov	r4, r5
 800afbe:	bfa8      	it	ge
 800afc0:	2410      	movge	r4, #16
 800afc2:	f7f5 fabf 	bl	8000544 <__aeabi_ui2d>
 800afc6:	2d09      	cmp	r5, #9
 800afc8:	4682      	mov	sl, r0
 800afca:	468b      	mov	fp, r1
 800afcc:	dc13      	bgt.n	800aff6 <_strtod_l+0x3d6>
 800afce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f43f ae5e 	beq.w	800ac92 <_strtod_l+0x72>
 800afd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd8:	dd78      	ble.n	800b0cc <_strtod_l+0x4ac>
 800afda:	2b16      	cmp	r3, #22
 800afdc:	dc5f      	bgt.n	800b09e <_strtod_l+0x47e>
 800afde:	4974      	ldr	r1, [pc, #464]	@ (800b1b0 <_strtod_l+0x590>)
 800afe0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800afe4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afe8:	4652      	mov	r2, sl
 800afea:	465b      	mov	r3, fp
 800afec:	f7f5 fb24 	bl	8000638 <__aeabi_dmul>
 800aff0:	4682      	mov	sl, r0
 800aff2:	468b      	mov	fp, r1
 800aff4:	e64d      	b.n	800ac92 <_strtod_l+0x72>
 800aff6:	4b6e      	ldr	r3, [pc, #440]	@ (800b1b0 <_strtod_l+0x590>)
 800aff8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800affc:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800b000:	f7f5 fb1a 	bl	8000638 <__aeabi_dmul>
 800b004:	4682      	mov	sl, r0
 800b006:	9808      	ldr	r0, [sp, #32]
 800b008:	468b      	mov	fp, r1
 800b00a:	f7f5 fa9b 	bl	8000544 <__aeabi_ui2d>
 800b00e:	4602      	mov	r2, r0
 800b010:	460b      	mov	r3, r1
 800b012:	4650      	mov	r0, sl
 800b014:	4659      	mov	r1, fp
 800b016:	f7f5 f959 	bl	80002cc <__adddf3>
 800b01a:	2d0f      	cmp	r5, #15
 800b01c:	4682      	mov	sl, r0
 800b01e:	468b      	mov	fp, r1
 800b020:	ddd5      	ble.n	800afce <_strtod_l+0x3ae>
 800b022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b024:	1b2c      	subs	r4, r5, r4
 800b026:	441c      	add	r4, r3
 800b028:	2c00      	cmp	r4, #0
 800b02a:	f340 8096 	ble.w	800b15a <_strtod_l+0x53a>
 800b02e:	f014 030f 	ands.w	r3, r4, #15
 800b032:	d00a      	beq.n	800b04a <_strtod_l+0x42a>
 800b034:	495e      	ldr	r1, [pc, #376]	@ (800b1b0 <_strtod_l+0x590>)
 800b036:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b03a:	4652      	mov	r2, sl
 800b03c:	465b      	mov	r3, fp
 800b03e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b042:	f7f5 faf9 	bl	8000638 <__aeabi_dmul>
 800b046:	4682      	mov	sl, r0
 800b048:	468b      	mov	fp, r1
 800b04a:	f034 040f 	bics.w	r4, r4, #15
 800b04e:	d073      	beq.n	800b138 <_strtod_l+0x518>
 800b050:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800b054:	dd48      	ble.n	800b0e8 <_strtod_l+0x4c8>
 800b056:	2400      	movs	r4, #0
 800b058:	46a0      	mov	r8, r4
 800b05a:	940a      	str	r4, [sp, #40]	@ 0x28
 800b05c:	46a1      	mov	r9, r4
 800b05e:	9a05      	ldr	r2, [sp, #20]
 800b060:	f8df b154 	ldr.w	fp, [pc, #340]	@ 800b1b8 <_strtod_l+0x598>
 800b064:	2322      	movs	r3, #34	@ 0x22
 800b066:	6013      	str	r3, [r2, #0]
 800b068:	f04f 0a00 	mov.w	sl, #0
 800b06c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b06e:	2b00      	cmp	r3, #0
 800b070:	f43f ae0f 	beq.w	800ac92 <_strtod_l+0x72>
 800b074:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b076:	9805      	ldr	r0, [sp, #20]
 800b078:	f002 fd8e 	bl	800db98 <_Bfree>
 800b07c:	9805      	ldr	r0, [sp, #20]
 800b07e:	4649      	mov	r1, r9
 800b080:	f002 fd8a 	bl	800db98 <_Bfree>
 800b084:	9805      	ldr	r0, [sp, #20]
 800b086:	4641      	mov	r1, r8
 800b088:	f002 fd86 	bl	800db98 <_Bfree>
 800b08c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b08e:	9805      	ldr	r0, [sp, #20]
 800b090:	f002 fd82 	bl	800db98 <_Bfree>
 800b094:	9805      	ldr	r0, [sp, #20]
 800b096:	4621      	mov	r1, r4
 800b098:	f002 fd7e 	bl	800db98 <_Bfree>
 800b09c:	e5f9      	b.n	800ac92 <_strtod_l+0x72>
 800b09e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b0a0:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800b0a4:	4293      	cmp	r3, r2
 800b0a6:	dbbc      	blt.n	800b022 <_strtod_l+0x402>
 800b0a8:	4c41      	ldr	r4, [pc, #260]	@ (800b1b0 <_strtod_l+0x590>)
 800b0aa:	f1c5 050f 	rsb	r5, r5, #15
 800b0ae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b0b2:	4652      	mov	r2, sl
 800b0b4:	465b      	mov	r3, fp
 800b0b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0ba:	f7f5 fabd 	bl	8000638 <__aeabi_dmul>
 800b0be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b0c0:	1b5d      	subs	r5, r3, r5
 800b0c2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b0c6:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b0ca:	e78f      	b.n	800afec <_strtod_l+0x3cc>
 800b0cc:	3316      	adds	r3, #22
 800b0ce:	dba8      	blt.n	800b022 <_strtod_l+0x402>
 800b0d0:	4b37      	ldr	r3, [pc, #220]	@ (800b1b0 <_strtod_l+0x590>)
 800b0d2:	eba9 0808 	sub.w	r8, r9, r8
 800b0d6:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800b0da:	e9d8 2300 	ldrd	r2, r3, [r8]
 800b0de:	4650      	mov	r0, sl
 800b0e0:	4659      	mov	r1, fp
 800b0e2:	f7f5 fbd3 	bl	800088c <__aeabi_ddiv>
 800b0e6:	e783      	b.n	800aff0 <_strtod_l+0x3d0>
 800b0e8:	4b32      	ldr	r3, [pc, #200]	@ (800b1b4 <_strtod_l+0x594>)
 800b0ea:	9308      	str	r3, [sp, #32]
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	1124      	asrs	r4, r4, #4
 800b0f0:	4650      	mov	r0, sl
 800b0f2:	4659      	mov	r1, fp
 800b0f4:	461e      	mov	r6, r3
 800b0f6:	2c01      	cmp	r4, #1
 800b0f8:	dc21      	bgt.n	800b13e <_strtod_l+0x51e>
 800b0fa:	b10b      	cbz	r3, 800b100 <_strtod_l+0x4e0>
 800b0fc:	4682      	mov	sl, r0
 800b0fe:	468b      	mov	fp, r1
 800b100:	492c      	ldr	r1, [pc, #176]	@ (800b1b4 <_strtod_l+0x594>)
 800b102:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800b106:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800b10a:	4652      	mov	r2, sl
 800b10c:	465b      	mov	r3, fp
 800b10e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b112:	f7f5 fa91 	bl	8000638 <__aeabi_dmul>
 800b116:	4b28      	ldr	r3, [pc, #160]	@ (800b1b8 <_strtod_l+0x598>)
 800b118:	460a      	mov	r2, r1
 800b11a:	400b      	ands	r3, r1
 800b11c:	4927      	ldr	r1, [pc, #156]	@ (800b1bc <_strtod_l+0x59c>)
 800b11e:	428b      	cmp	r3, r1
 800b120:	4682      	mov	sl, r0
 800b122:	d898      	bhi.n	800b056 <_strtod_l+0x436>
 800b124:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800b128:	428b      	cmp	r3, r1
 800b12a:	bf86      	itte	hi
 800b12c:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 800b1c0 <_strtod_l+0x5a0>
 800b130:	f04f 3aff 	movhi.w	sl, #4294967295
 800b134:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800b138:	2300      	movs	r3, #0
 800b13a:	9308      	str	r3, [sp, #32]
 800b13c:	e07a      	b.n	800b234 <_strtod_l+0x614>
 800b13e:	07e2      	lsls	r2, r4, #31
 800b140:	d505      	bpl.n	800b14e <_strtod_l+0x52e>
 800b142:	9b08      	ldr	r3, [sp, #32]
 800b144:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b148:	f7f5 fa76 	bl	8000638 <__aeabi_dmul>
 800b14c:	2301      	movs	r3, #1
 800b14e:	9a08      	ldr	r2, [sp, #32]
 800b150:	3208      	adds	r2, #8
 800b152:	3601      	adds	r6, #1
 800b154:	1064      	asrs	r4, r4, #1
 800b156:	9208      	str	r2, [sp, #32]
 800b158:	e7cd      	b.n	800b0f6 <_strtod_l+0x4d6>
 800b15a:	d0ed      	beq.n	800b138 <_strtod_l+0x518>
 800b15c:	4264      	negs	r4, r4
 800b15e:	f014 020f 	ands.w	r2, r4, #15
 800b162:	d00a      	beq.n	800b17a <_strtod_l+0x55a>
 800b164:	4b12      	ldr	r3, [pc, #72]	@ (800b1b0 <_strtod_l+0x590>)
 800b166:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b16a:	4650      	mov	r0, sl
 800b16c:	4659      	mov	r1, fp
 800b16e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b172:	f7f5 fb8b 	bl	800088c <__aeabi_ddiv>
 800b176:	4682      	mov	sl, r0
 800b178:	468b      	mov	fp, r1
 800b17a:	1124      	asrs	r4, r4, #4
 800b17c:	d0dc      	beq.n	800b138 <_strtod_l+0x518>
 800b17e:	2c1f      	cmp	r4, #31
 800b180:	dd20      	ble.n	800b1c4 <_strtod_l+0x5a4>
 800b182:	2400      	movs	r4, #0
 800b184:	46a0      	mov	r8, r4
 800b186:	940a      	str	r4, [sp, #40]	@ 0x28
 800b188:	46a1      	mov	r9, r4
 800b18a:	9a05      	ldr	r2, [sp, #20]
 800b18c:	2322      	movs	r3, #34	@ 0x22
 800b18e:	f04f 0a00 	mov.w	sl, #0
 800b192:	f04f 0b00 	mov.w	fp, #0
 800b196:	6013      	str	r3, [r2, #0]
 800b198:	e768      	b.n	800b06c <_strtod_l+0x44c>
 800b19a:	bf00      	nop
 800b19c:	080102ee 	.word	0x080102ee
 800b1a0:	08010190 	.word	0x08010190
 800b1a4:	080102e6 	.word	0x080102e6
 800b1a8:	08010320 	.word	0x08010320
 800b1ac:	080105ac 	.word	0x080105ac
 800b1b0:	08010498 	.word	0x08010498
 800b1b4:	08010470 	.word	0x08010470
 800b1b8:	7ff00000 	.word	0x7ff00000
 800b1bc:	7ca00000 	.word	0x7ca00000
 800b1c0:	7fefffff 	.word	0x7fefffff
 800b1c4:	f014 0310 	ands.w	r3, r4, #16
 800b1c8:	bf18      	it	ne
 800b1ca:	236a      	movne	r3, #106	@ 0x6a
 800b1cc:	4ea9      	ldr	r6, [pc, #676]	@ (800b474 <_strtod_l+0x854>)
 800b1ce:	9308      	str	r3, [sp, #32]
 800b1d0:	4650      	mov	r0, sl
 800b1d2:	4659      	mov	r1, fp
 800b1d4:	2300      	movs	r3, #0
 800b1d6:	07e2      	lsls	r2, r4, #31
 800b1d8:	d504      	bpl.n	800b1e4 <_strtod_l+0x5c4>
 800b1da:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b1de:	f7f5 fa2b 	bl	8000638 <__aeabi_dmul>
 800b1e2:	2301      	movs	r3, #1
 800b1e4:	1064      	asrs	r4, r4, #1
 800b1e6:	f106 0608 	add.w	r6, r6, #8
 800b1ea:	d1f4      	bne.n	800b1d6 <_strtod_l+0x5b6>
 800b1ec:	b10b      	cbz	r3, 800b1f2 <_strtod_l+0x5d2>
 800b1ee:	4682      	mov	sl, r0
 800b1f0:	468b      	mov	fp, r1
 800b1f2:	9b08      	ldr	r3, [sp, #32]
 800b1f4:	b1b3      	cbz	r3, 800b224 <_strtod_l+0x604>
 800b1f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b1fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	4659      	mov	r1, fp
 800b202:	dd0f      	ble.n	800b224 <_strtod_l+0x604>
 800b204:	2b1f      	cmp	r3, #31
 800b206:	dd55      	ble.n	800b2b4 <_strtod_l+0x694>
 800b208:	2b34      	cmp	r3, #52	@ 0x34
 800b20a:	bfde      	ittt	le
 800b20c:	f04f 33ff 	movle.w	r3, #4294967295
 800b210:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800b214:	4093      	lslle	r3, r2
 800b216:	f04f 0a00 	mov.w	sl, #0
 800b21a:	bfcc      	ite	gt
 800b21c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800b220:	ea03 0b01 	andle.w	fp, r3, r1
 800b224:	2200      	movs	r2, #0
 800b226:	2300      	movs	r3, #0
 800b228:	4650      	mov	r0, sl
 800b22a:	4659      	mov	r1, fp
 800b22c:	f7f5 fc6c 	bl	8000b08 <__aeabi_dcmpeq>
 800b230:	2800      	cmp	r0, #0
 800b232:	d1a6      	bne.n	800b182 <_strtod_l+0x562>
 800b234:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b236:	9300      	str	r3, [sp, #0]
 800b238:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b23a:	9805      	ldr	r0, [sp, #20]
 800b23c:	462b      	mov	r3, r5
 800b23e:	463a      	mov	r2, r7
 800b240:	f002 fd12 	bl	800dc68 <__s2b>
 800b244:	900a      	str	r0, [sp, #40]	@ 0x28
 800b246:	2800      	cmp	r0, #0
 800b248:	f43f af05 	beq.w	800b056 <_strtod_l+0x436>
 800b24c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b24e:	2a00      	cmp	r2, #0
 800b250:	eba9 0308 	sub.w	r3, r9, r8
 800b254:	bfa8      	it	ge
 800b256:	2300      	movge	r3, #0
 800b258:	9312      	str	r3, [sp, #72]	@ 0x48
 800b25a:	2400      	movs	r4, #0
 800b25c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b260:	9316      	str	r3, [sp, #88]	@ 0x58
 800b262:	46a0      	mov	r8, r4
 800b264:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b266:	9805      	ldr	r0, [sp, #20]
 800b268:	6859      	ldr	r1, [r3, #4]
 800b26a:	f002 fc55 	bl	800db18 <_Balloc>
 800b26e:	4681      	mov	r9, r0
 800b270:	2800      	cmp	r0, #0
 800b272:	f43f aef4 	beq.w	800b05e <_strtod_l+0x43e>
 800b276:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b278:	691a      	ldr	r2, [r3, #16]
 800b27a:	3202      	adds	r2, #2
 800b27c:	f103 010c 	add.w	r1, r3, #12
 800b280:	0092      	lsls	r2, r2, #2
 800b282:	300c      	adds	r0, #12
 800b284:	f001 f999 	bl	800c5ba <memcpy>
 800b288:	ec4b ab10 	vmov	d0, sl, fp
 800b28c:	9805      	ldr	r0, [sp, #20]
 800b28e:	aa1c      	add	r2, sp, #112	@ 0x70
 800b290:	a91b      	add	r1, sp, #108	@ 0x6c
 800b292:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800b296:	f003 f823 	bl	800e2e0 <__d2b>
 800b29a:	901a      	str	r0, [sp, #104]	@ 0x68
 800b29c:	2800      	cmp	r0, #0
 800b29e:	f43f aede 	beq.w	800b05e <_strtod_l+0x43e>
 800b2a2:	9805      	ldr	r0, [sp, #20]
 800b2a4:	2101      	movs	r1, #1
 800b2a6:	f002 fd75 	bl	800dd94 <__i2b>
 800b2aa:	4680      	mov	r8, r0
 800b2ac:	b948      	cbnz	r0, 800b2c2 <_strtod_l+0x6a2>
 800b2ae:	f04f 0800 	mov.w	r8, #0
 800b2b2:	e6d4      	b.n	800b05e <_strtod_l+0x43e>
 800b2b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b2b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b2bc:	ea03 0a0a 	and.w	sl, r3, sl
 800b2c0:	e7b0      	b.n	800b224 <_strtod_l+0x604>
 800b2c2:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800b2c4:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b2c6:	2d00      	cmp	r5, #0
 800b2c8:	bfab      	itete	ge
 800b2ca:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800b2cc:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800b2ce:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800b2d0:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800b2d2:	bfac      	ite	ge
 800b2d4:	18ef      	addge	r7, r5, r3
 800b2d6:	1b5e      	sublt	r6, r3, r5
 800b2d8:	9b08      	ldr	r3, [sp, #32]
 800b2da:	1aed      	subs	r5, r5, r3
 800b2dc:	4415      	add	r5, r2
 800b2de:	4b66      	ldr	r3, [pc, #408]	@ (800b478 <_strtod_l+0x858>)
 800b2e0:	3d01      	subs	r5, #1
 800b2e2:	429d      	cmp	r5, r3
 800b2e4:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800b2e8:	da50      	bge.n	800b38c <_strtod_l+0x76c>
 800b2ea:	1b5b      	subs	r3, r3, r5
 800b2ec:	2b1f      	cmp	r3, #31
 800b2ee:	eba2 0203 	sub.w	r2, r2, r3
 800b2f2:	f04f 0101 	mov.w	r1, #1
 800b2f6:	dc3d      	bgt.n	800b374 <_strtod_l+0x754>
 800b2f8:	fa01 f303 	lsl.w	r3, r1, r3
 800b2fc:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b2fe:	2300      	movs	r3, #0
 800b300:	9310      	str	r3, [sp, #64]	@ 0x40
 800b302:	18bd      	adds	r5, r7, r2
 800b304:	9b08      	ldr	r3, [sp, #32]
 800b306:	42af      	cmp	r7, r5
 800b308:	4416      	add	r6, r2
 800b30a:	441e      	add	r6, r3
 800b30c:	463b      	mov	r3, r7
 800b30e:	bfa8      	it	ge
 800b310:	462b      	movge	r3, r5
 800b312:	42b3      	cmp	r3, r6
 800b314:	bfa8      	it	ge
 800b316:	4633      	movge	r3, r6
 800b318:	2b00      	cmp	r3, #0
 800b31a:	bfc2      	ittt	gt
 800b31c:	1aed      	subgt	r5, r5, r3
 800b31e:	1af6      	subgt	r6, r6, r3
 800b320:	1aff      	subgt	r7, r7, r3
 800b322:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b324:	2b00      	cmp	r3, #0
 800b326:	dd16      	ble.n	800b356 <_strtod_l+0x736>
 800b328:	4641      	mov	r1, r8
 800b32a:	9805      	ldr	r0, [sp, #20]
 800b32c:	461a      	mov	r2, r3
 800b32e:	f002 fdf1 	bl	800df14 <__pow5mult>
 800b332:	4680      	mov	r8, r0
 800b334:	2800      	cmp	r0, #0
 800b336:	d0ba      	beq.n	800b2ae <_strtod_l+0x68e>
 800b338:	4601      	mov	r1, r0
 800b33a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800b33c:	9805      	ldr	r0, [sp, #20]
 800b33e:	f002 fd3f 	bl	800ddc0 <__multiply>
 800b342:	900e      	str	r0, [sp, #56]	@ 0x38
 800b344:	2800      	cmp	r0, #0
 800b346:	f43f ae8a 	beq.w	800b05e <_strtod_l+0x43e>
 800b34a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b34c:	9805      	ldr	r0, [sp, #20]
 800b34e:	f002 fc23 	bl	800db98 <_Bfree>
 800b352:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b354:	931a      	str	r3, [sp, #104]	@ 0x68
 800b356:	2d00      	cmp	r5, #0
 800b358:	dc1d      	bgt.n	800b396 <_strtod_l+0x776>
 800b35a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	dd23      	ble.n	800b3a8 <_strtod_l+0x788>
 800b360:	4649      	mov	r1, r9
 800b362:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b364:	9805      	ldr	r0, [sp, #20]
 800b366:	f002 fdd5 	bl	800df14 <__pow5mult>
 800b36a:	4681      	mov	r9, r0
 800b36c:	b9e0      	cbnz	r0, 800b3a8 <_strtod_l+0x788>
 800b36e:	f04f 0900 	mov.w	r9, #0
 800b372:	e674      	b.n	800b05e <_strtod_l+0x43e>
 800b374:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800b378:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800b37c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800b380:	35e2      	adds	r5, #226	@ 0xe2
 800b382:	fa01 f305 	lsl.w	r3, r1, r5
 800b386:	9310      	str	r3, [sp, #64]	@ 0x40
 800b388:	9113      	str	r1, [sp, #76]	@ 0x4c
 800b38a:	e7ba      	b.n	800b302 <_strtod_l+0x6e2>
 800b38c:	2300      	movs	r3, #0
 800b38e:	9310      	str	r3, [sp, #64]	@ 0x40
 800b390:	2301      	movs	r3, #1
 800b392:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b394:	e7b5      	b.n	800b302 <_strtod_l+0x6e2>
 800b396:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b398:	9805      	ldr	r0, [sp, #20]
 800b39a:	462a      	mov	r2, r5
 800b39c:	f002 fe14 	bl	800dfc8 <__lshift>
 800b3a0:	901a      	str	r0, [sp, #104]	@ 0x68
 800b3a2:	2800      	cmp	r0, #0
 800b3a4:	d1d9      	bne.n	800b35a <_strtod_l+0x73a>
 800b3a6:	e65a      	b.n	800b05e <_strtod_l+0x43e>
 800b3a8:	2e00      	cmp	r6, #0
 800b3aa:	dd07      	ble.n	800b3bc <_strtod_l+0x79c>
 800b3ac:	4649      	mov	r1, r9
 800b3ae:	9805      	ldr	r0, [sp, #20]
 800b3b0:	4632      	mov	r2, r6
 800b3b2:	f002 fe09 	bl	800dfc8 <__lshift>
 800b3b6:	4681      	mov	r9, r0
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	d0d8      	beq.n	800b36e <_strtod_l+0x74e>
 800b3bc:	2f00      	cmp	r7, #0
 800b3be:	dd08      	ble.n	800b3d2 <_strtod_l+0x7b2>
 800b3c0:	4641      	mov	r1, r8
 800b3c2:	9805      	ldr	r0, [sp, #20]
 800b3c4:	463a      	mov	r2, r7
 800b3c6:	f002 fdff 	bl	800dfc8 <__lshift>
 800b3ca:	4680      	mov	r8, r0
 800b3cc:	2800      	cmp	r0, #0
 800b3ce:	f43f ae46 	beq.w	800b05e <_strtod_l+0x43e>
 800b3d2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b3d4:	9805      	ldr	r0, [sp, #20]
 800b3d6:	464a      	mov	r2, r9
 800b3d8:	f002 fe7e 	bl	800e0d8 <__mdiff>
 800b3dc:	4604      	mov	r4, r0
 800b3de:	2800      	cmp	r0, #0
 800b3e0:	f43f ae3d 	beq.w	800b05e <_strtod_l+0x43e>
 800b3e4:	68c3      	ldr	r3, [r0, #12]
 800b3e6:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b3e8:	2300      	movs	r3, #0
 800b3ea:	60c3      	str	r3, [r0, #12]
 800b3ec:	4641      	mov	r1, r8
 800b3ee:	f002 fe57 	bl	800e0a0 <__mcmp>
 800b3f2:	2800      	cmp	r0, #0
 800b3f4:	da46      	bge.n	800b484 <_strtod_l+0x864>
 800b3f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b3f8:	ea53 030a 	orrs.w	r3, r3, sl
 800b3fc:	d16c      	bne.n	800b4d8 <_strtod_l+0x8b8>
 800b3fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b402:	2b00      	cmp	r3, #0
 800b404:	d168      	bne.n	800b4d8 <_strtod_l+0x8b8>
 800b406:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b40a:	0d1b      	lsrs	r3, r3, #20
 800b40c:	051b      	lsls	r3, r3, #20
 800b40e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b412:	d961      	bls.n	800b4d8 <_strtod_l+0x8b8>
 800b414:	6963      	ldr	r3, [r4, #20]
 800b416:	b913      	cbnz	r3, 800b41e <_strtod_l+0x7fe>
 800b418:	6923      	ldr	r3, [r4, #16]
 800b41a:	2b01      	cmp	r3, #1
 800b41c:	dd5c      	ble.n	800b4d8 <_strtod_l+0x8b8>
 800b41e:	4621      	mov	r1, r4
 800b420:	2201      	movs	r2, #1
 800b422:	9805      	ldr	r0, [sp, #20]
 800b424:	f002 fdd0 	bl	800dfc8 <__lshift>
 800b428:	4641      	mov	r1, r8
 800b42a:	4604      	mov	r4, r0
 800b42c:	f002 fe38 	bl	800e0a0 <__mcmp>
 800b430:	2800      	cmp	r0, #0
 800b432:	dd51      	ble.n	800b4d8 <_strtod_l+0x8b8>
 800b434:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b438:	9a08      	ldr	r2, [sp, #32]
 800b43a:	0d1b      	lsrs	r3, r3, #20
 800b43c:	051b      	lsls	r3, r3, #20
 800b43e:	2a00      	cmp	r2, #0
 800b440:	d06b      	beq.n	800b51a <_strtod_l+0x8fa>
 800b442:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800b446:	d868      	bhi.n	800b51a <_strtod_l+0x8fa>
 800b448:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800b44c:	f67f ae9d 	bls.w	800b18a <_strtod_l+0x56a>
 800b450:	4b0a      	ldr	r3, [pc, #40]	@ (800b47c <_strtod_l+0x85c>)
 800b452:	4650      	mov	r0, sl
 800b454:	4659      	mov	r1, fp
 800b456:	2200      	movs	r2, #0
 800b458:	f7f5 f8ee 	bl	8000638 <__aeabi_dmul>
 800b45c:	4b08      	ldr	r3, [pc, #32]	@ (800b480 <_strtod_l+0x860>)
 800b45e:	400b      	ands	r3, r1
 800b460:	4682      	mov	sl, r0
 800b462:	468b      	mov	fp, r1
 800b464:	2b00      	cmp	r3, #0
 800b466:	f47f ae05 	bne.w	800b074 <_strtod_l+0x454>
 800b46a:	9a05      	ldr	r2, [sp, #20]
 800b46c:	2322      	movs	r3, #34	@ 0x22
 800b46e:	6013      	str	r3, [r2, #0]
 800b470:	e600      	b.n	800b074 <_strtod_l+0x454>
 800b472:	bf00      	nop
 800b474:	080101b8 	.word	0x080101b8
 800b478:	fffffc02 	.word	0xfffffc02
 800b47c:	39500000 	.word	0x39500000
 800b480:	7ff00000 	.word	0x7ff00000
 800b484:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b488:	d165      	bne.n	800b556 <_strtod_l+0x936>
 800b48a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800b48c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b490:	b35a      	cbz	r2, 800b4ea <_strtod_l+0x8ca>
 800b492:	4a9f      	ldr	r2, [pc, #636]	@ (800b710 <_strtod_l+0xaf0>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d12b      	bne.n	800b4f0 <_strtod_l+0x8d0>
 800b498:	9b08      	ldr	r3, [sp, #32]
 800b49a:	4651      	mov	r1, sl
 800b49c:	b303      	cbz	r3, 800b4e0 <_strtod_l+0x8c0>
 800b49e:	4b9d      	ldr	r3, [pc, #628]	@ (800b714 <_strtod_l+0xaf4>)
 800b4a0:	465a      	mov	r2, fp
 800b4a2:	4013      	ands	r3, r2
 800b4a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800b4a8:	f04f 32ff 	mov.w	r2, #4294967295
 800b4ac:	d81b      	bhi.n	800b4e6 <_strtod_l+0x8c6>
 800b4ae:	0d1b      	lsrs	r3, r3, #20
 800b4b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800b4b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b4b8:	4299      	cmp	r1, r3
 800b4ba:	d119      	bne.n	800b4f0 <_strtod_l+0x8d0>
 800b4bc:	4b96      	ldr	r3, [pc, #600]	@ (800b718 <_strtod_l+0xaf8>)
 800b4be:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4c0:	429a      	cmp	r2, r3
 800b4c2:	d102      	bne.n	800b4ca <_strtod_l+0x8aa>
 800b4c4:	3101      	adds	r1, #1
 800b4c6:	f43f adca 	beq.w	800b05e <_strtod_l+0x43e>
 800b4ca:	4b92      	ldr	r3, [pc, #584]	@ (800b714 <_strtod_l+0xaf4>)
 800b4cc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4ce:	401a      	ands	r2, r3
 800b4d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800b4d4:	f04f 0a00 	mov.w	sl, #0
 800b4d8:	9b08      	ldr	r3, [sp, #32]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d1b8      	bne.n	800b450 <_strtod_l+0x830>
 800b4de:	e5c9      	b.n	800b074 <_strtod_l+0x454>
 800b4e0:	f04f 33ff 	mov.w	r3, #4294967295
 800b4e4:	e7e8      	b.n	800b4b8 <_strtod_l+0x898>
 800b4e6:	4613      	mov	r3, r2
 800b4e8:	e7e6      	b.n	800b4b8 <_strtod_l+0x898>
 800b4ea:	ea53 030a 	orrs.w	r3, r3, sl
 800b4ee:	d0a1      	beq.n	800b434 <_strtod_l+0x814>
 800b4f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800b4f2:	b1db      	cbz	r3, 800b52c <_strtod_l+0x90c>
 800b4f4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b4f6:	4213      	tst	r3, r2
 800b4f8:	d0ee      	beq.n	800b4d8 <_strtod_l+0x8b8>
 800b4fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b4fc:	9a08      	ldr	r2, [sp, #32]
 800b4fe:	4650      	mov	r0, sl
 800b500:	4659      	mov	r1, fp
 800b502:	b1bb      	cbz	r3, 800b534 <_strtod_l+0x914>
 800b504:	f7ff fb6b 	bl	800abde <sulp>
 800b508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b50c:	ec53 2b10 	vmov	r2, r3, d0
 800b510:	f7f4 fedc 	bl	80002cc <__adddf3>
 800b514:	4682      	mov	sl, r0
 800b516:	468b      	mov	fp, r1
 800b518:	e7de      	b.n	800b4d8 <_strtod_l+0x8b8>
 800b51a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800b51e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b522:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b526:	f04f 3aff 	mov.w	sl, #4294967295
 800b52a:	e7d5      	b.n	800b4d8 <_strtod_l+0x8b8>
 800b52c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800b52e:	ea13 0f0a 	tst.w	r3, sl
 800b532:	e7e1      	b.n	800b4f8 <_strtod_l+0x8d8>
 800b534:	f7ff fb53 	bl	800abde <sulp>
 800b538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b53c:	ec53 2b10 	vmov	r2, r3, d0
 800b540:	f7f4 fec2 	bl	80002c8 <__aeabi_dsub>
 800b544:	2200      	movs	r2, #0
 800b546:	2300      	movs	r3, #0
 800b548:	4682      	mov	sl, r0
 800b54a:	468b      	mov	fp, r1
 800b54c:	f7f5 fadc 	bl	8000b08 <__aeabi_dcmpeq>
 800b550:	2800      	cmp	r0, #0
 800b552:	d0c1      	beq.n	800b4d8 <_strtod_l+0x8b8>
 800b554:	e619      	b.n	800b18a <_strtod_l+0x56a>
 800b556:	4641      	mov	r1, r8
 800b558:	4620      	mov	r0, r4
 800b55a:	f002 ff19 	bl	800e390 <__ratio>
 800b55e:	ec57 6b10 	vmov	r6, r7, d0
 800b562:	2200      	movs	r2, #0
 800b564:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b568:	4630      	mov	r0, r6
 800b56a:	4639      	mov	r1, r7
 800b56c:	f7f5 fae0 	bl	8000b30 <__aeabi_dcmple>
 800b570:	2800      	cmp	r0, #0
 800b572:	d06f      	beq.n	800b654 <_strtod_l+0xa34>
 800b574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b576:	2b00      	cmp	r3, #0
 800b578:	d17a      	bne.n	800b670 <_strtod_l+0xa50>
 800b57a:	f1ba 0f00 	cmp.w	sl, #0
 800b57e:	d158      	bne.n	800b632 <_strtod_l+0xa12>
 800b580:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b582:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b586:	2b00      	cmp	r3, #0
 800b588:	d15a      	bne.n	800b640 <_strtod_l+0xa20>
 800b58a:	4b64      	ldr	r3, [pc, #400]	@ (800b71c <_strtod_l+0xafc>)
 800b58c:	2200      	movs	r2, #0
 800b58e:	4630      	mov	r0, r6
 800b590:	4639      	mov	r1, r7
 800b592:	f7f5 fac3 	bl	8000b1c <__aeabi_dcmplt>
 800b596:	2800      	cmp	r0, #0
 800b598:	d159      	bne.n	800b64e <_strtod_l+0xa2e>
 800b59a:	4630      	mov	r0, r6
 800b59c:	4639      	mov	r1, r7
 800b59e:	4b60      	ldr	r3, [pc, #384]	@ (800b720 <_strtod_l+0xb00>)
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	f7f5 f849 	bl	8000638 <__aeabi_dmul>
 800b5a6:	4606      	mov	r6, r0
 800b5a8:	460f      	mov	r7, r1
 800b5aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800b5ae:	9606      	str	r6, [sp, #24]
 800b5b0:	9307      	str	r3, [sp, #28]
 800b5b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5b6:	4d57      	ldr	r5, [pc, #348]	@ (800b714 <_strtod_l+0xaf4>)
 800b5b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b5bc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5be:	401d      	ands	r5, r3
 800b5c0:	4b58      	ldr	r3, [pc, #352]	@ (800b724 <_strtod_l+0xb04>)
 800b5c2:	429d      	cmp	r5, r3
 800b5c4:	f040 80b2 	bne.w	800b72c <_strtod_l+0xb0c>
 800b5c8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b5ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800b5ce:	ec4b ab10 	vmov	d0, sl, fp
 800b5d2:	f002 fe15 	bl	800e200 <__ulp>
 800b5d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5da:	ec51 0b10 	vmov	r0, r1, d0
 800b5de:	f7f5 f82b 	bl	8000638 <__aeabi_dmul>
 800b5e2:	4652      	mov	r2, sl
 800b5e4:	465b      	mov	r3, fp
 800b5e6:	f7f4 fe71 	bl	80002cc <__adddf3>
 800b5ea:	460b      	mov	r3, r1
 800b5ec:	4949      	ldr	r1, [pc, #292]	@ (800b714 <_strtod_l+0xaf4>)
 800b5ee:	4a4e      	ldr	r2, [pc, #312]	@ (800b728 <_strtod_l+0xb08>)
 800b5f0:	4019      	ands	r1, r3
 800b5f2:	4291      	cmp	r1, r2
 800b5f4:	4682      	mov	sl, r0
 800b5f6:	d942      	bls.n	800b67e <_strtod_l+0xa5e>
 800b5f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b5fa:	4b47      	ldr	r3, [pc, #284]	@ (800b718 <_strtod_l+0xaf8>)
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d103      	bne.n	800b608 <_strtod_l+0x9e8>
 800b600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b602:	3301      	adds	r3, #1
 800b604:	f43f ad2b 	beq.w	800b05e <_strtod_l+0x43e>
 800b608:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800b718 <_strtod_l+0xaf8>
 800b60c:	f04f 3aff 	mov.w	sl, #4294967295
 800b610:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800b612:	9805      	ldr	r0, [sp, #20]
 800b614:	f002 fac0 	bl	800db98 <_Bfree>
 800b618:	9805      	ldr	r0, [sp, #20]
 800b61a:	4649      	mov	r1, r9
 800b61c:	f002 fabc 	bl	800db98 <_Bfree>
 800b620:	9805      	ldr	r0, [sp, #20]
 800b622:	4641      	mov	r1, r8
 800b624:	f002 fab8 	bl	800db98 <_Bfree>
 800b628:	9805      	ldr	r0, [sp, #20]
 800b62a:	4621      	mov	r1, r4
 800b62c:	f002 fab4 	bl	800db98 <_Bfree>
 800b630:	e618      	b.n	800b264 <_strtod_l+0x644>
 800b632:	f1ba 0f01 	cmp.w	sl, #1
 800b636:	d103      	bne.n	800b640 <_strtod_l+0xa20>
 800b638:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	f43f ada5 	beq.w	800b18a <_strtod_l+0x56a>
 800b640:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800b6f0 <_strtod_l+0xad0>
 800b644:	4f35      	ldr	r7, [pc, #212]	@ (800b71c <_strtod_l+0xafc>)
 800b646:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b64a:	2600      	movs	r6, #0
 800b64c:	e7b1      	b.n	800b5b2 <_strtod_l+0x992>
 800b64e:	4f34      	ldr	r7, [pc, #208]	@ (800b720 <_strtod_l+0xb00>)
 800b650:	2600      	movs	r6, #0
 800b652:	e7aa      	b.n	800b5aa <_strtod_l+0x98a>
 800b654:	4b32      	ldr	r3, [pc, #200]	@ (800b720 <_strtod_l+0xb00>)
 800b656:	4630      	mov	r0, r6
 800b658:	4639      	mov	r1, r7
 800b65a:	2200      	movs	r2, #0
 800b65c:	f7f4 ffec 	bl	8000638 <__aeabi_dmul>
 800b660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b662:	4606      	mov	r6, r0
 800b664:	460f      	mov	r7, r1
 800b666:	2b00      	cmp	r3, #0
 800b668:	d09f      	beq.n	800b5aa <_strtod_l+0x98a>
 800b66a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b66e:	e7a0      	b.n	800b5b2 <_strtod_l+0x992>
 800b670:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800b6f8 <_strtod_l+0xad8>
 800b674:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b678:	ec57 6b17 	vmov	r6, r7, d7
 800b67c:	e799      	b.n	800b5b2 <_strtod_l+0x992>
 800b67e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800b682:	9b08      	ldr	r3, [sp, #32]
 800b684:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 800b688:	2b00      	cmp	r3, #0
 800b68a:	d1c1      	bne.n	800b610 <_strtod_l+0x9f0>
 800b68c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800b690:	0d1b      	lsrs	r3, r3, #20
 800b692:	051b      	lsls	r3, r3, #20
 800b694:	429d      	cmp	r5, r3
 800b696:	d1bb      	bne.n	800b610 <_strtod_l+0x9f0>
 800b698:	4630      	mov	r0, r6
 800b69a:	4639      	mov	r1, r7
 800b69c:	f7f5 fb2c 	bl	8000cf8 <__aeabi_d2lz>
 800b6a0:	f7f4 ff9c 	bl	80005dc <__aeabi_l2d>
 800b6a4:	4602      	mov	r2, r0
 800b6a6:	460b      	mov	r3, r1
 800b6a8:	4630      	mov	r0, r6
 800b6aa:	4639      	mov	r1, r7
 800b6ac:	f7f4 fe0c 	bl	80002c8 <__aeabi_dsub>
 800b6b0:	460b      	mov	r3, r1
 800b6b2:	4602      	mov	r2, r0
 800b6b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800b6b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800b6bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6be:	ea46 060a 	orr.w	r6, r6, sl
 800b6c2:	431e      	orrs	r6, r3
 800b6c4:	d06f      	beq.n	800b7a6 <_strtod_l+0xb86>
 800b6c6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b700 <_strtod_l+0xae0>)
 800b6c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6cc:	f7f5 fa26 	bl	8000b1c <__aeabi_dcmplt>
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	f47f accf 	bne.w	800b074 <_strtod_l+0x454>
 800b6d6:	a30c      	add	r3, pc, #48	@ (adr r3, 800b708 <_strtod_l+0xae8>)
 800b6d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800b6e0:	f7f5 fa3a 	bl	8000b58 <__aeabi_dcmpgt>
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	d093      	beq.n	800b610 <_strtod_l+0x9f0>
 800b6e8:	e4c4      	b.n	800b074 <_strtod_l+0x454>
 800b6ea:	bf00      	nop
 800b6ec:	f3af 8000 	nop.w
 800b6f0:	00000000 	.word	0x00000000
 800b6f4:	bff00000 	.word	0xbff00000
 800b6f8:	00000000 	.word	0x00000000
 800b6fc:	3ff00000 	.word	0x3ff00000
 800b700:	94a03595 	.word	0x94a03595
 800b704:	3fdfffff 	.word	0x3fdfffff
 800b708:	35afe535 	.word	0x35afe535
 800b70c:	3fe00000 	.word	0x3fe00000
 800b710:	000fffff 	.word	0x000fffff
 800b714:	7ff00000 	.word	0x7ff00000
 800b718:	7fefffff 	.word	0x7fefffff
 800b71c:	3ff00000 	.word	0x3ff00000
 800b720:	3fe00000 	.word	0x3fe00000
 800b724:	7fe00000 	.word	0x7fe00000
 800b728:	7c9fffff 	.word	0x7c9fffff
 800b72c:	9b08      	ldr	r3, [sp, #32]
 800b72e:	b323      	cbz	r3, 800b77a <_strtod_l+0xb5a>
 800b730:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800b734:	d821      	bhi.n	800b77a <_strtod_l+0xb5a>
 800b736:	a328      	add	r3, pc, #160	@ (adr r3, 800b7d8 <_strtod_l+0xbb8>)
 800b738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73c:	4630      	mov	r0, r6
 800b73e:	4639      	mov	r1, r7
 800b740:	f7f5 f9f6 	bl	8000b30 <__aeabi_dcmple>
 800b744:	b1a0      	cbz	r0, 800b770 <_strtod_l+0xb50>
 800b746:	4639      	mov	r1, r7
 800b748:	4630      	mov	r0, r6
 800b74a:	f7f5 fa4d 	bl	8000be8 <__aeabi_d2uiz>
 800b74e:	2801      	cmp	r0, #1
 800b750:	bf38      	it	cc
 800b752:	2001      	movcc	r0, #1
 800b754:	f7f4 fef6 	bl	8000544 <__aeabi_ui2d>
 800b758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b75a:	4606      	mov	r6, r0
 800b75c:	460f      	mov	r7, r1
 800b75e:	b9fb      	cbnz	r3, 800b7a0 <_strtod_l+0xb80>
 800b760:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b764:	9014      	str	r0, [sp, #80]	@ 0x50
 800b766:	9315      	str	r3, [sp, #84]	@ 0x54
 800b768:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800b76c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800b770:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b772:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800b776:	1b5b      	subs	r3, r3, r5
 800b778:	9311      	str	r3, [sp, #68]	@ 0x44
 800b77a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800b77e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800b782:	f002 fd3d 	bl	800e200 <__ulp>
 800b786:	4650      	mov	r0, sl
 800b788:	ec53 2b10 	vmov	r2, r3, d0
 800b78c:	4659      	mov	r1, fp
 800b78e:	f7f4 ff53 	bl	8000638 <__aeabi_dmul>
 800b792:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800b796:	f7f4 fd99 	bl	80002cc <__adddf3>
 800b79a:	4682      	mov	sl, r0
 800b79c:	468b      	mov	fp, r1
 800b79e:	e770      	b.n	800b682 <_strtod_l+0xa62>
 800b7a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800b7a4:	e7e0      	b.n	800b768 <_strtod_l+0xb48>
 800b7a6:	a30e      	add	r3, pc, #56	@ (adr r3, 800b7e0 <_strtod_l+0xbc0>)
 800b7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7ac:	f7f5 f9b6 	bl	8000b1c <__aeabi_dcmplt>
 800b7b0:	e798      	b.n	800b6e4 <_strtod_l+0xac4>
 800b7b2:	2300      	movs	r3, #0
 800b7b4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b7b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b7b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800b7ba:	6013      	str	r3, [r2, #0]
 800b7bc:	f7ff ba6d 	b.w	800ac9a <_strtod_l+0x7a>
 800b7c0:	2a65      	cmp	r2, #101	@ 0x65
 800b7c2:	f43f ab66 	beq.w	800ae92 <_strtod_l+0x272>
 800b7c6:	2a45      	cmp	r2, #69	@ 0x45
 800b7c8:	f43f ab63 	beq.w	800ae92 <_strtod_l+0x272>
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	f7ff bb9e 	b.w	800af0e <_strtod_l+0x2ee>
 800b7d2:	bf00      	nop
 800b7d4:	f3af 8000 	nop.w
 800b7d8:	ffc00000 	.word	0xffc00000
 800b7dc:	41dfffff 	.word	0x41dfffff
 800b7e0:	94a03595 	.word	0x94a03595
 800b7e4:	3fcfffff 	.word	0x3fcfffff

0800b7e8 <strtod>:
 800b7e8:	460a      	mov	r2, r1
 800b7ea:	4601      	mov	r1, r0
 800b7ec:	4802      	ldr	r0, [pc, #8]	@ (800b7f8 <strtod+0x10>)
 800b7ee:	4b03      	ldr	r3, [pc, #12]	@ (800b7fc <strtod+0x14>)
 800b7f0:	6800      	ldr	r0, [r0, #0]
 800b7f2:	f7ff ba15 	b.w	800ac20 <_strtod_l>
 800b7f6:	bf00      	nop
 800b7f8:	20000254 	.word	0x20000254
 800b7fc:	200000e8 	.word	0x200000e8

0800b800 <_strtol_l.constprop.0>:
 800b800:	2b24      	cmp	r3, #36	@ 0x24
 800b802:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b806:	4686      	mov	lr, r0
 800b808:	4690      	mov	r8, r2
 800b80a:	d801      	bhi.n	800b810 <_strtol_l.constprop.0+0x10>
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	d106      	bne.n	800b81e <_strtol_l.constprop.0+0x1e>
 800b810:	f000 fe9e 	bl	800c550 <__errno>
 800b814:	2316      	movs	r3, #22
 800b816:	6003      	str	r3, [r0, #0]
 800b818:	2000      	movs	r0, #0
 800b81a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b81e:	4834      	ldr	r0, [pc, #208]	@ (800b8f0 <_strtol_l.constprop.0+0xf0>)
 800b820:	460d      	mov	r5, r1
 800b822:	462a      	mov	r2, r5
 800b824:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b828:	5d06      	ldrb	r6, [r0, r4]
 800b82a:	f016 0608 	ands.w	r6, r6, #8
 800b82e:	d1f8      	bne.n	800b822 <_strtol_l.constprop.0+0x22>
 800b830:	2c2d      	cmp	r4, #45	@ 0x2d
 800b832:	d12d      	bne.n	800b890 <_strtol_l.constprop.0+0x90>
 800b834:	782c      	ldrb	r4, [r5, #0]
 800b836:	2601      	movs	r6, #1
 800b838:	1c95      	adds	r5, r2, #2
 800b83a:	f033 0210 	bics.w	r2, r3, #16
 800b83e:	d109      	bne.n	800b854 <_strtol_l.constprop.0+0x54>
 800b840:	2c30      	cmp	r4, #48	@ 0x30
 800b842:	d12a      	bne.n	800b89a <_strtol_l.constprop.0+0x9a>
 800b844:	782a      	ldrb	r2, [r5, #0]
 800b846:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800b84a:	2a58      	cmp	r2, #88	@ 0x58
 800b84c:	d125      	bne.n	800b89a <_strtol_l.constprop.0+0x9a>
 800b84e:	786c      	ldrb	r4, [r5, #1]
 800b850:	2310      	movs	r3, #16
 800b852:	3502      	adds	r5, #2
 800b854:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800b858:	f10c 3cff 	add.w	ip, ip, #4294967295
 800b85c:	2200      	movs	r2, #0
 800b85e:	fbbc f9f3 	udiv	r9, ip, r3
 800b862:	4610      	mov	r0, r2
 800b864:	fb03 ca19 	mls	sl, r3, r9, ip
 800b868:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800b86c:	2f09      	cmp	r7, #9
 800b86e:	d81b      	bhi.n	800b8a8 <_strtol_l.constprop.0+0xa8>
 800b870:	463c      	mov	r4, r7
 800b872:	42a3      	cmp	r3, r4
 800b874:	dd27      	ble.n	800b8c6 <_strtol_l.constprop.0+0xc6>
 800b876:	1c57      	adds	r7, r2, #1
 800b878:	d007      	beq.n	800b88a <_strtol_l.constprop.0+0x8a>
 800b87a:	4581      	cmp	r9, r0
 800b87c:	d320      	bcc.n	800b8c0 <_strtol_l.constprop.0+0xc0>
 800b87e:	d101      	bne.n	800b884 <_strtol_l.constprop.0+0x84>
 800b880:	45a2      	cmp	sl, r4
 800b882:	db1d      	blt.n	800b8c0 <_strtol_l.constprop.0+0xc0>
 800b884:	fb00 4003 	mla	r0, r0, r3, r4
 800b888:	2201      	movs	r2, #1
 800b88a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b88e:	e7eb      	b.n	800b868 <_strtol_l.constprop.0+0x68>
 800b890:	2c2b      	cmp	r4, #43	@ 0x2b
 800b892:	bf04      	itt	eq
 800b894:	782c      	ldrbeq	r4, [r5, #0]
 800b896:	1c95      	addeq	r5, r2, #2
 800b898:	e7cf      	b.n	800b83a <_strtol_l.constprop.0+0x3a>
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d1da      	bne.n	800b854 <_strtol_l.constprop.0+0x54>
 800b89e:	2c30      	cmp	r4, #48	@ 0x30
 800b8a0:	bf0c      	ite	eq
 800b8a2:	2308      	moveq	r3, #8
 800b8a4:	230a      	movne	r3, #10
 800b8a6:	e7d5      	b.n	800b854 <_strtol_l.constprop.0+0x54>
 800b8a8:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800b8ac:	2f19      	cmp	r7, #25
 800b8ae:	d801      	bhi.n	800b8b4 <_strtol_l.constprop.0+0xb4>
 800b8b0:	3c37      	subs	r4, #55	@ 0x37
 800b8b2:	e7de      	b.n	800b872 <_strtol_l.constprop.0+0x72>
 800b8b4:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800b8b8:	2f19      	cmp	r7, #25
 800b8ba:	d804      	bhi.n	800b8c6 <_strtol_l.constprop.0+0xc6>
 800b8bc:	3c57      	subs	r4, #87	@ 0x57
 800b8be:	e7d8      	b.n	800b872 <_strtol_l.constprop.0+0x72>
 800b8c0:	f04f 32ff 	mov.w	r2, #4294967295
 800b8c4:	e7e1      	b.n	800b88a <_strtol_l.constprop.0+0x8a>
 800b8c6:	1c53      	adds	r3, r2, #1
 800b8c8:	d108      	bne.n	800b8dc <_strtol_l.constprop.0+0xdc>
 800b8ca:	2322      	movs	r3, #34	@ 0x22
 800b8cc:	f8ce 3000 	str.w	r3, [lr]
 800b8d0:	4660      	mov	r0, ip
 800b8d2:	f1b8 0f00 	cmp.w	r8, #0
 800b8d6:	d0a0      	beq.n	800b81a <_strtol_l.constprop.0+0x1a>
 800b8d8:	1e69      	subs	r1, r5, #1
 800b8da:	e006      	b.n	800b8ea <_strtol_l.constprop.0+0xea>
 800b8dc:	b106      	cbz	r6, 800b8e0 <_strtol_l.constprop.0+0xe0>
 800b8de:	4240      	negs	r0, r0
 800b8e0:	f1b8 0f00 	cmp.w	r8, #0
 800b8e4:	d099      	beq.n	800b81a <_strtol_l.constprop.0+0x1a>
 800b8e6:	2a00      	cmp	r2, #0
 800b8e8:	d1f6      	bne.n	800b8d8 <_strtol_l.constprop.0+0xd8>
 800b8ea:	f8c8 1000 	str.w	r1, [r8]
 800b8ee:	e794      	b.n	800b81a <_strtol_l.constprop.0+0x1a>
 800b8f0:	080101e1 	.word	0x080101e1

0800b8f4 <strtol>:
 800b8f4:	4613      	mov	r3, r2
 800b8f6:	460a      	mov	r2, r1
 800b8f8:	4601      	mov	r1, r0
 800b8fa:	4802      	ldr	r0, [pc, #8]	@ (800b904 <strtol+0x10>)
 800b8fc:	6800      	ldr	r0, [r0, #0]
 800b8fe:	f7ff bf7f 	b.w	800b800 <_strtol_l.constprop.0>
 800b902:	bf00      	nop
 800b904:	20000254 	.word	0x20000254

0800b908 <__cvt>:
 800b908:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b90c:	ec57 6b10 	vmov	r6, r7, d0
 800b910:	2f00      	cmp	r7, #0
 800b912:	460c      	mov	r4, r1
 800b914:	4619      	mov	r1, r3
 800b916:	463b      	mov	r3, r7
 800b918:	bfbb      	ittet	lt
 800b91a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800b91e:	461f      	movlt	r7, r3
 800b920:	2300      	movge	r3, #0
 800b922:	232d      	movlt	r3, #45	@ 0x2d
 800b924:	700b      	strb	r3, [r1, #0]
 800b926:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b928:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800b92c:	4691      	mov	r9, r2
 800b92e:	f023 0820 	bic.w	r8, r3, #32
 800b932:	bfbc      	itt	lt
 800b934:	4632      	movlt	r2, r6
 800b936:	4616      	movlt	r6, r2
 800b938:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b93c:	d005      	beq.n	800b94a <__cvt+0x42>
 800b93e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b942:	d100      	bne.n	800b946 <__cvt+0x3e>
 800b944:	3401      	adds	r4, #1
 800b946:	2102      	movs	r1, #2
 800b948:	e000      	b.n	800b94c <__cvt+0x44>
 800b94a:	2103      	movs	r1, #3
 800b94c:	ab03      	add	r3, sp, #12
 800b94e:	9301      	str	r3, [sp, #4]
 800b950:	ab02      	add	r3, sp, #8
 800b952:	9300      	str	r3, [sp, #0]
 800b954:	ec47 6b10 	vmov	d0, r6, r7
 800b958:	4653      	mov	r3, sl
 800b95a:	4622      	mov	r2, r4
 800b95c:	f000 fecc 	bl	800c6f8 <_dtoa_r>
 800b960:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b964:	4605      	mov	r5, r0
 800b966:	d119      	bne.n	800b99c <__cvt+0x94>
 800b968:	f019 0f01 	tst.w	r9, #1
 800b96c:	d00e      	beq.n	800b98c <__cvt+0x84>
 800b96e:	eb00 0904 	add.w	r9, r0, r4
 800b972:	2200      	movs	r2, #0
 800b974:	2300      	movs	r3, #0
 800b976:	4630      	mov	r0, r6
 800b978:	4639      	mov	r1, r7
 800b97a:	f7f5 f8c5 	bl	8000b08 <__aeabi_dcmpeq>
 800b97e:	b108      	cbz	r0, 800b984 <__cvt+0x7c>
 800b980:	f8cd 900c 	str.w	r9, [sp, #12]
 800b984:	2230      	movs	r2, #48	@ 0x30
 800b986:	9b03      	ldr	r3, [sp, #12]
 800b988:	454b      	cmp	r3, r9
 800b98a:	d31e      	bcc.n	800b9ca <__cvt+0xc2>
 800b98c:	9b03      	ldr	r3, [sp, #12]
 800b98e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b990:	1b5b      	subs	r3, r3, r5
 800b992:	4628      	mov	r0, r5
 800b994:	6013      	str	r3, [r2, #0]
 800b996:	b004      	add	sp, #16
 800b998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b99c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b9a0:	eb00 0904 	add.w	r9, r0, r4
 800b9a4:	d1e5      	bne.n	800b972 <__cvt+0x6a>
 800b9a6:	7803      	ldrb	r3, [r0, #0]
 800b9a8:	2b30      	cmp	r3, #48	@ 0x30
 800b9aa:	d10a      	bne.n	800b9c2 <__cvt+0xba>
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	2300      	movs	r3, #0
 800b9b0:	4630      	mov	r0, r6
 800b9b2:	4639      	mov	r1, r7
 800b9b4:	f7f5 f8a8 	bl	8000b08 <__aeabi_dcmpeq>
 800b9b8:	b918      	cbnz	r0, 800b9c2 <__cvt+0xba>
 800b9ba:	f1c4 0401 	rsb	r4, r4, #1
 800b9be:	f8ca 4000 	str.w	r4, [sl]
 800b9c2:	f8da 3000 	ldr.w	r3, [sl]
 800b9c6:	4499      	add	r9, r3
 800b9c8:	e7d3      	b.n	800b972 <__cvt+0x6a>
 800b9ca:	1c59      	adds	r1, r3, #1
 800b9cc:	9103      	str	r1, [sp, #12]
 800b9ce:	701a      	strb	r2, [r3, #0]
 800b9d0:	e7d9      	b.n	800b986 <__cvt+0x7e>

0800b9d2 <__exponent>:
 800b9d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b9d4:	2900      	cmp	r1, #0
 800b9d6:	bfba      	itte	lt
 800b9d8:	4249      	neglt	r1, r1
 800b9da:	232d      	movlt	r3, #45	@ 0x2d
 800b9dc:	232b      	movge	r3, #43	@ 0x2b
 800b9de:	2909      	cmp	r1, #9
 800b9e0:	7002      	strb	r2, [r0, #0]
 800b9e2:	7043      	strb	r3, [r0, #1]
 800b9e4:	dd29      	ble.n	800ba3a <__exponent+0x68>
 800b9e6:	f10d 0307 	add.w	r3, sp, #7
 800b9ea:	461d      	mov	r5, r3
 800b9ec:	270a      	movs	r7, #10
 800b9ee:	461a      	mov	r2, r3
 800b9f0:	fbb1 f6f7 	udiv	r6, r1, r7
 800b9f4:	fb07 1416 	mls	r4, r7, r6, r1
 800b9f8:	3430      	adds	r4, #48	@ 0x30
 800b9fa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800b9fe:	460c      	mov	r4, r1
 800ba00:	2c63      	cmp	r4, #99	@ 0x63
 800ba02:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba06:	4631      	mov	r1, r6
 800ba08:	dcf1      	bgt.n	800b9ee <__exponent+0x1c>
 800ba0a:	3130      	adds	r1, #48	@ 0x30
 800ba0c:	1e94      	subs	r4, r2, #2
 800ba0e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ba12:	1c41      	adds	r1, r0, #1
 800ba14:	4623      	mov	r3, r4
 800ba16:	42ab      	cmp	r3, r5
 800ba18:	d30a      	bcc.n	800ba30 <__exponent+0x5e>
 800ba1a:	f10d 0309 	add.w	r3, sp, #9
 800ba1e:	1a9b      	subs	r3, r3, r2
 800ba20:	42ac      	cmp	r4, r5
 800ba22:	bf88      	it	hi
 800ba24:	2300      	movhi	r3, #0
 800ba26:	3302      	adds	r3, #2
 800ba28:	4403      	add	r3, r0
 800ba2a:	1a18      	subs	r0, r3, r0
 800ba2c:	b003      	add	sp, #12
 800ba2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba30:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ba34:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ba38:	e7ed      	b.n	800ba16 <__exponent+0x44>
 800ba3a:	2330      	movs	r3, #48	@ 0x30
 800ba3c:	3130      	adds	r1, #48	@ 0x30
 800ba3e:	7083      	strb	r3, [r0, #2]
 800ba40:	70c1      	strb	r1, [r0, #3]
 800ba42:	1d03      	adds	r3, r0, #4
 800ba44:	e7f1      	b.n	800ba2a <__exponent+0x58>
	...

0800ba48 <_printf_float>:
 800ba48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba4c:	b08d      	sub	sp, #52	@ 0x34
 800ba4e:	460c      	mov	r4, r1
 800ba50:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ba54:	4616      	mov	r6, r2
 800ba56:	461f      	mov	r7, r3
 800ba58:	4605      	mov	r5, r0
 800ba5a:	f000 fd2f 	bl	800c4bc <_localeconv_r>
 800ba5e:	6803      	ldr	r3, [r0, #0]
 800ba60:	9304      	str	r3, [sp, #16]
 800ba62:	4618      	mov	r0, r3
 800ba64:	f7f4 fc24 	bl	80002b0 <strlen>
 800ba68:	2300      	movs	r3, #0
 800ba6a:	930a      	str	r3, [sp, #40]	@ 0x28
 800ba6c:	f8d8 3000 	ldr.w	r3, [r8]
 800ba70:	9005      	str	r0, [sp, #20]
 800ba72:	3307      	adds	r3, #7
 800ba74:	f023 0307 	bic.w	r3, r3, #7
 800ba78:	f103 0208 	add.w	r2, r3, #8
 800ba7c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ba80:	f8d4 b000 	ldr.w	fp, [r4]
 800ba84:	f8c8 2000 	str.w	r2, [r8]
 800ba88:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ba8c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ba90:	9307      	str	r3, [sp, #28]
 800ba92:	f8cd 8018 	str.w	r8, [sp, #24]
 800ba96:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ba9a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ba9e:	4b9c      	ldr	r3, [pc, #624]	@ (800bd10 <_printf_float+0x2c8>)
 800baa0:	f04f 32ff 	mov.w	r2, #4294967295
 800baa4:	f7f5 f862 	bl	8000b6c <__aeabi_dcmpun>
 800baa8:	bb70      	cbnz	r0, 800bb08 <_printf_float+0xc0>
 800baaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800baae:	4b98      	ldr	r3, [pc, #608]	@ (800bd10 <_printf_float+0x2c8>)
 800bab0:	f04f 32ff 	mov.w	r2, #4294967295
 800bab4:	f7f5 f83c 	bl	8000b30 <__aeabi_dcmple>
 800bab8:	bb30      	cbnz	r0, 800bb08 <_printf_float+0xc0>
 800baba:	2200      	movs	r2, #0
 800babc:	2300      	movs	r3, #0
 800babe:	4640      	mov	r0, r8
 800bac0:	4649      	mov	r1, r9
 800bac2:	f7f5 f82b 	bl	8000b1c <__aeabi_dcmplt>
 800bac6:	b110      	cbz	r0, 800bace <_printf_float+0x86>
 800bac8:	232d      	movs	r3, #45	@ 0x2d
 800baca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bace:	4a91      	ldr	r2, [pc, #580]	@ (800bd14 <_printf_float+0x2cc>)
 800bad0:	4b91      	ldr	r3, [pc, #580]	@ (800bd18 <_printf_float+0x2d0>)
 800bad2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800bad6:	bf94      	ite	ls
 800bad8:	4690      	movls	r8, r2
 800bada:	4698      	movhi	r8, r3
 800badc:	2303      	movs	r3, #3
 800bade:	6123      	str	r3, [r4, #16]
 800bae0:	f02b 0304 	bic.w	r3, fp, #4
 800bae4:	6023      	str	r3, [r4, #0]
 800bae6:	f04f 0900 	mov.w	r9, #0
 800baea:	9700      	str	r7, [sp, #0]
 800baec:	4633      	mov	r3, r6
 800baee:	aa0b      	add	r2, sp, #44	@ 0x2c
 800baf0:	4621      	mov	r1, r4
 800baf2:	4628      	mov	r0, r5
 800baf4:	f000 f9d2 	bl	800be9c <_printf_common>
 800baf8:	3001      	adds	r0, #1
 800bafa:	f040 808d 	bne.w	800bc18 <_printf_float+0x1d0>
 800bafe:	f04f 30ff 	mov.w	r0, #4294967295
 800bb02:	b00d      	add	sp, #52	@ 0x34
 800bb04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb08:	4642      	mov	r2, r8
 800bb0a:	464b      	mov	r3, r9
 800bb0c:	4640      	mov	r0, r8
 800bb0e:	4649      	mov	r1, r9
 800bb10:	f7f5 f82c 	bl	8000b6c <__aeabi_dcmpun>
 800bb14:	b140      	cbz	r0, 800bb28 <_printf_float+0xe0>
 800bb16:	464b      	mov	r3, r9
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	bfbc      	itt	lt
 800bb1c:	232d      	movlt	r3, #45	@ 0x2d
 800bb1e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800bb22:	4a7e      	ldr	r2, [pc, #504]	@ (800bd1c <_printf_float+0x2d4>)
 800bb24:	4b7e      	ldr	r3, [pc, #504]	@ (800bd20 <_printf_float+0x2d8>)
 800bb26:	e7d4      	b.n	800bad2 <_printf_float+0x8a>
 800bb28:	6863      	ldr	r3, [r4, #4]
 800bb2a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800bb2e:	9206      	str	r2, [sp, #24]
 800bb30:	1c5a      	adds	r2, r3, #1
 800bb32:	d13b      	bne.n	800bbac <_printf_float+0x164>
 800bb34:	2306      	movs	r3, #6
 800bb36:	6063      	str	r3, [r4, #4]
 800bb38:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	6022      	str	r2, [r4, #0]
 800bb40:	9303      	str	r3, [sp, #12]
 800bb42:	ab0a      	add	r3, sp, #40	@ 0x28
 800bb44:	e9cd a301 	strd	sl, r3, [sp, #4]
 800bb48:	ab09      	add	r3, sp, #36	@ 0x24
 800bb4a:	9300      	str	r3, [sp, #0]
 800bb4c:	6861      	ldr	r1, [r4, #4]
 800bb4e:	ec49 8b10 	vmov	d0, r8, r9
 800bb52:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800bb56:	4628      	mov	r0, r5
 800bb58:	f7ff fed6 	bl	800b908 <__cvt>
 800bb5c:	9b06      	ldr	r3, [sp, #24]
 800bb5e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bb60:	2b47      	cmp	r3, #71	@ 0x47
 800bb62:	4680      	mov	r8, r0
 800bb64:	d129      	bne.n	800bbba <_printf_float+0x172>
 800bb66:	1cc8      	adds	r0, r1, #3
 800bb68:	db02      	blt.n	800bb70 <_printf_float+0x128>
 800bb6a:	6863      	ldr	r3, [r4, #4]
 800bb6c:	4299      	cmp	r1, r3
 800bb6e:	dd41      	ble.n	800bbf4 <_printf_float+0x1ac>
 800bb70:	f1aa 0a02 	sub.w	sl, sl, #2
 800bb74:	fa5f fa8a 	uxtb.w	sl, sl
 800bb78:	3901      	subs	r1, #1
 800bb7a:	4652      	mov	r2, sl
 800bb7c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800bb80:	9109      	str	r1, [sp, #36]	@ 0x24
 800bb82:	f7ff ff26 	bl	800b9d2 <__exponent>
 800bb86:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bb88:	1813      	adds	r3, r2, r0
 800bb8a:	2a01      	cmp	r2, #1
 800bb8c:	4681      	mov	r9, r0
 800bb8e:	6123      	str	r3, [r4, #16]
 800bb90:	dc02      	bgt.n	800bb98 <_printf_float+0x150>
 800bb92:	6822      	ldr	r2, [r4, #0]
 800bb94:	07d2      	lsls	r2, r2, #31
 800bb96:	d501      	bpl.n	800bb9c <_printf_float+0x154>
 800bb98:	3301      	adds	r3, #1
 800bb9a:	6123      	str	r3, [r4, #16]
 800bb9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800bba0:	2b00      	cmp	r3, #0
 800bba2:	d0a2      	beq.n	800baea <_printf_float+0xa2>
 800bba4:	232d      	movs	r3, #45	@ 0x2d
 800bba6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbaa:	e79e      	b.n	800baea <_printf_float+0xa2>
 800bbac:	9a06      	ldr	r2, [sp, #24]
 800bbae:	2a47      	cmp	r2, #71	@ 0x47
 800bbb0:	d1c2      	bne.n	800bb38 <_printf_float+0xf0>
 800bbb2:	2b00      	cmp	r3, #0
 800bbb4:	d1c0      	bne.n	800bb38 <_printf_float+0xf0>
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	e7bd      	b.n	800bb36 <_printf_float+0xee>
 800bbba:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bbbe:	d9db      	bls.n	800bb78 <_printf_float+0x130>
 800bbc0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800bbc4:	d118      	bne.n	800bbf8 <_printf_float+0x1b0>
 800bbc6:	2900      	cmp	r1, #0
 800bbc8:	6863      	ldr	r3, [r4, #4]
 800bbca:	dd0b      	ble.n	800bbe4 <_printf_float+0x19c>
 800bbcc:	6121      	str	r1, [r4, #16]
 800bbce:	b913      	cbnz	r3, 800bbd6 <_printf_float+0x18e>
 800bbd0:	6822      	ldr	r2, [r4, #0]
 800bbd2:	07d0      	lsls	r0, r2, #31
 800bbd4:	d502      	bpl.n	800bbdc <_printf_float+0x194>
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	440b      	add	r3, r1
 800bbda:	6123      	str	r3, [r4, #16]
 800bbdc:	65a1      	str	r1, [r4, #88]	@ 0x58
 800bbde:	f04f 0900 	mov.w	r9, #0
 800bbe2:	e7db      	b.n	800bb9c <_printf_float+0x154>
 800bbe4:	b913      	cbnz	r3, 800bbec <_printf_float+0x1a4>
 800bbe6:	6822      	ldr	r2, [r4, #0]
 800bbe8:	07d2      	lsls	r2, r2, #31
 800bbea:	d501      	bpl.n	800bbf0 <_printf_float+0x1a8>
 800bbec:	3302      	adds	r3, #2
 800bbee:	e7f4      	b.n	800bbda <_printf_float+0x192>
 800bbf0:	2301      	movs	r3, #1
 800bbf2:	e7f2      	b.n	800bbda <_printf_float+0x192>
 800bbf4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800bbf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800bbfa:	4299      	cmp	r1, r3
 800bbfc:	db05      	blt.n	800bc0a <_printf_float+0x1c2>
 800bbfe:	6823      	ldr	r3, [r4, #0]
 800bc00:	6121      	str	r1, [r4, #16]
 800bc02:	07d8      	lsls	r0, r3, #31
 800bc04:	d5ea      	bpl.n	800bbdc <_printf_float+0x194>
 800bc06:	1c4b      	adds	r3, r1, #1
 800bc08:	e7e7      	b.n	800bbda <_printf_float+0x192>
 800bc0a:	2900      	cmp	r1, #0
 800bc0c:	bfd4      	ite	le
 800bc0e:	f1c1 0202 	rsble	r2, r1, #2
 800bc12:	2201      	movgt	r2, #1
 800bc14:	4413      	add	r3, r2
 800bc16:	e7e0      	b.n	800bbda <_printf_float+0x192>
 800bc18:	6823      	ldr	r3, [r4, #0]
 800bc1a:	055a      	lsls	r2, r3, #21
 800bc1c:	d407      	bmi.n	800bc2e <_printf_float+0x1e6>
 800bc1e:	6923      	ldr	r3, [r4, #16]
 800bc20:	4642      	mov	r2, r8
 800bc22:	4631      	mov	r1, r6
 800bc24:	4628      	mov	r0, r5
 800bc26:	47b8      	blx	r7
 800bc28:	3001      	adds	r0, #1
 800bc2a:	d12b      	bne.n	800bc84 <_printf_float+0x23c>
 800bc2c:	e767      	b.n	800bafe <_printf_float+0xb6>
 800bc2e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800bc32:	f240 80dd 	bls.w	800bdf0 <_printf_float+0x3a8>
 800bc36:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	2300      	movs	r3, #0
 800bc3e:	f7f4 ff63 	bl	8000b08 <__aeabi_dcmpeq>
 800bc42:	2800      	cmp	r0, #0
 800bc44:	d033      	beq.n	800bcae <_printf_float+0x266>
 800bc46:	4a37      	ldr	r2, [pc, #220]	@ (800bd24 <_printf_float+0x2dc>)
 800bc48:	2301      	movs	r3, #1
 800bc4a:	4631      	mov	r1, r6
 800bc4c:	4628      	mov	r0, r5
 800bc4e:	47b8      	blx	r7
 800bc50:	3001      	adds	r0, #1
 800bc52:	f43f af54 	beq.w	800bafe <_printf_float+0xb6>
 800bc56:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800bc5a:	4543      	cmp	r3, r8
 800bc5c:	db02      	blt.n	800bc64 <_printf_float+0x21c>
 800bc5e:	6823      	ldr	r3, [r4, #0]
 800bc60:	07d8      	lsls	r0, r3, #31
 800bc62:	d50f      	bpl.n	800bc84 <_printf_float+0x23c>
 800bc64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc68:	4631      	mov	r1, r6
 800bc6a:	4628      	mov	r0, r5
 800bc6c:	47b8      	blx	r7
 800bc6e:	3001      	adds	r0, #1
 800bc70:	f43f af45 	beq.w	800bafe <_printf_float+0xb6>
 800bc74:	f04f 0900 	mov.w	r9, #0
 800bc78:	f108 38ff 	add.w	r8, r8, #4294967295
 800bc7c:	f104 0a1a 	add.w	sl, r4, #26
 800bc80:	45c8      	cmp	r8, r9
 800bc82:	dc09      	bgt.n	800bc98 <_printf_float+0x250>
 800bc84:	6823      	ldr	r3, [r4, #0]
 800bc86:	079b      	lsls	r3, r3, #30
 800bc88:	f100 8103 	bmi.w	800be92 <_printf_float+0x44a>
 800bc8c:	68e0      	ldr	r0, [r4, #12]
 800bc8e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bc90:	4298      	cmp	r0, r3
 800bc92:	bfb8      	it	lt
 800bc94:	4618      	movlt	r0, r3
 800bc96:	e734      	b.n	800bb02 <_printf_float+0xba>
 800bc98:	2301      	movs	r3, #1
 800bc9a:	4652      	mov	r2, sl
 800bc9c:	4631      	mov	r1, r6
 800bc9e:	4628      	mov	r0, r5
 800bca0:	47b8      	blx	r7
 800bca2:	3001      	adds	r0, #1
 800bca4:	f43f af2b 	beq.w	800bafe <_printf_float+0xb6>
 800bca8:	f109 0901 	add.w	r9, r9, #1
 800bcac:	e7e8      	b.n	800bc80 <_printf_float+0x238>
 800bcae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	dc39      	bgt.n	800bd28 <_printf_float+0x2e0>
 800bcb4:	4a1b      	ldr	r2, [pc, #108]	@ (800bd24 <_printf_float+0x2dc>)
 800bcb6:	2301      	movs	r3, #1
 800bcb8:	4631      	mov	r1, r6
 800bcba:	4628      	mov	r0, r5
 800bcbc:	47b8      	blx	r7
 800bcbe:	3001      	adds	r0, #1
 800bcc0:	f43f af1d 	beq.w	800bafe <_printf_float+0xb6>
 800bcc4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800bcc8:	ea59 0303 	orrs.w	r3, r9, r3
 800bccc:	d102      	bne.n	800bcd4 <_printf_float+0x28c>
 800bcce:	6823      	ldr	r3, [r4, #0]
 800bcd0:	07d9      	lsls	r1, r3, #31
 800bcd2:	d5d7      	bpl.n	800bc84 <_printf_float+0x23c>
 800bcd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcd8:	4631      	mov	r1, r6
 800bcda:	4628      	mov	r0, r5
 800bcdc:	47b8      	blx	r7
 800bcde:	3001      	adds	r0, #1
 800bce0:	f43f af0d 	beq.w	800bafe <_printf_float+0xb6>
 800bce4:	f04f 0a00 	mov.w	sl, #0
 800bce8:	f104 0b1a 	add.w	fp, r4, #26
 800bcec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcee:	425b      	negs	r3, r3
 800bcf0:	4553      	cmp	r3, sl
 800bcf2:	dc01      	bgt.n	800bcf8 <_printf_float+0x2b0>
 800bcf4:	464b      	mov	r3, r9
 800bcf6:	e793      	b.n	800bc20 <_printf_float+0x1d8>
 800bcf8:	2301      	movs	r3, #1
 800bcfa:	465a      	mov	r2, fp
 800bcfc:	4631      	mov	r1, r6
 800bcfe:	4628      	mov	r0, r5
 800bd00:	47b8      	blx	r7
 800bd02:	3001      	adds	r0, #1
 800bd04:	f43f aefb 	beq.w	800bafe <_printf_float+0xb6>
 800bd08:	f10a 0a01 	add.w	sl, sl, #1
 800bd0c:	e7ee      	b.n	800bcec <_printf_float+0x2a4>
 800bd0e:	bf00      	nop
 800bd10:	7fefffff 	.word	0x7fefffff
 800bd14:	080102e1 	.word	0x080102e1
 800bd18:	080102e5 	.word	0x080102e5
 800bd1c:	080102e9 	.word	0x080102e9
 800bd20:	080102ed 	.word	0x080102ed
 800bd24:	080102f1 	.word	0x080102f1
 800bd28:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd2a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bd2e:	4553      	cmp	r3, sl
 800bd30:	bfa8      	it	ge
 800bd32:	4653      	movge	r3, sl
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	4699      	mov	r9, r3
 800bd38:	dc36      	bgt.n	800bda8 <_printf_float+0x360>
 800bd3a:	f04f 0b00 	mov.w	fp, #0
 800bd3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd42:	f104 021a 	add.w	r2, r4, #26
 800bd46:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800bd48:	9306      	str	r3, [sp, #24]
 800bd4a:	eba3 0309 	sub.w	r3, r3, r9
 800bd4e:	455b      	cmp	r3, fp
 800bd50:	dc31      	bgt.n	800bdb6 <_printf_float+0x36e>
 800bd52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd54:	459a      	cmp	sl, r3
 800bd56:	dc3a      	bgt.n	800bdce <_printf_float+0x386>
 800bd58:	6823      	ldr	r3, [r4, #0]
 800bd5a:	07da      	lsls	r2, r3, #31
 800bd5c:	d437      	bmi.n	800bdce <_printf_float+0x386>
 800bd5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd60:	ebaa 0903 	sub.w	r9, sl, r3
 800bd64:	9b06      	ldr	r3, [sp, #24]
 800bd66:	ebaa 0303 	sub.w	r3, sl, r3
 800bd6a:	4599      	cmp	r9, r3
 800bd6c:	bfa8      	it	ge
 800bd6e:	4699      	movge	r9, r3
 800bd70:	f1b9 0f00 	cmp.w	r9, #0
 800bd74:	dc33      	bgt.n	800bdde <_printf_float+0x396>
 800bd76:	f04f 0800 	mov.w	r8, #0
 800bd7a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bd7e:	f104 0b1a 	add.w	fp, r4, #26
 800bd82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bd84:	ebaa 0303 	sub.w	r3, sl, r3
 800bd88:	eba3 0309 	sub.w	r3, r3, r9
 800bd8c:	4543      	cmp	r3, r8
 800bd8e:	f77f af79 	ble.w	800bc84 <_printf_float+0x23c>
 800bd92:	2301      	movs	r3, #1
 800bd94:	465a      	mov	r2, fp
 800bd96:	4631      	mov	r1, r6
 800bd98:	4628      	mov	r0, r5
 800bd9a:	47b8      	blx	r7
 800bd9c:	3001      	adds	r0, #1
 800bd9e:	f43f aeae 	beq.w	800bafe <_printf_float+0xb6>
 800bda2:	f108 0801 	add.w	r8, r8, #1
 800bda6:	e7ec      	b.n	800bd82 <_printf_float+0x33a>
 800bda8:	4642      	mov	r2, r8
 800bdaa:	4631      	mov	r1, r6
 800bdac:	4628      	mov	r0, r5
 800bdae:	47b8      	blx	r7
 800bdb0:	3001      	adds	r0, #1
 800bdb2:	d1c2      	bne.n	800bd3a <_printf_float+0x2f2>
 800bdb4:	e6a3      	b.n	800bafe <_printf_float+0xb6>
 800bdb6:	2301      	movs	r3, #1
 800bdb8:	4631      	mov	r1, r6
 800bdba:	4628      	mov	r0, r5
 800bdbc:	9206      	str	r2, [sp, #24]
 800bdbe:	47b8      	blx	r7
 800bdc0:	3001      	adds	r0, #1
 800bdc2:	f43f ae9c 	beq.w	800bafe <_printf_float+0xb6>
 800bdc6:	9a06      	ldr	r2, [sp, #24]
 800bdc8:	f10b 0b01 	add.w	fp, fp, #1
 800bdcc:	e7bb      	b.n	800bd46 <_printf_float+0x2fe>
 800bdce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdd2:	4631      	mov	r1, r6
 800bdd4:	4628      	mov	r0, r5
 800bdd6:	47b8      	blx	r7
 800bdd8:	3001      	adds	r0, #1
 800bdda:	d1c0      	bne.n	800bd5e <_printf_float+0x316>
 800bddc:	e68f      	b.n	800bafe <_printf_float+0xb6>
 800bdde:	9a06      	ldr	r2, [sp, #24]
 800bde0:	464b      	mov	r3, r9
 800bde2:	4442      	add	r2, r8
 800bde4:	4631      	mov	r1, r6
 800bde6:	4628      	mov	r0, r5
 800bde8:	47b8      	blx	r7
 800bdea:	3001      	adds	r0, #1
 800bdec:	d1c3      	bne.n	800bd76 <_printf_float+0x32e>
 800bdee:	e686      	b.n	800bafe <_printf_float+0xb6>
 800bdf0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800bdf4:	f1ba 0f01 	cmp.w	sl, #1
 800bdf8:	dc01      	bgt.n	800bdfe <_printf_float+0x3b6>
 800bdfa:	07db      	lsls	r3, r3, #31
 800bdfc:	d536      	bpl.n	800be6c <_printf_float+0x424>
 800bdfe:	2301      	movs	r3, #1
 800be00:	4642      	mov	r2, r8
 800be02:	4631      	mov	r1, r6
 800be04:	4628      	mov	r0, r5
 800be06:	47b8      	blx	r7
 800be08:	3001      	adds	r0, #1
 800be0a:	f43f ae78 	beq.w	800bafe <_printf_float+0xb6>
 800be0e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be12:	4631      	mov	r1, r6
 800be14:	4628      	mov	r0, r5
 800be16:	47b8      	blx	r7
 800be18:	3001      	adds	r0, #1
 800be1a:	f43f ae70 	beq.w	800bafe <_printf_float+0xb6>
 800be1e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800be22:	2200      	movs	r2, #0
 800be24:	2300      	movs	r3, #0
 800be26:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be2a:	f7f4 fe6d 	bl	8000b08 <__aeabi_dcmpeq>
 800be2e:	b9c0      	cbnz	r0, 800be62 <_printf_float+0x41a>
 800be30:	4653      	mov	r3, sl
 800be32:	f108 0201 	add.w	r2, r8, #1
 800be36:	4631      	mov	r1, r6
 800be38:	4628      	mov	r0, r5
 800be3a:	47b8      	blx	r7
 800be3c:	3001      	adds	r0, #1
 800be3e:	d10c      	bne.n	800be5a <_printf_float+0x412>
 800be40:	e65d      	b.n	800bafe <_printf_float+0xb6>
 800be42:	2301      	movs	r3, #1
 800be44:	465a      	mov	r2, fp
 800be46:	4631      	mov	r1, r6
 800be48:	4628      	mov	r0, r5
 800be4a:	47b8      	blx	r7
 800be4c:	3001      	adds	r0, #1
 800be4e:	f43f ae56 	beq.w	800bafe <_printf_float+0xb6>
 800be52:	f108 0801 	add.w	r8, r8, #1
 800be56:	45d0      	cmp	r8, sl
 800be58:	dbf3      	blt.n	800be42 <_printf_float+0x3fa>
 800be5a:	464b      	mov	r3, r9
 800be5c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800be60:	e6df      	b.n	800bc22 <_printf_float+0x1da>
 800be62:	f04f 0800 	mov.w	r8, #0
 800be66:	f104 0b1a 	add.w	fp, r4, #26
 800be6a:	e7f4      	b.n	800be56 <_printf_float+0x40e>
 800be6c:	2301      	movs	r3, #1
 800be6e:	4642      	mov	r2, r8
 800be70:	e7e1      	b.n	800be36 <_printf_float+0x3ee>
 800be72:	2301      	movs	r3, #1
 800be74:	464a      	mov	r2, r9
 800be76:	4631      	mov	r1, r6
 800be78:	4628      	mov	r0, r5
 800be7a:	47b8      	blx	r7
 800be7c:	3001      	adds	r0, #1
 800be7e:	f43f ae3e 	beq.w	800bafe <_printf_float+0xb6>
 800be82:	f108 0801 	add.w	r8, r8, #1
 800be86:	68e3      	ldr	r3, [r4, #12]
 800be88:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800be8a:	1a5b      	subs	r3, r3, r1
 800be8c:	4543      	cmp	r3, r8
 800be8e:	dcf0      	bgt.n	800be72 <_printf_float+0x42a>
 800be90:	e6fc      	b.n	800bc8c <_printf_float+0x244>
 800be92:	f04f 0800 	mov.w	r8, #0
 800be96:	f104 0919 	add.w	r9, r4, #25
 800be9a:	e7f4      	b.n	800be86 <_printf_float+0x43e>

0800be9c <_printf_common>:
 800be9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bea0:	4616      	mov	r6, r2
 800bea2:	4698      	mov	r8, r3
 800bea4:	688a      	ldr	r2, [r1, #8]
 800bea6:	690b      	ldr	r3, [r1, #16]
 800bea8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800beac:	4293      	cmp	r3, r2
 800beae:	bfb8      	it	lt
 800beb0:	4613      	movlt	r3, r2
 800beb2:	6033      	str	r3, [r6, #0]
 800beb4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800beb8:	4607      	mov	r7, r0
 800beba:	460c      	mov	r4, r1
 800bebc:	b10a      	cbz	r2, 800bec2 <_printf_common+0x26>
 800bebe:	3301      	adds	r3, #1
 800bec0:	6033      	str	r3, [r6, #0]
 800bec2:	6823      	ldr	r3, [r4, #0]
 800bec4:	0699      	lsls	r1, r3, #26
 800bec6:	bf42      	ittt	mi
 800bec8:	6833      	ldrmi	r3, [r6, #0]
 800beca:	3302      	addmi	r3, #2
 800becc:	6033      	strmi	r3, [r6, #0]
 800bece:	6825      	ldr	r5, [r4, #0]
 800bed0:	f015 0506 	ands.w	r5, r5, #6
 800bed4:	d106      	bne.n	800bee4 <_printf_common+0x48>
 800bed6:	f104 0a19 	add.w	sl, r4, #25
 800beda:	68e3      	ldr	r3, [r4, #12]
 800bedc:	6832      	ldr	r2, [r6, #0]
 800bede:	1a9b      	subs	r3, r3, r2
 800bee0:	42ab      	cmp	r3, r5
 800bee2:	dc26      	bgt.n	800bf32 <_printf_common+0x96>
 800bee4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800bee8:	6822      	ldr	r2, [r4, #0]
 800beea:	3b00      	subs	r3, #0
 800beec:	bf18      	it	ne
 800beee:	2301      	movne	r3, #1
 800bef0:	0692      	lsls	r2, r2, #26
 800bef2:	d42b      	bmi.n	800bf4c <_printf_common+0xb0>
 800bef4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800bef8:	4641      	mov	r1, r8
 800befa:	4638      	mov	r0, r7
 800befc:	47c8      	blx	r9
 800befe:	3001      	adds	r0, #1
 800bf00:	d01e      	beq.n	800bf40 <_printf_common+0xa4>
 800bf02:	6823      	ldr	r3, [r4, #0]
 800bf04:	6922      	ldr	r2, [r4, #16]
 800bf06:	f003 0306 	and.w	r3, r3, #6
 800bf0a:	2b04      	cmp	r3, #4
 800bf0c:	bf02      	ittt	eq
 800bf0e:	68e5      	ldreq	r5, [r4, #12]
 800bf10:	6833      	ldreq	r3, [r6, #0]
 800bf12:	1aed      	subeq	r5, r5, r3
 800bf14:	68a3      	ldr	r3, [r4, #8]
 800bf16:	bf0c      	ite	eq
 800bf18:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800bf1c:	2500      	movne	r5, #0
 800bf1e:	4293      	cmp	r3, r2
 800bf20:	bfc4      	itt	gt
 800bf22:	1a9b      	subgt	r3, r3, r2
 800bf24:	18ed      	addgt	r5, r5, r3
 800bf26:	2600      	movs	r6, #0
 800bf28:	341a      	adds	r4, #26
 800bf2a:	42b5      	cmp	r5, r6
 800bf2c:	d11a      	bne.n	800bf64 <_printf_common+0xc8>
 800bf2e:	2000      	movs	r0, #0
 800bf30:	e008      	b.n	800bf44 <_printf_common+0xa8>
 800bf32:	2301      	movs	r3, #1
 800bf34:	4652      	mov	r2, sl
 800bf36:	4641      	mov	r1, r8
 800bf38:	4638      	mov	r0, r7
 800bf3a:	47c8      	blx	r9
 800bf3c:	3001      	adds	r0, #1
 800bf3e:	d103      	bne.n	800bf48 <_printf_common+0xac>
 800bf40:	f04f 30ff 	mov.w	r0, #4294967295
 800bf44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bf48:	3501      	adds	r5, #1
 800bf4a:	e7c6      	b.n	800beda <_printf_common+0x3e>
 800bf4c:	18e1      	adds	r1, r4, r3
 800bf4e:	1c5a      	adds	r2, r3, #1
 800bf50:	2030      	movs	r0, #48	@ 0x30
 800bf52:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bf56:	4422      	add	r2, r4
 800bf58:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bf5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bf60:	3302      	adds	r3, #2
 800bf62:	e7c7      	b.n	800bef4 <_printf_common+0x58>
 800bf64:	2301      	movs	r3, #1
 800bf66:	4622      	mov	r2, r4
 800bf68:	4641      	mov	r1, r8
 800bf6a:	4638      	mov	r0, r7
 800bf6c:	47c8      	blx	r9
 800bf6e:	3001      	adds	r0, #1
 800bf70:	d0e6      	beq.n	800bf40 <_printf_common+0xa4>
 800bf72:	3601      	adds	r6, #1
 800bf74:	e7d9      	b.n	800bf2a <_printf_common+0x8e>
	...

0800bf78 <_printf_i>:
 800bf78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bf7c:	7e0f      	ldrb	r7, [r1, #24]
 800bf7e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bf80:	2f78      	cmp	r7, #120	@ 0x78
 800bf82:	4691      	mov	r9, r2
 800bf84:	4680      	mov	r8, r0
 800bf86:	460c      	mov	r4, r1
 800bf88:	469a      	mov	sl, r3
 800bf8a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bf8e:	d807      	bhi.n	800bfa0 <_printf_i+0x28>
 800bf90:	2f62      	cmp	r7, #98	@ 0x62
 800bf92:	d80a      	bhi.n	800bfaa <_printf_i+0x32>
 800bf94:	2f00      	cmp	r7, #0
 800bf96:	f000 80d2 	beq.w	800c13e <_printf_i+0x1c6>
 800bf9a:	2f58      	cmp	r7, #88	@ 0x58
 800bf9c:	f000 80b9 	beq.w	800c112 <_printf_i+0x19a>
 800bfa0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bfa4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bfa8:	e03a      	b.n	800c020 <_printf_i+0xa8>
 800bfaa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bfae:	2b15      	cmp	r3, #21
 800bfb0:	d8f6      	bhi.n	800bfa0 <_printf_i+0x28>
 800bfb2:	a101      	add	r1, pc, #4	@ (adr r1, 800bfb8 <_printf_i+0x40>)
 800bfb4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bfb8:	0800c011 	.word	0x0800c011
 800bfbc:	0800c025 	.word	0x0800c025
 800bfc0:	0800bfa1 	.word	0x0800bfa1
 800bfc4:	0800bfa1 	.word	0x0800bfa1
 800bfc8:	0800bfa1 	.word	0x0800bfa1
 800bfcc:	0800bfa1 	.word	0x0800bfa1
 800bfd0:	0800c025 	.word	0x0800c025
 800bfd4:	0800bfa1 	.word	0x0800bfa1
 800bfd8:	0800bfa1 	.word	0x0800bfa1
 800bfdc:	0800bfa1 	.word	0x0800bfa1
 800bfe0:	0800bfa1 	.word	0x0800bfa1
 800bfe4:	0800c125 	.word	0x0800c125
 800bfe8:	0800c04f 	.word	0x0800c04f
 800bfec:	0800c0df 	.word	0x0800c0df
 800bff0:	0800bfa1 	.word	0x0800bfa1
 800bff4:	0800bfa1 	.word	0x0800bfa1
 800bff8:	0800c147 	.word	0x0800c147
 800bffc:	0800bfa1 	.word	0x0800bfa1
 800c000:	0800c04f 	.word	0x0800c04f
 800c004:	0800bfa1 	.word	0x0800bfa1
 800c008:	0800bfa1 	.word	0x0800bfa1
 800c00c:	0800c0e7 	.word	0x0800c0e7
 800c010:	6833      	ldr	r3, [r6, #0]
 800c012:	1d1a      	adds	r2, r3, #4
 800c014:	681b      	ldr	r3, [r3, #0]
 800c016:	6032      	str	r2, [r6, #0]
 800c018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c01c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c020:	2301      	movs	r3, #1
 800c022:	e09d      	b.n	800c160 <_printf_i+0x1e8>
 800c024:	6833      	ldr	r3, [r6, #0]
 800c026:	6820      	ldr	r0, [r4, #0]
 800c028:	1d19      	adds	r1, r3, #4
 800c02a:	6031      	str	r1, [r6, #0]
 800c02c:	0606      	lsls	r6, r0, #24
 800c02e:	d501      	bpl.n	800c034 <_printf_i+0xbc>
 800c030:	681d      	ldr	r5, [r3, #0]
 800c032:	e003      	b.n	800c03c <_printf_i+0xc4>
 800c034:	0645      	lsls	r5, r0, #25
 800c036:	d5fb      	bpl.n	800c030 <_printf_i+0xb8>
 800c038:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c03c:	2d00      	cmp	r5, #0
 800c03e:	da03      	bge.n	800c048 <_printf_i+0xd0>
 800c040:	232d      	movs	r3, #45	@ 0x2d
 800c042:	426d      	negs	r5, r5
 800c044:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c048:	4859      	ldr	r0, [pc, #356]	@ (800c1b0 <_printf_i+0x238>)
 800c04a:	230a      	movs	r3, #10
 800c04c:	e011      	b.n	800c072 <_printf_i+0xfa>
 800c04e:	6821      	ldr	r1, [r4, #0]
 800c050:	6833      	ldr	r3, [r6, #0]
 800c052:	0608      	lsls	r0, r1, #24
 800c054:	f853 5b04 	ldr.w	r5, [r3], #4
 800c058:	d402      	bmi.n	800c060 <_printf_i+0xe8>
 800c05a:	0649      	lsls	r1, r1, #25
 800c05c:	bf48      	it	mi
 800c05e:	b2ad      	uxthmi	r5, r5
 800c060:	2f6f      	cmp	r7, #111	@ 0x6f
 800c062:	4853      	ldr	r0, [pc, #332]	@ (800c1b0 <_printf_i+0x238>)
 800c064:	6033      	str	r3, [r6, #0]
 800c066:	bf14      	ite	ne
 800c068:	230a      	movne	r3, #10
 800c06a:	2308      	moveq	r3, #8
 800c06c:	2100      	movs	r1, #0
 800c06e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c072:	6866      	ldr	r6, [r4, #4]
 800c074:	60a6      	str	r6, [r4, #8]
 800c076:	2e00      	cmp	r6, #0
 800c078:	bfa2      	ittt	ge
 800c07a:	6821      	ldrge	r1, [r4, #0]
 800c07c:	f021 0104 	bicge.w	r1, r1, #4
 800c080:	6021      	strge	r1, [r4, #0]
 800c082:	b90d      	cbnz	r5, 800c088 <_printf_i+0x110>
 800c084:	2e00      	cmp	r6, #0
 800c086:	d04b      	beq.n	800c120 <_printf_i+0x1a8>
 800c088:	4616      	mov	r6, r2
 800c08a:	fbb5 f1f3 	udiv	r1, r5, r3
 800c08e:	fb03 5711 	mls	r7, r3, r1, r5
 800c092:	5dc7      	ldrb	r7, [r0, r7]
 800c094:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c098:	462f      	mov	r7, r5
 800c09a:	42bb      	cmp	r3, r7
 800c09c:	460d      	mov	r5, r1
 800c09e:	d9f4      	bls.n	800c08a <_printf_i+0x112>
 800c0a0:	2b08      	cmp	r3, #8
 800c0a2:	d10b      	bne.n	800c0bc <_printf_i+0x144>
 800c0a4:	6823      	ldr	r3, [r4, #0]
 800c0a6:	07df      	lsls	r7, r3, #31
 800c0a8:	d508      	bpl.n	800c0bc <_printf_i+0x144>
 800c0aa:	6923      	ldr	r3, [r4, #16]
 800c0ac:	6861      	ldr	r1, [r4, #4]
 800c0ae:	4299      	cmp	r1, r3
 800c0b0:	bfde      	ittt	le
 800c0b2:	2330      	movle	r3, #48	@ 0x30
 800c0b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c0b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c0bc:	1b92      	subs	r2, r2, r6
 800c0be:	6122      	str	r2, [r4, #16]
 800c0c0:	f8cd a000 	str.w	sl, [sp]
 800c0c4:	464b      	mov	r3, r9
 800c0c6:	aa03      	add	r2, sp, #12
 800c0c8:	4621      	mov	r1, r4
 800c0ca:	4640      	mov	r0, r8
 800c0cc:	f7ff fee6 	bl	800be9c <_printf_common>
 800c0d0:	3001      	adds	r0, #1
 800c0d2:	d14a      	bne.n	800c16a <_printf_i+0x1f2>
 800c0d4:	f04f 30ff 	mov.w	r0, #4294967295
 800c0d8:	b004      	add	sp, #16
 800c0da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0de:	6823      	ldr	r3, [r4, #0]
 800c0e0:	f043 0320 	orr.w	r3, r3, #32
 800c0e4:	6023      	str	r3, [r4, #0]
 800c0e6:	4833      	ldr	r0, [pc, #204]	@ (800c1b4 <_printf_i+0x23c>)
 800c0e8:	2778      	movs	r7, #120	@ 0x78
 800c0ea:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c0ee:	6823      	ldr	r3, [r4, #0]
 800c0f0:	6831      	ldr	r1, [r6, #0]
 800c0f2:	061f      	lsls	r7, r3, #24
 800c0f4:	f851 5b04 	ldr.w	r5, [r1], #4
 800c0f8:	d402      	bmi.n	800c100 <_printf_i+0x188>
 800c0fa:	065f      	lsls	r7, r3, #25
 800c0fc:	bf48      	it	mi
 800c0fe:	b2ad      	uxthmi	r5, r5
 800c100:	6031      	str	r1, [r6, #0]
 800c102:	07d9      	lsls	r1, r3, #31
 800c104:	bf44      	itt	mi
 800c106:	f043 0320 	orrmi.w	r3, r3, #32
 800c10a:	6023      	strmi	r3, [r4, #0]
 800c10c:	b11d      	cbz	r5, 800c116 <_printf_i+0x19e>
 800c10e:	2310      	movs	r3, #16
 800c110:	e7ac      	b.n	800c06c <_printf_i+0xf4>
 800c112:	4827      	ldr	r0, [pc, #156]	@ (800c1b0 <_printf_i+0x238>)
 800c114:	e7e9      	b.n	800c0ea <_printf_i+0x172>
 800c116:	6823      	ldr	r3, [r4, #0]
 800c118:	f023 0320 	bic.w	r3, r3, #32
 800c11c:	6023      	str	r3, [r4, #0]
 800c11e:	e7f6      	b.n	800c10e <_printf_i+0x196>
 800c120:	4616      	mov	r6, r2
 800c122:	e7bd      	b.n	800c0a0 <_printf_i+0x128>
 800c124:	6833      	ldr	r3, [r6, #0]
 800c126:	6825      	ldr	r5, [r4, #0]
 800c128:	6961      	ldr	r1, [r4, #20]
 800c12a:	1d18      	adds	r0, r3, #4
 800c12c:	6030      	str	r0, [r6, #0]
 800c12e:	062e      	lsls	r6, r5, #24
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	d501      	bpl.n	800c138 <_printf_i+0x1c0>
 800c134:	6019      	str	r1, [r3, #0]
 800c136:	e002      	b.n	800c13e <_printf_i+0x1c6>
 800c138:	0668      	lsls	r0, r5, #25
 800c13a:	d5fb      	bpl.n	800c134 <_printf_i+0x1bc>
 800c13c:	8019      	strh	r1, [r3, #0]
 800c13e:	2300      	movs	r3, #0
 800c140:	6123      	str	r3, [r4, #16]
 800c142:	4616      	mov	r6, r2
 800c144:	e7bc      	b.n	800c0c0 <_printf_i+0x148>
 800c146:	6833      	ldr	r3, [r6, #0]
 800c148:	1d1a      	adds	r2, r3, #4
 800c14a:	6032      	str	r2, [r6, #0]
 800c14c:	681e      	ldr	r6, [r3, #0]
 800c14e:	6862      	ldr	r2, [r4, #4]
 800c150:	2100      	movs	r1, #0
 800c152:	4630      	mov	r0, r6
 800c154:	f7f4 f85c 	bl	8000210 <memchr>
 800c158:	b108      	cbz	r0, 800c15e <_printf_i+0x1e6>
 800c15a:	1b80      	subs	r0, r0, r6
 800c15c:	6060      	str	r0, [r4, #4]
 800c15e:	6863      	ldr	r3, [r4, #4]
 800c160:	6123      	str	r3, [r4, #16]
 800c162:	2300      	movs	r3, #0
 800c164:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c168:	e7aa      	b.n	800c0c0 <_printf_i+0x148>
 800c16a:	6923      	ldr	r3, [r4, #16]
 800c16c:	4632      	mov	r2, r6
 800c16e:	4649      	mov	r1, r9
 800c170:	4640      	mov	r0, r8
 800c172:	47d0      	blx	sl
 800c174:	3001      	adds	r0, #1
 800c176:	d0ad      	beq.n	800c0d4 <_printf_i+0x15c>
 800c178:	6823      	ldr	r3, [r4, #0]
 800c17a:	079b      	lsls	r3, r3, #30
 800c17c:	d413      	bmi.n	800c1a6 <_printf_i+0x22e>
 800c17e:	68e0      	ldr	r0, [r4, #12]
 800c180:	9b03      	ldr	r3, [sp, #12]
 800c182:	4298      	cmp	r0, r3
 800c184:	bfb8      	it	lt
 800c186:	4618      	movlt	r0, r3
 800c188:	e7a6      	b.n	800c0d8 <_printf_i+0x160>
 800c18a:	2301      	movs	r3, #1
 800c18c:	4632      	mov	r2, r6
 800c18e:	4649      	mov	r1, r9
 800c190:	4640      	mov	r0, r8
 800c192:	47d0      	blx	sl
 800c194:	3001      	adds	r0, #1
 800c196:	d09d      	beq.n	800c0d4 <_printf_i+0x15c>
 800c198:	3501      	adds	r5, #1
 800c19a:	68e3      	ldr	r3, [r4, #12]
 800c19c:	9903      	ldr	r1, [sp, #12]
 800c19e:	1a5b      	subs	r3, r3, r1
 800c1a0:	42ab      	cmp	r3, r5
 800c1a2:	dcf2      	bgt.n	800c18a <_printf_i+0x212>
 800c1a4:	e7eb      	b.n	800c17e <_printf_i+0x206>
 800c1a6:	2500      	movs	r5, #0
 800c1a8:	f104 0619 	add.w	r6, r4, #25
 800c1ac:	e7f5      	b.n	800c19a <_printf_i+0x222>
 800c1ae:	bf00      	nop
 800c1b0:	080102f3 	.word	0x080102f3
 800c1b4:	08010304 	.word	0x08010304

0800c1b8 <std>:
 800c1b8:	2300      	movs	r3, #0
 800c1ba:	b510      	push	{r4, lr}
 800c1bc:	4604      	mov	r4, r0
 800c1be:	e9c0 3300 	strd	r3, r3, [r0]
 800c1c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c1c6:	6083      	str	r3, [r0, #8]
 800c1c8:	8181      	strh	r1, [r0, #12]
 800c1ca:	6643      	str	r3, [r0, #100]	@ 0x64
 800c1cc:	81c2      	strh	r2, [r0, #14]
 800c1ce:	6183      	str	r3, [r0, #24]
 800c1d0:	4619      	mov	r1, r3
 800c1d2:	2208      	movs	r2, #8
 800c1d4:	305c      	adds	r0, #92	@ 0x5c
 800c1d6:	f000 f928 	bl	800c42a <memset>
 800c1da:	4b0d      	ldr	r3, [pc, #52]	@ (800c210 <std+0x58>)
 800c1dc:	6263      	str	r3, [r4, #36]	@ 0x24
 800c1de:	4b0d      	ldr	r3, [pc, #52]	@ (800c214 <std+0x5c>)
 800c1e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800c1e2:	4b0d      	ldr	r3, [pc, #52]	@ (800c218 <std+0x60>)
 800c1e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800c1e6:	4b0d      	ldr	r3, [pc, #52]	@ (800c21c <std+0x64>)
 800c1e8:	6323      	str	r3, [r4, #48]	@ 0x30
 800c1ea:	4b0d      	ldr	r3, [pc, #52]	@ (800c220 <std+0x68>)
 800c1ec:	6224      	str	r4, [r4, #32]
 800c1ee:	429c      	cmp	r4, r3
 800c1f0:	d006      	beq.n	800c200 <std+0x48>
 800c1f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800c1f6:	4294      	cmp	r4, r2
 800c1f8:	d002      	beq.n	800c200 <std+0x48>
 800c1fa:	33d0      	adds	r3, #208	@ 0xd0
 800c1fc:	429c      	cmp	r4, r3
 800c1fe:	d105      	bne.n	800c20c <std+0x54>
 800c200:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800c204:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c208:	f000 b9cc 	b.w	800c5a4 <__retarget_lock_init_recursive>
 800c20c:	bd10      	pop	{r4, pc}
 800c20e:	bf00      	nop
 800c210:	0800c3a5 	.word	0x0800c3a5
 800c214:	0800c3c7 	.word	0x0800c3c7
 800c218:	0800c3ff 	.word	0x0800c3ff
 800c21c:	0800c423 	.word	0x0800c423
 800c220:	20000b5c 	.word	0x20000b5c

0800c224 <stdio_exit_handler>:
 800c224:	4a02      	ldr	r2, [pc, #8]	@ (800c230 <stdio_exit_handler+0xc>)
 800c226:	4903      	ldr	r1, [pc, #12]	@ (800c234 <stdio_exit_handler+0x10>)
 800c228:	4803      	ldr	r0, [pc, #12]	@ (800c238 <stdio_exit_handler+0x14>)
 800c22a:	f000 b869 	b.w	800c300 <_fwalk_sglue>
 800c22e:	bf00      	nop
 800c230:	200000dc 	.word	0x200000dc
 800c234:	0800e84d 	.word	0x0800e84d
 800c238:	20000258 	.word	0x20000258

0800c23c <cleanup_stdio>:
 800c23c:	6841      	ldr	r1, [r0, #4]
 800c23e:	4b0c      	ldr	r3, [pc, #48]	@ (800c270 <cleanup_stdio+0x34>)
 800c240:	4299      	cmp	r1, r3
 800c242:	b510      	push	{r4, lr}
 800c244:	4604      	mov	r4, r0
 800c246:	d001      	beq.n	800c24c <cleanup_stdio+0x10>
 800c248:	f002 fb00 	bl	800e84c <_fflush_r>
 800c24c:	68a1      	ldr	r1, [r4, #8]
 800c24e:	4b09      	ldr	r3, [pc, #36]	@ (800c274 <cleanup_stdio+0x38>)
 800c250:	4299      	cmp	r1, r3
 800c252:	d002      	beq.n	800c25a <cleanup_stdio+0x1e>
 800c254:	4620      	mov	r0, r4
 800c256:	f002 faf9 	bl	800e84c <_fflush_r>
 800c25a:	68e1      	ldr	r1, [r4, #12]
 800c25c:	4b06      	ldr	r3, [pc, #24]	@ (800c278 <cleanup_stdio+0x3c>)
 800c25e:	4299      	cmp	r1, r3
 800c260:	d004      	beq.n	800c26c <cleanup_stdio+0x30>
 800c262:	4620      	mov	r0, r4
 800c264:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c268:	f002 baf0 	b.w	800e84c <_fflush_r>
 800c26c:	bd10      	pop	{r4, pc}
 800c26e:	bf00      	nop
 800c270:	20000b5c 	.word	0x20000b5c
 800c274:	20000bc4 	.word	0x20000bc4
 800c278:	20000c2c 	.word	0x20000c2c

0800c27c <global_stdio_init.part.0>:
 800c27c:	b510      	push	{r4, lr}
 800c27e:	4b0b      	ldr	r3, [pc, #44]	@ (800c2ac <global_stdio_init.part.0+0x30>)
 800c280:	4c0b      	ldr	r4, [pc, #44]	@ (800c2b0 <global_stdio_init.part.0+0x34>)
 800c282:	4a0c      	ldr	r2, [pc, #48]	@ (800c2b4 <global_stdio_init.part.0+0x38>)
 800c284:	601a      	str	r2, [r3, #0]
 800c286:	4620      	mov	r0, r4
 800c288:	2200      	movs	r2, #0
 800c28a:	2104      	movs	r1, #4
 800c28c:	f7ff ff94 	bl	800c1b8 <std>
 800c290:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800c294:	2201      	movs	r2, #1
 800c296:	2109      	movs	r1, #9
 800c298:	f7ff ff8e 	bl	800c1b8 <std>
 800c29c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800c2a0:	2202      	movs	r2, #2
 800c2a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2a6:	2112      	movs	r1, #18
 800c2a8:	f7ff bf86 	b.w	800c1b8 <std>
 800c2ac:	20000c94 	.word	0x20000c94
 800c2b0:	20000b5c 	.word	0x20000b5c
 800c2b4:	0800c225 	.word	0x0800c225

0800c2b8 <__sfp_lock_acquire>:
 800c2b8:	4801      	ldr	r0, [pc, #4]	@ (800c2c0 <__sfp_lock_acquire+0x8>)
 800c2ba:	f000 b974 	b.w	800c5a6 <__retarget_lock_acquire_recursive>
 800c2be:	bf00      	nop
 800c2c0:	20000c9d 	.word	0x20000c9d

0800c2c4 <__sfp_lock_release>:
 800c2c4:	4801      	ldr	r0, [pc, #4]	@ (800c2cc <__sfp_lock_release+0x8>)
 800c2c6:	f000 b96f 	b.w	800c5a8 <__retarget_lock_release_recursive>
 800c2ca:	bf00      	nop
 800c2cc:	20000c9d 	.word	0x20000c9d

0800c2d0 <__sinit>:
 800c2d0:	b510      	push	{r4, lr}
 800c2d2:	4604      	mov	r4, r0
 800c2d4:	f7ff fff0 	bl	800c2b8 <__sfp_lock_acquire>
 800c2d8:	6a23      	ldr	r3, [r4, #32]
 800c2da:	b11b      	cbz	r3, 800c2e4 <__sinit+0x14>
 800c2dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c2e0:	f7ff bff0 	b.w	800c2c4 <__sfp_lock_release>
 800c2e4:	4b04      	ldr	r3, [pc, #16]	@ (800c2f8 <__sinit+0x28>)
 800c2e6:	6223      	str	r3, [r4, #32]
 800c2e8:	4b04      	ldr	r3, [pc, #16]	@ (800c2fc <__sinit+0x2c>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d1f5      	bne.n	800c2dc <__sinit+0xc>
 800c2f0:	f7ff ffc4 	bl	800c27c <global_stdio_init.part.0>
 800c2f4:	e7f2      	b.n	800c2dc <__sinit+0xc>
 800c2f6:	bf00      	nop
 800c2f8:	0800c23d 	.word	0x0800c23d
 800c2fc:	20000c94 	.word	0x20000c94

0800c300 <_fwalk_sglue>:
 800c300:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c304:	4607      	mov	r7, r0
 800c306:	4688      	mov	r8, r1
 800c308:	4614      	mov	r4, r2
 800c30a:	2600      	movs	r6, #0
 800c30c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c310:	f1b9 0901 	subs.w	r9, r9, #1
 800c314:	d505      	bpl.n	800c322 <_fwalk_sglue+0x22>
 800c316:	6824      	ldr	r4, [r4, #0]
 800c318:	2c00      	cmp	r4, #0
 800c31a:	d1f7      	bne.n	800c30c <_fwalk_sglue+0xc>
 800c31c:	4630      	mov	r0, r6
 800c31e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c322:	89ab      	ldrh	r3, [r5, #12]
 800c324:	2b01      	cmp	r3, #1
 800c326:	d907      	bls.n	800c338 <_fwalk_sglue+0x38>
 800c328:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c32c:	3301      	adds	r3, #1
 800c32e:	d003      	beq.n	800c338 <_fwalk_sglue+0x38>
 800c330:	4629      	mov	r1, r5
 800c332:	4638      	mov	r0, r7
 800c334:	47c0      	blx	r8
 800c336:	4306      	orrs	r6, r0
 800c338:	3568      	adds	r5, #104	@ 0x68
 800c33a:	e7e9      	b.n	800c310 <_fwalk_sglue+0x10>

0800c33c <sniprintf>:
 800c33c:	b40c      	push	{r2, r3}
 800c33e:	b530      	push	{r4, r5, lr}
 800c340:	4b17      	ldr	r3, [pc, #92]	@ (800c3a0 <sniprintf+0x64>)
 800c342:	1e0c      	subs	r4, r1, #0
 800c344:	681d      	ldr	r5, [r3, #0]
 800c346:	b09d      	sub	sp, #116	@ 0x74
 800c348:	da08      	bge.n	800c35c <sniprintf+0x20>
 800c34a:	238b      	movs	r3, #139	@ 0x8b
 800c34c:	602b      	str	r3, [r5, #0]
 800c34e:	f04f 30ff 	mov.w	r0, #4294967295
 800c352:	b01d      	add	sp, #116	@ 0x74
 800c354:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c358:	b002      	add	sp, #8
 800c35a:	4770      	bx	lr
 800c35c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800c360:	f8ad 3014 	strh.w	r3, [sp, #20]
 800c364:	bf14      	ite	ne
 800c366:	f104 33ff 	addne.w	r3, r4, #4294967295
 800c36a:	4623      	moveq	r3, r4
 800c36c:	9304      	str	r3, [sp, #16]
 800c36e:	9307      	str	r3, [sp, #28]
 800c370:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800c374:	9002      	str	r0, [sp, #8]
 800c376:	9006      	str	r0, [sp, #24]
 800c378:	f8ad 3016 	strh.w	r3, [sp, #22]
 800c37c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c37e:	ab21      	add	r3, sp, #132	@ 0x84
 800c380:	a902      	add	r1, sp, #8
 800c382:	4628      	mov	r0, r5
 800c384:	9301      	str	r3, [sp, #4]
 800c386:	f002 f8e1 	bl	800e54c <_svfiprintf_r>
 800c38a:	1c43      	adds	r3, r0, #1
 800c38c:	bfbc      	itt	lt
 800c38e:	238b      	movlt	r3, #139	@ 0x8b
 800c390:	602b      	strlt	r3, [r5, #0]
 800c392:	2c00      	cmp	r4, #0
 800c394:	d0dd      	beq.n	800c352 <sniprintf+0x16>
 800c396:	9b02      	ldr	r3, [sp, #8]
 800c398:	2200      	movs	r2, #0
 800c39a:	701a      	strb	r2, [r3, #0]
 800c39c:	e7d9      	b.n	800c352 <sniprintf+0x16>
 800c39e:	bf00      	nop
 800c3a0:	20000254 	.word	0x20000254

0800c3a4 <__sread>:
 800c3a4:	b510      	push	{r4, lr}
 800c3a6:	460c      	mov	r4, r1
 800c3a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3ac:	f000 f8ac 	bl	800c508 <_read_r>
 800c3b0:	2800      	cmp	r0, #0
 800c3b2:	bfab      	itete	ge
 800c3b4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800c3b6:	89a3      	ldrhlt	r3, [r4, #12]
 800c3b8:	181b      	addge	r3, r3, r0
 800c3ba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800c3be:	bfac      	ite	ge
 800c3c0:	6563      	strge	r3, [r4, #84]	@ 0x54
 800c3c2:	81a3      	strhlt	r3, [r4, #12]
 800c3c4:	bd10      	pop	{r4, pc}

0800c3c6 <__swrite>:
 800c3c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c3ca:	461f      	mov	r7, r3
 800c3cc:	898b      	ldrh	r3, [r1, #12]
 800c3ce:	05db      	lsls	r3, r3, #23
 800c3d0:	4605      	mov	r5, r0
 800c3d2:	460c      	mov	r4, r1
 800c3d4:	4616      	mov	r6, r2
 800c3d6:	d505      	bpl.n	800c3e4 <__swrite+0x1e>
 800c3d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c3dc:	2302      	movs	r3, #2
 800c3de:	2200      	movs	r2, #0
 800c3e0:	f000 f880 	bl	800c4e4 <_lseek_r>
 800c3e4:	89a3      	ldrh	r3, [r4, #12]
 800c3e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c3ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800c3ee:	81a3      	strh	r3, [r4, #12]
 800c3f0:	4632      	mov	r2, r6
 800c3f2:	463b      	mov	r3, r7
 800c3f4:	4628      	mov	r0, r5
 800c3f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c3fa:	f000 b897 	b.w	800c52c <_write_r>

0800c3fe <__sseek>:
 800c3fe:	b510      	push	{r4, lr}
 800c400:	460c      	mov	r4, r1
 800c402:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c406:	f000 f86d 	bl	800c4e4 <_lseek_r>
 800c40a:	1c43      	adds	r3, r0, #1
 800c40c:	89a3      	ldrh	r3, [r4, #12]
 800c40e:	bf15      	itete	ne
 800c410:	6560      	strne	r0, [r4, #84]	@ 0x54
 800c412:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800c416:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800c41a:	81a3      	strheq	r3, [r4, #12]
 800c41c:	bf18      	it	ne
 800c41e:	81a3      	strhne	r3, [r4, #12]
 800c420:	bd10      	pop	{r4, pc}

0800c422 <__sclose>:
 800c422:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c426:	f000 b84d 	b.w	800c4c4 <_close_r>

0800c42a <memset>:
 800c42a:	4402      	add	r2, r0
 800c42c:	4603      	mov	r3, r0
 800c42e:	4293      	cmp	r3, r2
 800c430:	d100      	bne.n	800c434 <memset+0xa>
 800c432:	4770      	bx	lr
 800c434:	f803 1b01 	strb.w	r1, [r3], #1
 800c438:	e7f9      	b.n	800c42e <memset+0x4>

0800c43a <strcat>:
 800c43a:	b510      	push	{r4, lr}
 800c43c:	4602      	mov	r2, r0
 800c43e:	7814      	ldrb	r4, [r2, #0]
 800c440:	4613      	mov	r3, r2
 800c442:	3201      	adds	r2, #1
 800c444:	2c00      	cmp	r4, #0
 800c446:	d1fa      	bne.n	800c43e <strcat+0x4>
 800c448:	3b01      	subs	r3, #1
 800c44a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c44e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c452:	2a00      	cmp	r2, #0
 800c454:	d1f9      	bne.n	800c44a <strcat+0x10>
 800c456:	bd10      	pop	{r4, pc}

0800c458 <strchr>:
 800c458:	b2c9      	uxtb	r1, r1
 800c45a:	4603      	mov	r3, r0
 800c45c:	4618      	mov	r0, r3
 800c45e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c462:	b112      	cbz	r2, 800c46a <strchr+0x12>
 800c464:	428a      	cmp	r2, r1
 800c466:	d1f9      	bne.n	800c45c <strchr+0x4>
 800c468:	4770      	bx	lr
 800c46a:	2900      	cmp	r1, #0
 800c46c:	bf18      	it	ne
 800c46e:	2000      	movne	r0, #0
 800c470:	4770      	bx	lr

0800c472 <strncmp>:
 800c472:	b510      	push	{r4, lr}
 800c474:	b16a      	cbz	r2, 800c492 <strncmp+0x20>
 800c476:	3901      	subs	r1, #1
 800c478:	1884      	adds	r4, r0, r2
 800c47a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c47e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c482:	429a      	cmp	r2, r3
 800c484:	d103      	bne.n	800c48e <strncmp+0x1c>
 800c486:	42a0      	cmp	r0, r4
 800c488:	d001      	beq.n	800c48e <strncmp+0x1c>
 800c48a:	2a00      	cmp	r2, #0
 800c48c:	d1f5      	bne.n	800c47a <strncmp+0x8>
 800c48e:	1ad0      	subs	r0, r2, r3
 800c490:	bd10      	pop	{r4, pc}
 800c492:	4610      	mov	r0, r2
 800c494:	e7fc      	b.n	800c490 <strncmp+0x1e>

0800c496 <strncpy>:
 800c496:	b510      	push	{r4, lr}
 800c498:	3901      	subs	r1, #1
 800c49a:	4603      	mov	r3, r0
 800c49c:	b132      	cbz	r2, 800c4ac <strncpy+0x16>
 800c49e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c4a2:	f803 4b01 	strb.w	r4, [r3], #1
 800c4a6:	3a01      	subs	r2, #1
 800c4a8:	2c00      	cmp	r4, #0
 800c4aa:	d1f7      	bne.n	800c49c <strncpy+0x6>
 800c4ac:	441a      	add	r2, r3
 800c4ae:	2100      	movs	r1, #0
 800c4b0:	4293      	cmp	r3, r2
 800c4b2:	d100      	bne.n	800c4b6 <strncpy+0x20>
 800c4b4:	bd10      	pop	{r4, pc}
 800c4b6:	f803 1b01 	strb.w	r1, [r3], #1
 800c4ba:	e7f9      	b.n	800c4b0 <strncpy+0x1a>

0800c4bc <_localeconv_r>:
 800c4bc:	4800      	ldr	r0, [pc, #0]	@ (800c4c0 <_localeconv_r+0x4>)
 800c4be:	4770      	bx	lr
 800c4c0:	200001d8 	.word	0x200001d8

0800c4c4 <_close_r>:
 800c4c4:	b538      	push	{r3, r4, r5, lr}
 800c4c6:	4d06      	ldr	r5, [pc, #24]	@ (800c4e0 <_close_r+0x1c>)
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	4604      	mov	r4, r0
 800c4cc:	4608      	mov	r0, r1
 800c4ce:	602b      	str	r3, [r5, #0]
 800c4d0:	f7f9 fb3e 	bl	8005b50 <_close>
 800c4d4:	1c43      	adds	r3, r0, #1
 800c4d6:	d102      	bne.n	800c4de <_close_r+0x1a>
 800c4d8:	682b      	ldr	r3, [r5, #0]
 800c4da:	b103      	cbz	r3, 800c4de <_close_r+0x1a>
 800c4dc:	6023      	str	r3, [r4, #0]
 800c4de:	bd38      	pop	{r3, r4, r5, pc}
 800c4e0:	20000c98 	.word	0x20000c98

0800c4e4 <_lseek_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	4d07      	ldr	r5, [pc, #28]	@ (800c504 <_lseek_r+0x20>)
 800c4e8:	4604      	mov	r4, r0
 800c4ea:	4608      	mov	r0, r1
 800c4ec:	4611      	mov	r1, r2
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	602a      	str	r2, [r5, #0]
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	f7f9 fb53 	bl	8005b9e <_lseek>
 800c4f8:	1c43      	adds	r3, r0, #1
 800c4fa:	d102      	bne.n	800c502 <_lseek_r+0x1e>
 800c4fc:	682b      	ldr	r3, [r5, #0]
 800c4fe:	b103      	cbz	r3, 800c502 <_lseek_r+0x1e>
 800c500:	6023      	str	r3, [r4, #0]
 800c502:	bd38      	pop	{r3, r4, r5, pc}
 800c504:	20000c98 	.word	0x20000c98

0800c508 <_read_r>:
 800c508:	b538      	push	{r3, r4, r5, lr}
 800c50a:	4d07      	ldr	r5, [pc, #28]	@ (800c528 <_read_r+0x20>)
 800c50c:	4604      	mov	r4, r0
 800c50e:	4608      	mov	r0, r1
 800c510:	4611      	mov	r1, r2
 800c512:	2200      	movs	r2, #0
 800c514:	602a      	str	r2, [r5, #0]
 800c516:	461a      	mov	r2, r3
 800c518:	f7f9 fae1 	bl	8005ade <_read>
 800c51c:	1c43      	adds	r3, r0, #1
 800c51e:	d102      	bne.n	800c526 <_read_r+0x1e>
 800c520:	682b      	ldr	r3, [r5, #0]
 800c522:	b103      	cbz	r3, 800c526 <_read_r+0x1e>
 800c524:	6023      	str	r3, [r4, #0]
 800c526:	bd38      	pop	{r3, r4, r5, pc}
 800c528:	20000c98 	.word	0x20000c98

0800c52c <_write_r>:
 800c52c:	b538      	push	{r3, r4, r5, lr}
 800c52e:	4d07      	ldr	r5, [pc, #28]	@ (800c54c <_write_r+0x20>)
 800c530:	4604      	mov	r4, r0
 800c532:	4608      	mov	r0, r1
 800c534:	4611      	mov	r1, r2
 800c536:	2200      	movs	r2, #0
 800c538:	602a      	str	r2, [r5, #0]
 800c53a:	461a      	mov	r2, r3
 800c53c:	f7f9 faec 	bl	8005b18 <_write>
 800c540:	1c43      	adds	r3, r0, #1
 800c542:	d102      	bne.n	800c54a <_write_r+0x1e>
 800c544:	682b      	ldr	r3, [r5, #0]
 800c546:	b103      	cbz	r3, 800c54a <_write_r+0x1e>
 800c548:	6023      	str	r3, [r4, #0]
 800c54a:	bd38      	pop	{r3, r4, r5, pc}
 800c54c:	20000c98 	.word	0x20000c98

0800c550 <__errno>:
 800c550:	4b01      	ldr	r3, [pc, #4]	@ (800c558 <__errno+0x8>)
 800c552:	6818      	ldr	r0, [r3, #0]
 800c554:	4770      	bx	lr
 800c556:	bf00      	nop
 800c558:	20000254 	.word	0x20000254

0800c55c <__libc_init_array>:
 800c55c:	b570      	push	{r4, r5, r6, lr}
 800c55e:	4d0d      	ldr	r5, [pc, #52]	@ (800c594 <__libc_init_array+0x38>)
 800c560:	4c0d      	ldr	r4, [pc, #52]	@ (800c598 <__libc_init_array+0x3c>)
 800c562:	1b64      	subs	r4, r4, r5
 800c564:	10a4      	asrs	r4, r4, #2
 800c566:	2600      	movs	r6, #0
 800c568:	42a6      	cmp	r6, r4
 800c56a:	d109      	bne.n	800c580 <__libc_init_array+0x24>
 800c56c:	4d0b      	ldr	r5, [pc, #44]	@ (800c59c <__libc_init_array+0x40>)
 800c56e:	4c0c      	ldr	r4, [pc, #48]	@ (800c5a0 <__libc_init_array+0x44>)
 800c570:	f003 fc7a 	bl	800fe68 <_init>
 800c574:	1b64      	subs	r4, r4, r5
 800c576:	10a4      	asrs	r4, r4, #2
 800c578:	2600      	movs	r6, #0
 800c57a:	42a6      	cmp	r6, r4
 800c57c:	d105      	bne.n	800c58a <__libc_init_array+0x2e>
 800c57e:	bd70      	pop	{r4, r5, r6, pc}
 800c580:	f855 3b04 	ldr.w	r3, [r5], #4
 800c584:	4798      	blx	r3
 800c586:	3601      	adds	r6, #1
 800c588:	e7ee      	b.n	800c568 <__libc_init_array+0xc>
 800c58a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c58e:	4798      	blx	r3
 800c590:	3601      	adds	r6, #1
 800c592:	e7f2      	b.n	800c57a <__libc_init_array+0x1e>
 800c594:	08010640 	.word	0x08010640
 800c598:	08010640 	.word	0x08010640
 800c59c:	08010640 	.word	0x08010640
 800c5a0:	08010644 	.word	0x08010644

0800c5a4 <__retarget_lock_init_recursive>:
 800c5a4:	4770      	bx	lr

0800c5a6 <__retarget_lock_acquire_recursive>:
 800c5a6:	4770      	bx	lr

0800c5a8 <__retarget_lock_release_recursive>:
 800c5a8:	4770      	bx	lr

0800c5aa <strcpy>:
 800c5aa:	4603      	mov	r3, r0
 800c5ac:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c5b0:	f803 2b01 	strb.w	r2, [r3], #1
 800c5b4:	2a00      	cmp	r2, #0
 800c5b6:	d1f9      	bne.n	800c5ac <strcpy+0x2>
 800c5b8:	4770      	bx	lr

0800c5ba <memcpy>:
 800c5ba:	440a      	add	r2, r1
 800c5bc:	4291      	cmp	r1, r2
 800c5be:	f100 33ff 	add.w	r3, r0, #4294967295
 800c5c2:	d100      	bne.n	800c5c6 <memcpy+0xc>
 800c5c4:	4770      	bx	lr
 800c5c6:	b510      	push	{r4, lr}
 800c5c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c5cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c5d0:	4291      	cmp	r1, r2
 800c5d2:	d1f9      	bne.n	800c5c8 <memcpy+0xe>
 800c5d4:	bd10      	pop	{r4, pc}
	...

0800c5d8 <nan>:
 800c5d8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800c5e0 <nan+0x8>
 800c5dc:	4770      	bx	lr
 800c5de:	bf00      	nop
 800c5e0:	00000000 	.word	0x00000000
 800c5e4:	7ff80000 	.word	0x7ff80000

0800c5e8 <quorem>:
 800c5e8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c5ec:	6903      	ldr	r3, [r0, #16]
 800c5ee:	690c      	ldr	r4, [r1, #16]
 800c5f0:	42a3      	cmp	r3, r4
 800c5f2:	4607      	mov	r7, r0
 800c5f4:	db7e      	blt.n	800c6f4 <quorem+0x10c>
 800c5f6:	3c01      	subs	r4, #1
 800c5f8:	f101 0814 	add.w	r8, r1, #20
 800c5fc:	00a3      	lsls	r3, r4, #2
 800c5fe:	f100 0514 	add.w	r5, r0, #20
 800c602:	9300      	str	r3, [sp, #0]
 800c604:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c608:	9301      	str	r3, [sp, #4]
 800c60a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c60e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c612:	3301      	adds	r3, #1
 800c614:	429a      	cmp	r2, r3
 800c616:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c61a:	fbb2 f6f3 	udiv	r6, r2, r3
 800c61e:	d32e      	bcc.n	800c67e <quorem+0x96>
 800c620:	f04f 0a00 	mov.w	sl, #0
 800c624:	46c4      	mov	ip, r8
 800c626:	46ae      	mov	lr, r5
 800c628:	46d3      	mov	fp, sl
 800c62a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800c62e:	b298      	uxth	r0, r3
 800c630:	fb06 a000 	mla	r0, r6, r0, sl
 800c634:	0c02      	lsrs	r2, r0, #16
 800c636:	0c1b      	lsrs	r3, r3, #16
 800c638:	fb06 2303 	mla	r3, r6, r3, r2
 800c63c:	f8de 2000 	ldr.w	r2, [lr]
 800c640:	b280      	uxth	r0, r0
 800c642:	b292      	uxth	r2, r2
 800c644:	1a12      	subs	r2, r2, r0
 800c646:	445a      	add	r2, fp
 800c648:	f8de 0000 	ldr.w	r0, [lr]
 800c64c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c650:	b29b      	uxth	r3, r3
 800c652:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800c656:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800c65a:	b292      	uxth	r2, r2
 800c65c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c660:	45e1      	cmp	r9, ip
 800c662:	f84e 2b04 	str.w	r2, [lr], #4
 800c666:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800c66a:	d2de      	bcs.n	800c62a <quorem+0x42>
 800c66c:	9b00      	ldr	r3, [sp, #0]
 800c66e:	58eb      	ldr	r3, [r5, r3]
 800c670:	b92b      	cbnz	r3, 800c67e <quorem+0x96>
 800c672:	9b01      	ldr	r3, [sp, #4]
 800c674:	3b04      	subs	r3, #4
 800c676:	429d      	cmp	r5, r3
 800c678:	461a      	mov	r2, r3
 800c67a:	d32f      	bcc.n	800c6dc <quorem+0xf4>
 800c67c:	613c      	str	r4, [r7, #16]
 800c67e:	4638      	mov	r0, r7
 800c680:	f001 fd0e 	bl	800e0a0 <__mcmp>
 800c684:	2800      	cmp	r0, #0
 800c686:	db25      	blt.n	800c6d4 <quorem+0xec>
 800c688:	4629      	mov	r1, r5
 800c68a:	2000      	movs	r0, #0
 800c68c:	f858 2b04 	ldr.w	r2, [r8], #4
 800c690:	f8d1 c000 	ldr.w	ip, [r1]
 800c694:	fa1f fe82 	uxth.w	lr, r2
 800c698:	fa1f f38c 	uxth.w	r3, ip
 800c69c:	eba3 030e 	sub.w	r3, r3, lr
 800c6a0:	4403      	add	r3, r0
 800c6a2:	0c12      	lsrs	r2, r2, #16
 800c6a4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800c6a8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800c6ac:	b29b      	uxth	r3, r3
 800c6ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c6b2:	45c1      	cmp	r9, r8
 800c6b4:	f841 3b04 	str.w	r3, [r1], #4
 800c6b8:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c6bc:	d2e6      	bcs.n	800c68c <quorem+0xa4>
 800c6be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c6c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c6c6:	b922      	cbnz	r2, 800c6d2 <quorem+0xea>
 800c6c8:	3b04      	subs	r3, #4
 800c6ca:	429d      	cmp	r5, r3
 800c6cc:	461a      	mov	r2, r3
 800c6ce:	d30b      	bcc.n	800c6e8 <quorem+0x100>
 800c6d0:	613c      	str	r4, [r7, #16]
 800c6d2:	3601      	adds	r6, #1
 800c6d4:	4630      	mov	r0, r6
 800c6d6:	b003      	add	sp, #12
 800c6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6dc:	6812      	ldr	r2, [r2, #0]
 800c6de:	3b04      	subs	r3, #4
 800c6e0:	2a00      	cmp	r2, #0
 800c6e2:	d1cb      	bne.n	800c67c <quorem+0x94>
 800c6e4:	3c01      	subs	r4, #1
 800c6e6:	e7c6      	b.n	800c676 <quorem+0x8e>
 800c6e8:	6812      	ldr	r2, [r2, #0]
 800c6ea:	3b04      	subs	r3, #4
 800c6ec:	2a00      	cmp	r2, #0
 800c6ee:	d1ef      	bne.n	800c6d0 <quorem+0xe8>
 800c6f0:	3c01      	subs	r4, #1
 800c6f2:	e7ea      	b.n	800c6ca <quorem+0xe2>
 800c6f4:	2000      	movs	r0, #0
 800c6f6:	e7ee      	b.n	800c6d6 <quorem+0xee>

0800c6f8 <_dtoa_r>:
 800c6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6fc:	69c7      	ldr	r7, [r0, #28]
 800c6fe:	b099      	sub	sp, #100	@ 0x64
 800c700:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c704:	ec55 4b10 	vmov	r4, r5, d0
 800c708:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800c70a:	9109      	str	r1, [sp, #36]	@ 0x24
 800c70c:	4683      	mov	fp, r0
 800c70e:	920e      	str	r2, [sp, #56]	@ 0x38
 800c710:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c712:	b97f      	cbnz	r7, 800c734 <_dtoa_r+0x3c>
 800c714:	2010      	movs	r0, #16
 800c716:	f001 f937 	bl	800d988 <malloc>
 800c71a:	4602      	mov	r2, r0
 800c71c:	f8cb 001c 	str.w	r0, [fp, #28]
 800c720:	b920      	cbnz	r0, 800c72c <_dtoa_r+0x34>
 800c722:	4ba7      	ldr	r3, [pc, #668]	@ (800c9c0 <_dtoa_r+0x2c8>)
 800c724:	21ef      	movs	r1, #239	@ 0xef
 800c726:	48a7      	ldr	r0, [pc, #668]	@ (800c9c4 <_dtoa_r+0x2cc>)
 800c728:	f002 f8e2 	bl	800e8f0 <__assert_func>
 800c72c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800c730:	6007      	str	r7, [r0, #0]
 800c732:	60c7      	str	r7, [r0, #12]
 800c734:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c738:	6819      	ldr	r1, [r3, #0]
 800c73a:	b159      	cbz	r1, 800c754 <_dtoa_r+0x5c>
 800c73c:	685a      	ldr	r2, [r3, #4]
 800c73e:	604a      	str	r2, [r1, #4]
 800c740:	2301      	movs	r3, #1
 800c742:	4093      	lsls	r3, r2
 800c744:	608b      	str	r3, [r1, #8]
 800c746:	4658      	mov	r0, fp
 800c748:	f001 fa26 	bl	800db98 <_Bfree>
 800c74c:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c750:	2200      	movs	r2, #0
 800c752:	601a      	str	r2, [r3, #0]
 800c754:	1e2b      	subs	r3, r5, #0
 800c756:	bfb9      	ittee	lt
 800c758:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800c75c:	9303      	strlt	r3, [sp, #12]
 800c75e:	2300      	movge	r3, #0
 800c760:	6033      	strge	r3, [r6, #0]
 800c762:	9f03      	ldr	r7, [sp, #12]
 800c764:	4b98      	ldr	r3, [pc, #608]	@ (800c9c8 <_dtoa_r+0x2d0>)
 800c766:	bfbc      	itt	lt
 800c768:	2201      	movlt	r2, #1
 800c76a:	6032      	strlt	r2, [r6, #0]
 800c76c:	43bb      	bics	r3, r7
 800c76e:	d112      	bne.n	800c796 <_dtoa_r+0x9e>
 800c770:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c772:	f242 730f 	movw	r3, #9999	@ 0x270f
 800c776:	6013      	str	r3, [r2, #0]
 800c778:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c77c:	4323      	orrs	r3, r4
 800c77e:	f000 854d 	beq.w	800d21c <_dtoa_r+0xb24>
 800c782:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c784:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800c9dc <_dtoa_r+0x2e4>
 800c788:	2b00      	cmp	r3, #0
 800c78a:	f000 854f 	beq.w	800d22c <_dtoa_r+0xb34>
 800c78e:	f10a 0303 	add.w	r3, sl, #3
 800c792:	f000 bd49 	b.w	800d228 <_dtoa_r+0xb30>
 800c796:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c79a:	2200      	movs	r2, #0
 800c79c:	ec51 0b17 	vmov	r0, r1, d7
 800c7a0:	2300      	movs	r3, #0
 800c7a2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800c7a6:	f7f4 f9af 	bl	8000b08 <__aeabi_dcmpeq>
 800c7aa:	4680      	mov	r8, r0
 800c7ac:	b158      	cbz	r0, 800c7c6 <_dtoa_r+0xce>
 800c7ae:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c7b0:	2301      	movs	r3, #1
 800c7b2:	6013      	str	r3, [r2, #0]
 800c7b4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800c7b6:	b113      	cbz	r3, 800c7be <_dtoa_r+0xc6>
 800c7b8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800c7ba:	4b84      	ldr	r3, [pc, #528]	@ (800c9cc <_dtoa_r+0x2d4>)
 800c7bc:	6013      	str	r3, [r2, #0]
 800c7be:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800c9e0 <_dtoa_r+0x2e8>
 800c7c2:	f000 bd33 	b.w	800d22c <_dtoa_r+0xb34>
 800c7c6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800c7ca:	aa16      	add	r2, sp, #88	@ 0x58
 800c7cc:	a917      	add	r1, sp, #92	@ 0x5c
 800c7ce:	4658      	mov	r0, fp
 800c7d0:	f001 fd86 	bl	800e2e0 <__d2b>
 800c7d4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800c7d8:	4681      	mov	r9, r0
 800c7da:	2e00      	cmp	r6, #0
 800c7dc:	d077      	beq.n	800c8ce <_dtoa_r+0x1d6>
 800c7de:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c7e0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800c7e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c7e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c7ec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800c7f0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800c7f4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	4b74      	ldr	r3, [pc, #464]	@ (800c9d0 <_dtoa_r+0x2d8>)
 800c7fe:	f7f3 fd63 	bl	80002c8 <__aeabi_dsub>
 800c802:	a369      	add	r3, pc, #420	@ (adr r3, 800c9a8 <_dtoa_r+0x2b0>)
 800c804:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c808:	f7f3 ff16 	bl	8000638 <__aeabi_dmul>
 800c80c:	a368      	add	r3, pc, #416	@ (adr r3, 800c9b0 <_dtoa_r+0x2b8>)
 800c80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c812:	f7f3 fd5b 	bl	80002cc <__adddf3>
 800c816:	4604      	mov	r4, r0
 800c818:	4630      	mov	r0, r6
 800c81a:	460d      	mov	r5, r1
 800c81c:	f7f3 fea2 	bl	8000564 <__aeabi_i2d>
 800c820:	a365      	add	r3, pc, #404	@ (adr r3, 800c9b8 <_dtoa_r+0x2c0>)
 800c822:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c826:	f7f3 ff07 	bl	8000638 <__aeabi_dmul>
 800c82a:	4602      	mov	r2, r0
 800c82c:	460b      	mov	r3, r1
 800c82e:	4620      	mov	r0, r4
 800c830:	4629      	mov	r1, r5
 800c832:	f7f3 fd4b 	bl	80002cc <__adddf3>
 800c836:	4604      	mov	r4, r0
 800c838:	460d      	mov	r5, r1
 800c83a:	f7f4 f9ad 	bl	8000b98 <__aeabi_d2iz>
 800c83e:	2200      	movs	r2, #0
 800c840:	4607      	mov	r7, r0
 800c842:	2300      	movs	r3, #0
 800c844:	4620      	mov	r0, r4
 800c846:	4629      	mov	r1, r5
 800c848:	f7f4 f968 	bl	8000b1c <__aeabi_dcmplt>
 800c84c:	b140      	cbz	r0, 800c860 <_dtoa_r+0x168>
 800c84e:	4638      	mov	r0, r7
 800c850:	f7f3 fe88 	bl	8000564 <__aeabi_i2d>
 800c854:	4622      	mov	r2, r4
 800c856:	462b      	mov	r3, r5
 800c858:	f7f4 f956 	bl	8000b08 <__aeabi_dcmpeq>
 800c85c:	b900      	cbnz	r0, 800c860 <_dtoa_r+0x168>
 800c85e:	3f01      	subs	r7, #1
 800c860:	2f16      	cmp	r7, #22
 800c862:	d851      	bhi.n	800c908 <_dtoa_r+0x210>
 800c864:	4b5b      	ldr	r3, [pc, #364]	@ (800c9d4 <_dtoa_r+0x2dc>)
 800c866:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c86e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800c872:	f7f4 f953 	bl	8000b1c <__aeabi_dcmplt>
 800c876:	2800      	cmp	r0, #0
 800c878:	d048      	beq.n	800c90c <_dtoa_r+0x214>
 800c87a:	3f01      	subs	r7, #1
 800c87c:	2300      	movs	r3, #0
 800c87e:	9312      	str	r3, [sp, #72]	@ 0x48
 800c880:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800c882:	1b9b      	subs	r3, r3, r6
 800c884:	1e5a      	subs	r2, r3, #1
 800c886:	bf44      	itt	mi
 800c888:	f1c3 0801 	rsbmi	r8, r3, #1
 800c88c:	2300      	movmi	r3, #0
 800c88e:	9208      	str	r2, [sp, #32]
 800c890:	bf54      	ite	pl
 800c892:	f04f 0800 	movpl.w	r8, #0
 800c896:	9308      	strmi	r3, [sp, #32]
 800c898:	2f00      	cmp	r7, #0
 800c89a:	db39      	blt.n	800c910 <_dtoa_r+0x218>
 800c89c:	9b08      	ldr	r3, [sp, #32]
 800c89e:	970f      	str	r7, [sp, #60]	@ 0x3c
 800c8a0:	443b      	add	r3, r7
 800c8a2:	9308      	str	r3, [sp, #32]
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	930a      	str	r3, [sp, #40]	@ 0x28
 800c8a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8aa:	2b09      	cmp	r3, #9
 800c8ac:	d864      	bhi.n	800c978 <_dtoa_r+0x280>
 800c8ae:	2b05      	cmp	r3, #5
 800c8b0:	bfc4      	itt	gt
 800c8b2:	3b04      	subgt	r3, #4
 800c8b4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800c8b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c8b8:	f1a3 0302 	sub.w	r3, r3, #2
 800c8bc:	bfcc      	ite	gt
 800c8be:	2400      	movgt	r4, #0
 800c8c0:	2401      	movle	r4, #1
 800c8c2:	2b03      	cmp	r3, #3
 800c8c4:	d863      	bhi.n	800c98e <_dtoa_r+0x296>
 800c8c6:	e8df f003 	tbb	[pc, r3]
 800c8ca:	372a      	.short	0x372a
 800c8cc:	5535      	.short	0x5535
 800c8ce:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800c8d2:	441e      	add	r6, r3
 800c8d4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800c8d8:	2b20      	cmp	r3, #32
 800c8da:	bfc1      	itttt	gt
 800c8dc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800c8e0:	409f      	lslgt	r7, r3
 800c8e2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800c8e6:	fa24 f303 	lsrgt.w	r3, r4, r3
 800c8ea:	bfd6      	itet	le
 800c8ec:	f1c3 0320 	rsble	r3, r3, #32
 800c8f0:	ea47 0003 	orrgt.w	r0, r7, r3
 800c8f4:	fa04 f003 	lslle.w	r0, r4, r3
 800c8f8:	f7f3 fe24 	bl	8000544 <__aeabi_ui2d>
 800c8fc:	2201      	movs	r2, #1
 800c8fe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800c902:	3e01      	subs	r6, #1
 800c904:	9214      	str	r2, [sp, #80]	@ 0x50
 800c906:	e777      	b.n	800c7f8 <_dtoa_r+0x100>
 800c908:	2301      	movs	r3, #1
 800c90a:	e7b8      	b.n	800c87e <_dtoa_r+0x186>
 800c90c:	9012      	str	r0, [sp, #72]	@ 0x48
 800c90e:	e7b7      	b.n	800c880 <_dtoa_r+0x188>
 800c910:	427b      	negs	r3, r7
 800c912:	930a      	str	r3, [sp, #40]	@ 0x28
 800c914:	2300      	movs	r3, #0
 800c916:	eba8 0807 	sub.w	r8, r8, r7
 800c91a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800c91c:	e7c4      	b.n	800c8a8 <_dtoa_r+0x1b0>
 800c91e:	2300      	movs	r3, #0
 800c920:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c922:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c924:	2b00      	cmp	r3, #0
 800c926:	dc35      	bgt.n	800c994 <_dtoa_r+0x29c>
 800c928:	2301      	movs	r3, #1
 800c92a:	9300      	str	r3, [sp, #0]
 800c92c:	9307      	str	r3, [sp, #28]
 800c92e:	461a      	mov	r2, r3
 800c930:	920e      	str	r2, [sp, #56]	@ 0x38
 800c932:	e00b      	b.n	800c94c <_dtoa_r+0x254>
 800c934:	2301      	movs	r3, #1
 800c936:	e7f3      	b.n	800c920 <_dtoa_r+0x228>
 800c938:	2300      	movs	r3, #0
 800c93a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c93c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c93e:	18fb      	adds	r3, r7, r3
 800c940:	9300      	str	r3, [sp, #0]
 800c942:	3301      	adds	r3, #1
 800c944:	2b01      	cmp	r3, #1
 800c946:	9307      	str	r3, [sp, #28]
 800c948:	bfb8      	it	lt
 800c94a:	2301      	movlt	r3, #1
 800c94c:	f8db 001c 	ldr.w	r0, [fp, #28]
 800c950:	2100      	movs	r1, #0
 800c952:	2204      	movs	r2, #4
 800c954:	f102 0514 	add.w	r5, r2, #20
 800c958:	429d      	cmp	r5, r3
 800c95a:	d91f      	bls.n	800c99c <_dtoa_r+0x2a4>
 800c95c:	6041      	str	r1, [r0, #4]
 800c95e:	4658      	mov	r0, fp
 800c960:	f001 f8da 	bl	800db18 <_Balloc>
 800c964:	4682      	mov	sl, r0
 800c966:	2800      	cmp	r0, #0
 800c968:	d13c      	bne.n	800c9e4 <_dtoa_r+0x2ec>
 800c96a:	4b1b      	ldr	r3, [pc, #108]	@ (800c9d8 <_dtoa_r+0x2e0>)
 800c96c:	4602      	mov	r2, r0
 800c96e:	f240 11af 	movw	r1, #431	@ 0x1af
 800c972:	e6d8      	b.n	800c726 <_dtoa_r+0x2e>
 800c974:	2301      	movs	r3, #1
 800c976:	e7e0      	b.n	800c93a <_dtoa_r+0x242>
 800c978:	2401      	movs	r4, #1
 800c97a:	2300      	movs	r3, #0
 800c97c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c97e:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c980:	f04f 33ff 	mov.w	r3, #4294967295
 800c984:	9300      	str	r3, [sp, #0]
 800c986:	9307      	str	r3, [sp, #28]
 800c988:	2200      	movs	r2, #0
 800c98a:	2312      	movs	r3, #18
 800c98c:	e7d0      	b.n	800c930 <_dtoa_r+0x238>
 800c98e:	2301      	movs	r3, #1
 800c990:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c992:	e7f5      	b.n	800c980 <_dtoa_r+0x288>
 800c994:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c996:	9300      	str	r3, [sp, #0]
 800c998:	9307      	str	r3, [sp, #28]
 800c99a:	e7d7      	b.n	800c94c <_dtoa_r+0x254>
 800c99c:	3101      	adds	r1, #1
 800c99e:	0052      	lsls	r2, r2, #1
 800c9a0:	e7d8      	b.n	800c954 <_dtoa_r+0x25c>
 800c9a2:	bf00      	nop
 800c9a4:	f3af 8000 	nop.w
 800c9a8:	636f4361 	.word	0x636f4361
 800c9ac:	3fd287a7 	.word	0x3fd287a7
 800c9b0:	8b60c8b3 	.word	0x8b60c8b3
 800c9b4:	3fc68a28 	.word	0x3fc68a28
 800c9b8:	509f79fb 	.word	0x509f79fb
 800c9bc:	3fd34413 	.word	0x3fd34413
 800c9c0:	0801032a 	.word	0x0801032a
 800c9c4:	08010341 	.word	0x08010341
 800c9c8:	7ff00000 	.word	0x7ff00000
 800c9cc:	080102f2 	.word	0x080102f2
 800c9d0:	3ff80000 	.word	0x3ff80000
 800c9d4:	08010498 	.word	0x08010498
 800c9d8:	08010399 	.word	0x08010399
 800c9dc:	08010326 	.word	0x08010326
 800c9e0:	080102f1 	.word	0x080102f1
 800c9e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 800c9e8:	6018      	str	r0, [r3, #0]
 800c9ea:	9b07      	ldr	r3, [sp, #28]
 800c9ec:	2b0e      	cmp	r3, #14
 800c9ee:	f200 80a4 	bhi.w	800cb3a <_dtoa_r+0x442>
 800c9f2:	2c00      	cmp	r4, #0
 800c9f4:	f000 80a1 	beq.w	800cb3a <_dtoa_r+0x442>
 800c9f8:	2f00      	cmp	r7, #0
 800c9fa:	dd33      	ble.n	800ca64 <_dtoa_r+0x36c>
 800c9fc:	4bad      	ldr	r3, [pc, #692]	@ (800ccb4 <_dtoa_r+0x5bc>)
 800c9fe:	f007 020f 	and.w	r2, r7, #15
 800ca02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca06:	ed93 7b00 	vldr	d7, [r3]
 800ca0a:	05f8      	lsls	r0, r7, #23
 800ca0c:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ca10:	ea4f 1427 	mov.w	r4, r7, asr #4
 800ca14:	d516      	bpl.n	800ca44 <_dtoa_r+0x34c>
 800ca16:	4ba8      	ldr	r3, [pc, #672]	@ (800ccb8 <_dtoa_r+0x5c0>)
 800ca18:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ca20:	f7f3 ff34 	bl	800088c <__aeabi_ddiv>
 800ca24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ca28:	f004 040f 	and.w	r4, r4, #15
 800ca2c:	2603      	movs	r6, #3
 800ca2e:	4da2      	ldr	r5, [pc, #648]	@ (800ccb8 <_dtoa_r+0x5c0>)
 800ca30:	b954      	cbnz	r4, 800ca48 <_dtoa_r+0x350>
 800ca32:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca36:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ca3a:	f7f3 ff27 	bl	800088c <__aeabi_ddiv>
 800ca3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ca42:	e028      	b.n	800ca96 <_dtoa_r+0x39e>
 800ca44:	2602      	movs	r6, #2
 800ca46:	e7f2      	b.n	800ca2e <_dtoa_r+0x336>
 800ca48:	07e1      	lsls	r1, r4, #31
 800ca4a:	d508      	bpl.n	800ca5e <_dtoa_r+0x366>
 800ca4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ca50:	e9d5 2300 	ldrd	r2, r3, [r5]
 800ca54:	f7f3 fdf0 	bl	8000638 <__aeabi_dmul>
 800ca58:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ca5c:	3601      	adds	r6, #1
 800ca5e:	1064      	asrs	r4, r4, #1
 800ca60:	3508      	adds	r5, #8
 800ca62:	e7e5      	b.n	800ca30 <_dtoa_r+0x338>
 800ca64:	f000 80d2 	beq.w	800cc0c <_dtoa_r+0x514>
 800ca68:	427c      	negs	r4, r7
 800ca6a:	4b92      	ldr	r3, [pc, #584]	@ (800ccb4 <_dtoa_r+0x5bc>)
 800ca6c:	4d92      	ldr	r5, [pc, #584]	@ (800ccb8 <_dtoa_r+0x5c0>)
 800ca6e:	f004 020f 	and.w	r2, r4, #15
 800ca72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ca76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca7a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ca7e:	f7f3 fddb 	bl	8000638 <__aeabi_dmul>
 800ca82:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ca86:	1124      	asrs	r4, r4, #4
 800ca88:	2300      	movs	r3, #0
 800ca8a:	2602      	movs	r6, #2
 800ca8c:	2c00      	cmp	r4, #0
 800ca8e:	f040 80b2 	bne.w	800cbf6 <_dtoa_r+0x4fe>
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	d1d3      	bne.n	800ca3e <_dtoa_r+0x346>
 800ca96:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800ca98:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800ca9c:	2b00      	cmp	r3, #0
 800ca9e:	f000 80b7 	beq.w	800cc10 <_dtoa_r+0x518>
 800caa2:	4b86      	ldr	r3, [pc, #536]	@ (800ccbc <_dtoa_r+0x5c4>)
 800caa4:	2200      	movs	r2, #0
 800caa6:	4620      	mov	r0, r4
 800caa8:	4629      	mov	r1, r5
 800caaa:	f7f4 f837 	bl	8000b1c <__aeabi_dcmplt>
 800caae:	2800      	cmp	r0, #0
 800cab0:	f000 80ae 	beq.w	800cc10 <_dtoa_r+0x518>
 800cab4:	9b07      	ldr	r3, [sp, #28]
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	f000 80aa 	beq.w	800cc10 <_dtoa_r+0x518>
 800cabc:	9b00      	ldr	r3, [sp, #0]
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	dd37      	ble.n	800cb32 <_dtoa_r+0x43a>
 800cac2:	1e7b      	subs	r3, r7, #1
 800cac4:	9304      	str	r3, [sp, #16]
 800cac6:	4620      	mov	r0, r4
 800cac8:	4b7d      	ldr	r3, [pc, #500]	@ (800ccc0 <_dtoa_r+0x5c8>)
 800caca:	2200      	movs	r2, #0
 800cacc:	4629      	mov	r1, r5
 800cace:	f7f3 fdb3 	bl	8000638 <__aeabi_dmul>
 800cad2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cad6:	9c00      	ldr	r4, [sp, #0]
 800cad8:	3601      	adds	r6, #1
 800cada:	4630      	mov	r0, r6
 800cadc:	f7f3 fd42 	bl	8000564 <__aeabi_i2d>
 800cae0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cae4:	f7f3 fda8 	bl	8000638 <__aeabi_dmul>
 800cae8:	4b76      	ldr	r3, [pc, #472]	@ (800ccc4 <_dtoa_r+0x5cc>)
 800caea:	2200      	movs	r2, #0
 800caec:	f7f3 fbee 	bl	80002cc <__adddf3>
 800caf0:	4605      	mov	r5, r0
 800caf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800caf6:	2c00      	cmp	r4, #0
 800caf8:	f040 808d 	bne.w	800cc16 <_dtoa_r+0x51e>
 800cafc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb00:	4b71      	ldr	r3, [pc, #452]	@ (800ccc8 <_dtoa_r+0x5d0>)
 800cb02:	2200      	movs	r2, #0
 800cb04:	f7f3 fbe0 	bl	80002c8 <__aeabi_dsub>
 800cb08:	4602      	mov	r2, r0
 800cb0a:	460b      	mov	r3, r1
 800cb0c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cb10:	462a      	mov	r2, r5
 800cb12:	4633      	mov	r3, r6
 800cb14:	f7f4 f820 	bl	8000b58 <__aeabi_dcmpgt>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	f040 828b 	bne.w	800d034 <_dtoa_r+0x93c>
 800cb1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cb22:	462a      	mov	r2, r5
 800cb24:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800cb28:	f7f3 fff8 	bl	8000b1c <__aeabi_dcmplt>
 800cb2c:	2800      	cmp	r0, #0
 800cb2e:	f040 8128 	bne.w	800cd82 <_dtoa_r+0x68a>
 800cb32:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800cb36:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800cb3a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	f2c0 815a 	blt.w	800cdf6 <_dtoa_r+0x6fe>
 800cb42:	2f0e      	cmp	r7, #14
 800cb44:	f300 8157 	bgt.w	800cdf6 <_dtoa_r+0x6fe>
 800cb48:	4b5a      	ldr	r3, [pc, #360]	@ (800ccb4 <_dtoa_r+0x5bc>)
 800cb4a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800cb4e:	ed93 7b00 	vldr	d7, [r3]
 800cb52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	ed8d 7b00 	vstr	d7, [sp]
 800cb5a:	da03      	bge.n	800cb64 <_dtoa_r+0x46c>
 800cb5c:	9b07      	ldr	r3, [sp, #28]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	f340 8101 	ble.w	800cd66 <_dtoa_r+0x66e>
 800cb64:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800cb68:	4656      	mov	r6, sl
 800cb6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb6e:	4620      	mov	r0, r4
 800cb70:	4629      	mov	r1, r5
 800cb72:	f7f3 fe8b 	bl	800088c <__aeabi_ddiv>
 800cb76:	f7f4 f80f 	bl	8000b98 <__aeabi_d2iz>
 800cb7a:	4680      	mov	r8, r0
 800cb7c:	f7f3 fcf2 	bl	8000564 <__aeabi_i2d>
 800cb80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cb84:	f7f3 fd58 	bl	8000638 <__aeabi_dmul>
 800cb88:	4602      	mov	r2, r0
 800cb8a:	460b      	mov	r3, r1
 800cb8c:	4620      	mov	r0, r4
 800cb8e:	4629      	mov	r1, r5
 800cb90:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800cb94:	f7f3 fb98 	bl	80002c8 <__aeabi_dsub>
 800cb98:	f806 4b01 	strb.w	r4, [r6], #1
 800cb9c:	9d07      	ldr	r5, [sp, #28]
 800cb9e:	eba6 040a 	sub.w	r4, r6, sl
 800cba2:	42a5      	cmp	r5, r4
 800cba4:	4602      	mov	r2, r0
 800cba6:	460b      	mov	r3, r1
 800cba8:	f040 8117 	bne.w	800cdda <_dtoa_r+0x6e2>
 800cbac:	f7f3 fb8e 	bl	80002cc <__adddf3>
 800cbb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbb4:	4604      	mov	r4, r0
 800cbb6:	460d      	mov	r5, r1
 800cbb8:	f7f3 ffce 	bl	8000b58 <__aeabi_dcmpgt>
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	f040 80f9 	bne.w	800cdb4 <_dtoa_r+0x6bc>
 800cbc2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cbc6:	4620      	mov	r0, r4
 800cbc8:	4629      	mov	r1, r5
 800cbca:	f7f3 ff9d 	bl	8000b08 <__aeabi_dcmpeq>
 800cbce:	b118      	cbz	r0, 800cbd8 <_dtoa_r+0x4e0>
 800cbd0:	f018 0f01 	tst.w	r8, #1
 800cbd4:	f040 80ee 	bne.w	800cdb4 <_dtoa_r+0x6bc>
 800cbd8:	4649      	mov	r1, r9
 800cbda:	4658      	mov	r0, fp
 800cbdc:	f000 ffdc 	bl	800db98 <_Bfree>
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	7033      	strb	r3, [r6, #0]
 800cbe4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cbe6:	3701      	adds	r7, #1
 800cbe8:	601f      	str	r7, [r3, #0]
 800cbea:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	f000 831d 	beq.w	800d22c <_dtoa_r+0xb34>
 800cbf2:	601e      	str	r6, [r3, #0]
 800cbf4:	e31a      	b.n	800d22c <_dtoa_r+0xb34>
 800cbf6:	07e2      	lsls	r2, r4, #31
 800cbf8:	d505      	bpl.n	800cc06 <_dtoa_r+0x50e>
 800cbfa:	e9d5 2300 	ldrd	r2, r3, [r5]
 800cbfe:	f7f3 fd1b 	bl	8000638 <__aeabi_dmul>
 800cc02:	3601      	adds	r6, #1
 800cc04:	2301      	movs	r3, #1
 800cc06:	1064      	asrs	r4, r4, #1
 800cc08:	3508      	adds	r5, #8
 800cc0a:	e73f      	b.n	800ca8c <_dtoa_r+0x394>
 800cc0c:	2602      	movs	r6, #2
 800cc0e:	e742      	b.n	800ca96 <_dtoa_r+0x39e>
 800cc10:	9c07      	ldr	r4, [sp, #28]
 800cc12:	9704      	str	r7, [sp, #16]
 800cc14:	e761      	b.n	800cada <_dtoa_r+0x3e2>
 800cc16:	4b27      	ldr	r3, [pc, #156]	@ (800ccb4 <_dtoa_r+0x5bc>)
 800cc18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cc1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800cc1e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800cc22:	4454      	add	r4, sl
 800cc24:	2900      	cmp	r1, #0
 800cc26:	d053      	beq.n	800ccd0 <_dtoa_r+0x5d8>
 800cc28:	4928      	ldr	r1, [pc, #160]	@ (800cccc <_dtoa_r+0x5d4>)
 800cc2a:	2000      	movs	r0, #0
 800cc2c:	f7f3 fe2e 	bl	800088c <__aeabi_ddiv>
 800cc30:	4633      	mov	r3, r6
 800cc32:	462a      	mov	r2, r5
 800cc34:	f7f3 fb48 	bl	80002c8 <__aeabi_dsub>
 800cc38:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cc3c:	4656      	mov	r6, sl
 800cc3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc42:	f7f3 ffa9 	bl	8000b98 <__aeabi_d2iz>
 800cc46:	4605      	mov	r5, r0
 800cc48:	f7f3 fc8c 	bl	8000564 <__aeabi_i2d>
 800cc4c:	4602      	mov	r2, r0
 800cc4e:	460b      	mov	r3, r1
 800cc50:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cc54:	f7f3 fb38 	bl	80002c8 <__aeabi_dsub>
 800cc58:	3530      	adds	r5, #48	@ 0x30
 800cc5a:	4602      	mov	r2, r0
 800cc5c:	460b      	mov	r3, r1
 800cc5e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cc62:	f806 5b01 	strb.w	r5, [r6], #1
 800cc66:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cc6a:	f7f3 ff57 	bl	8000b1c <__aeabi_dcmplt>
 800cc6e:	2800      	cmp	r0, #0
 800cc70:	d171      	bne.n	800cd56 <_dtoa_r+0x65e>
 800cc72:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cc76:	4911      	ldr	r1, [pc, #68]	@ (800ccbc <_dtoa_r+0x5c4>)
 800cc78:	2000      	movs	r0, #0
 800cc7a:	f7f3 fb25 	bl	80002c8 <__aeabi_dsub>
 800cc7e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cc82:	f7f3 ff4b 	bl	8000b1c <__aeabi_dcmplt>
 800cc86:	2800      	cmp	r0, #0
 800cc88:	f040 8095 	bne.w	800cdb6 <_dtoa_r+0x6be>
 800cc8c:	42a6      	cmp	r6, r4
 800cc8e:	f43f af50 	beq.w	800cb32 <_dtoa_r+0x43a>
 800cc92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cc96:	4b0a      	ldr	r3, [pc, #40]	@ (800ccc0 <_dtoa_r+0x5c8>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	f7f3 fccd 	bl	8000638 <__aeabi_dmul>
 800cc9e:	4b08      	ldr	r3, [pc, #32]	@ (800ccc0 <_dtoa_r+0x5c8>)
 800cca0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800cca4:	2200      	movs	r2, #0
 800cca6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccaa:	f7f3 fcc5 	bl	8000638 <__aeabi_dmul>
 800ccae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ccb2:	e7c4      	b.n	800cc3e <_dtoa_r+0x546>
 800ccb4:	08010498 	.word	0x08010498
 800ccb8:	08010470 	.word	0x08010470
 800ccbc:	3ff00000 	.word	0x3ff00000
 800ccc0:	40240000 	.word	0x40240000
 800ccc4:	401c0000 	.word	0x401c0000
 800ccc8:	40140000 	.word	0x40140000
 800cccc:	3fe00000 	.word	0x3fe00000
 800ccd0:	4631      	mov	r1, r6
 800ccd2:	4628      	mov	r0, r5
 800ccd4:	f7f3 fcb0 	bl	8000638 <__aeabi_dmul>
 800ccd8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800ccdc:	9415      	str	r4, [sp, #84]	@ 0x54
 800ccde:	4656      	mov	r6, sl
 800cce0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cce4:	f7f3 ff58 	bl	8000b98 <__aeabi_d2iz>
 800cce8:	4605      	mov	r5, r0
 800ccea:	f7f3 fc3b 	bl	8000564 <__aeabi_i2d>
 800ccee:	4602      	mov	r2, r0
 800ccf0:	460b      	mov	r3, r1
 800ccf2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ccf6:	f7f3 fae7 	bl	80002c8 <__aeabi_dsub>
 800ccfa:	3530      	adds	r5, #48	@ 0x30
 800ccfc:	f806 5b01 	strb.w	r5, [r6], #1
 800cd00:	4602      	mov	r2, r0
 800cd02:	460b      	mov	r3, r1
 800cd04:	42a6      	cmp	r6, r4
 800cd06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800cd0a:	f04f 0200 	mov.w	r2, #0
 800cd0e:	d124      	bne.n	800cd5a <_dtoa_r+0x662>
 800cd10:	4bac      	ldr	r3, [pc, #688]	@ (800cfc4 <_dtoa_r+0x8cc>)
 800cd12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800cd16:	f7f3 fad9 	bl	80002cc <__adddf3>
 800cd1a:	4602      	mov	r2, r0
 800cd1c:	460b      	mov	r3, r1
 800cd1e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd22:	f7f3 ff19 	bl	8000b58 <__aeabi_dcmpgt>
 800cd26:	2800      	cmp	r0, #0
 800cd28:	d145      	bne.n	800cdb6 <_dtoa_r+0x6be>
 800cd2a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800cd2e:	49a5      	ldr	r1, [pc, #660]	@ (800cfc4 <_dtoa_r+0x8cc>)
 800cd30:	2000      	movs	r0, #0
 800cd32:	f7f3 fac9 	bl	80002c8 <__aeabi_dsub>
 800cd36:	4602      	mov	r2, r0
 800cd38:	460b      	mov	r3, r1
 800cd3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cd3e:	f7f3 feed 	bl	8000b1c <__aeabi_dcmplt>
 800cd42:	2800      	cmp	r0, #0
 800cd44:	f43f aef5 	beq.w	800cb32 <_dtoa_r+0x43a>
 800cd48:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800cd4a:	1e73      	subs	r3, r6, #1
 800cd4c:	9315      	str	r3, [sp, #84]	@ 0x54
 800cd4e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cd52:	2b30      	cmp	r3, #48	@ 0x30
 800cd54:	d0f8      	beq.n	800cd48 <_dtoa_r+0x650>
 800cd56:	9f04      	ldr	r7, [sp, #16]
 800cd58:	e73e      	b.n	800cbd8 <_dtoa_r+0x4e0>
 800cd5a:	4b9b      	ldr	r3, [pc, #620]	@ (800cfc8 <_dtoa_r+0x8d0>)
 800cd5c:	f7f3 fc6c 	bl	8000638 <__aeabi_dmul>
 800cd60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cd64:	e7bc      	b.n	800cce0 <_dtoa_r+0x5e8>
 800cd66:	d10c      	bne.n	800cd82 <_dtoa_r+0x68a>
 800cd68:	4b98      	ldr	r3, [pc, #608]	@ (800cfcc <_dtoa_r+0x8d4>)
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cd70:	f7f3 fc62 	bl	8000638 <__aeabi_dmul>
 800cd74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cd78:	f7f3 fee4 	bl	8000b44 <__aeabi_dcmpge>
 800cd7c:	2800      	cmp	r0, #0
 800cd7e:	f000 8157 	beq.w	800d030 <_dtoa_r+0x938>
 800cd82:	2400      	movs	r4, #0
 800cd84:	4625      	mov	r5, r4
 800cd86:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800cd88:	43db      	mvns	r3, r3
 800cd8a:	9304      	str	r3, [sp, #16]
 800cd8c:	4656      	mov	r6, sl
 800cd8e:	2700      	movs	r7, #0
 800cd90:	4621      	mov	r1, r4
 800cd92:	4658      	mov	r0, fp
 800cd94:	f000 ff00 	bl	800db98 <_Bfree>
 800cd98:	2d00      	cmp	r5, #0
 800cd9a:	d0dc      	beq.n	800cd56 <_dtoa_r+0x65e>
 800cd9c:	b12f      	cbz	r7, 800cdaa <_dtoa_r+0x6b2>
 800cd9e:	42af      	cmp	r7, r5
 800cda0:	d003      	beq.n	800cdaa <_dtoa_r+0x6b2>
 800cda2:	4639      	mov	r1, r7
 800cda4:	4658      	mov	r0, fp
 800cda6:	f000 fef7 	bl	800db98 <_Bfree>
 800cdaa:	4629      	mov	r1, r5
 800cdac:	4658      	mov	r0, fp
 800cdae:	f000 fef3 	bl	800db98 <_Bfree>
 800cdb2:	e7d0      	b.n	800cd56 <_dtoa_r+0x65e>
 800cdb4:	9704      	str	r7, [sp, #16]
 800cdb6:	4633      	mov	r3, r6
 800cdb8:	461e      	mov	r6, r3
 800cdba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cdbe:	2a39      	cmp	r2, #57	@ 0x39
 800cdc0:	d107      	bne.n	800cdd2 <_dtoa_r+0x6da>
 800cdc2:	459a      	cmp	sl, r3
 800cdc4:	d1f8      	bne.n	800cdb8 <_dtoa_r+0x6c0>
 800cdc6:	9a04      	ldr	r2, [sp, #16]
 800cdc8:	3201      	adds	r2, #1
 800cdca:	9204      	str	r2, [sp, #16]
 800cdcc:	2230      	movs	r2, #48	@ 0x30
 800cdce:	f88a 2000 	strb.w	r2, [sl]
 800cdd2:	781a      	ldrb	r2, [r3, #0]
 800cdd4:	3201      	adds	r2, #1
 800cdd6:	701a      	strb	r2, [r3, #0]
 800cdd8:	e7bd      	b.n	800cd56 <_dtoa_r+0x65e>
 800cdda:	4b7b      	ldr	r3, [pc, #492]	@ (800cfc8 <_dtoa_r+0x8d0>)
 800cddc:	2200      	movs	r2, #0
 800cdde:	f7f3 fc2b 	bl	8000638 <__aeabi_dmul>
 800cde2:	2200      	movs	r2, #0
 800cde4:	2300      	movs	r3, #0
 800cde6:	4604      	mov	r4, r0
 800cde8:	460d      	mov	r5, r1
 800cdea:	f7f3 fe8d 	bl	8000b08 <__aeabi_dcmpeq>
 800cdee:	2800      	cmp	r0, #0
 800cdf0:	f43f aebb 	beq.w	800cb6a <_dtoa_r+0x472>
 800cdf4:	e6f0      	b.n	800cbd8 <_dtoa_r+0x4e0>
 800cdf6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800cdf8:	2a00      	cmp	r2, #0
 800cdfa:	f000 80db 	beq.w	800cfb4 <_dtoa_r+0x8bc>
 800cdfe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ce00:	2a01      	cmp	r2, #1
 800ce02:	f300 80bf 	bgt.w	800cf84 <_dtoa_r+0x88c>
 800ce06:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800ce08:	2a00      	cmp	r2, #0
 800ce0a:	f000 80b7 	beq.w	800cf7c <_dtoa_r+0x884>
 800ce0e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ce12:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800ce14:	4646      	mov	r6, r8
 800ce16:	9a08      	ldr	r2, [sp, #32]
 800ce18:	2101      	movs	r1, #1
 800ce1a:	441a      	add	r2, r3
 800ce1c:	4658      	mov	r0, fp
 800ce1e:	4498      	add	r8, r3
 800ce20:	9208      	str	r2, [sp, #32]
 800ce22:	f000 ffb7 	bl	800dd94 <__i2b>
 800ce26:	4605      	mov	r5, r0
 800ce28:	b15e      	cbz	r6, 800ce42 <_dtoa_r+0x74a>
 800ce2a:	9b08      	ldr	r3, [sp, #32]
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	dd08      	ble.n	800ce42 <_dtoa_r+0x74a>
 800ce30:	42b3      	cmp	r3, r6
 800ce32:	9a08      	ldr	r2, [sp, #32]
 800ce34:	bfa8      	it	ge
 800ce36:	4633      	movge	r3, r6
 800ce38:	eba8 0803 	sub.w	r8, r8, r3
 800ce3c:	1af6      	subs	r6, r6, r3
 800ce3e:	1ad3      	subs	r3, r2, r3
 800ce40:	9308      	str	r3, [sp, #32]
 800ce42:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce44:	b1f3      	cbz	r3, 800ce84 <_dtoa_r+0x78c>
 800ce46:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ce48:	2b00      	cmp	r3, #0
 800ce4a:	f000 80b7 	beq.w	800cfbc <_dtoa_r+0x8c4>
 800ce4e:	b18c      	cbz	r4, 800ce74 <_dtoa_r+0x77c>
 800ce50:	4629      	mov	r1, r5
 800ce52:	4622      	mov	r2, r4
 800ce54:	4658      	mov	r0, fp
 800ce56:	f001 f85d 	bl	800df14 <__pow5mult>
 800ce5a:	464a      	mov	r2, r9
 800ce5c:	4601      	mov	r1, r0
 800ce5e:	4605      	mov	r5, r0
 800ce60:	4658      	mov	r0, fp
 800ce62:	f000 ffad 	bl	800ddc0 <__multiply>
 800ce66:	4649      	mov	r1, r9
 800ce68:	9004      	str	r0, [sp, #16]
 800ce6a:	4658      	mov	r0, fp
 800ce6c:	f000 fe94 	bl	800db98 <_Bfree>
 800ce70:	9b04      	ldr	r3, [sp, #16]
 800ce72:	4699      	mov	r9, r3
 800ce74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce76:	1b1a      	subs	r2, r3, r4
 800ce78:	d004      	beq.n	800ce84 <_dtoa_r+0x78c>
 800ce7a:	4649      	mov	r1, r9
 800ce7c:	4658      	mov	r0, fp
 800ce7e:	f001 f849 	bl	800df14 <__pow5mult>
 800ce82:	4681      	mov	r9, r0
 800ce84:	2101      	movs	r1, #1
 800ce86:	4658      	mov	r0, fp
 800ce88:	f000 ff84 	bl	800dd94 <__i2b>
 800ce8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce8e:	4604      	mov	r4, r0
 800ce90:	2b00      	cmp	r3, #0
 800ce92:	f000 81cf 	beq.w	800d234 <_dtoa_r+0xb3c>
 800ce96:	461a      	mov	r2, r3
 800ce98:	4601      	mov	r1, r0
 800ce9a:	4658      	mov	r0, fp
 800ce9c:	f001 f83a 	bl	800df14 <__pow5mult>
 800cea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cea2:	2b01      	cmp	r3, #1
 800cea4:	4604      	mov	r4, r0
 800cea6:	f300 8095 	bgt.w	800cfd4 <_dtoa_r+0x8dc>
 800ceaa:	9b02      	ldr	r3, [sp, #8]
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	f040 8087 	bne.w	800cfc0 <_dtoa_r+0x8c8>
 800ceb2:	9b03      	ldr	r3, [sp, #12]
 800ceb4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	f040 8089 	bne.w	800cfd0 <_dtoa_r+0x8d8>
 800cebe:	9b03      	ldr	r3, [sp, #12]
 800cec0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800cec4:	0d1b      	lsrs	r3, r3, #20
 800cec6:	051b      	lsls	r3, r3, #20
 800cec8:	b12b      	cbz	r3, 800ced6 <_dtoa_r+0x7de>
 800ceca:	9b08      	ldr	r3, [sp, #32]
 800cecc:	3301      	adds	r3, #1
 800cece:	9308      	str	r3, [sp, #32]
 800ced0:	f108 0801 	add.w	r8, r8, #1
 800ced4:	2301      	movs	r3, #1
 800ced6:	930a      	str	r3, [sp, #40]	@ 0x28
 800ced8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ceda:	2b00      	cmp	r3, #0
 800cedc:	f000 81b0 	beq.w	800d240 <_dtoa_r+0xb48>
 800cee0:	6923      	ldr	r3, [r4, #16]
 800cee2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cee6:	6918      	ldr	r0, [r3, #16]
 800cee8:	f000 ff08 	bl	800dcfc <__hi0bits>
 800ceec:	f1c0 0020 	rsb	r0, r0, #32
 800cef0:	9b08      	ldr	r3, [sp, #32]
 800cef2:	4418      	add	r0, r3
 800cef4:	f010 001f 	ands.w	r0, r0, #31
 800cef8:	d077      	beq.n	800cfea <_dtoa_r+0x8f2>
 800cefa:	f1c0 0320 	rsb	r3, r0, #32
 800cefe:	2b04      	cmp	r3, #4
 800cf00:	dd6b      	ble.n	800cfda <_dtoa_r+0x8e2>
 800cf02:	9b08      	ldr	r3, [sp, #32]
 800cf04:	f1c0 001c 	rsb	r0, r0, #28
 800cf08:	4403      	add	r3, r0
 800cf0a:	4480      	add	r8, r0
 800cf0c:	4406      	add	r6, r0
 800cf0e:	9308      	str	r3, [sp, #32]
 800cf10:	f1b8 0f00 	cmp.w	r8, #0
 800cf14:	dd05      	ble.n	800cf22 <_dtoa_r+0x82a>
 800cf16:	4649      	mov	r1, r9
 800cf18:	4642      	mov	r2, r8
 800cf1a:	4658      	mov	r0, fp
 800cf1c:	f001 f854 	bl	800dfc8 <__lshift>
 800cf20:	4681      	mov	r9, r0
 800cf22:	9b08      	ldr	r3, [sp, #32]
 800cf24:	2b00      	cmp	r3, #0
 800cf26:	dd05      	ble.n	800cf34 <_dtoa_r+0x83c>
 800cf28:	4621      	mov	r1, r4
 800cf2a:	461a      	mov	r2, r3
 800cf2c:	4658      	mov	r0, fp
 800cf2e:	f001 f84b 	bl	800dfc8 <__lshift>
 800cf32:	4604      	mov	r4, r0
 800cf34:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d059      	beq.n	800cfee <_dtoa_r+0x8f6>
 800cf3a:	4621      	mov	r1, r4
 800cf3c:	4648      	mov	r0, r9
 800cf3e:	f001 f8af 	bl	800e0a0 <__mcmp>
 800cf42:	2800      	cmp	r0, #0
 800cf44:	da53      	bge.n	800cfee <_dtoa_r+0x8f6>
 800cf46:	1e7b      	subs	r3, r7, #1
 800cf48:	9304      	str	r3, [sp, #16]
 800cf4a:	4649      	mov	r1, r9
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	220a      	movs	r2, #10
 800cf50:	4658      	mov	r0, fp
 800cf52:	f000 fe43 	bl	800dbdc <__multadd>
 800cf56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800cf58:	4681      	mov	r9, r0
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	f000 8172 	beq.w	800d244 <_dtoa_r+0xb4c>
 800cf60:	2300      	movs	r3, #0
 800cf62:	4629      	mov	r1, r5
 800cf64:	220a      	movs	r2, #10
 800cf66:	4658      	mov	r0, fp
 800cf68:	f000 fe38 	bl	800dbdc <__multadd>
 800cf6c:	9b00      	ldr	r3, [sp, #0]
 800cf6e:	2b00      	cmp	r3, #0
 800cf70:	4605      	mov	r5, r0
 800cf72:	dc67      	bgt.n	800d044 <_dtoa_r+0x94c>
 800cf74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf76:	2b02      	cmp	r3, #2
 800cf78:	dc41      	bgt.n	800cffe <_dtoa_r+0x906>
 800cf7a:	e063      	b.n	800d044 <_dtoa_r+0x94c>
 800cf7c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800cf7e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800cf82:	e746      	b.n	800ce12 <_dtoa_r+0x71a>
 800cf84:	9b07      	ldr	r3, [sp, #28]
 800cf86:	1e5c      	subs	r4, r3, #1
 800cf88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cf8a:	42a3      	cmp	r3, r4
 800cf8c:	bfbf      	itttt	lt
 800cf8e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800cf90:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800cf92:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800cf94:	1ae3      	sublt	r3, r4, r3
 800cf96:	bfb4      	ite	lt
 800cf98:	18d2      	addlt	r2, r2, r3
 800cf9a:	1b1c      	subge	r4, r3, r4
 800cf9c:	9b07      	ldr	r3, [sp, #28]
 800cf9e:	bfbc      	itt	lt
 800cfa0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800cfa2:	2400      	movlt	r4, #0
 800cfa4:	2b00      	cmp	r3, #0
 800cfa6:	bfb5      	itete	lt
 800cfa8:	eba8 0603 	sublt.w	r6, r8, r3
 800cfac:	9b07      	ldrge	r3, [sp, #28]
 800cfae:	2300      	movlt	r3, #0
 800cfb0:	4646      	movge	r6, r8
 800cfb2:	e730      	b.n	800ce16 <_dtoa_r+0x71e>
 800cfb4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800cfb6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800cfb8:	4646      	mov	r6, r8
 800cfba:	e735      	b.n	800ce28 <_dtoa_r+0x730>
 800cfbc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cfbe:	e75c      	b.n	800ce7a <_dtoa_r+0x782>
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	e788      	b.n	800ced6 <_dtoa_r+0x7de>
 800cfc4:	3fe00000 	.word	0x3fe00000
 800cfc8:	40240000 	.word	0x40240000
 800cfcc:	40140000 	.word	0x40140000
 800cfd0:	9b02      	ldr	r3, [sp, #8]
 800cfd2:	e780      	b.n	800ced6 <_dtoa_r+0x7de>
 800cfd4:	2300      	movs	r3, #0
 800cfd6:	930a      	str	r3, [sp, #40]	@ 0x28
 800cfd8:	e782      	b.n	800cee0 <_dtoa_r+0x7e8>
 800cfda:	d099      	beq.n	800cf10 <_dtoa_r+0x818>
 800cfdc:	9a08      	ldr	r2, [sp, #32]
 800cfde:	331c      	adds	r3, #28
 800cfe0:	441a      	add	r2, r3
 800cfe2:	4498      	add	r8, r3
 800cfe4:	441e      	add	r6, r3
 800cfe6:	9208      	str	r2, [sp, #32]
 800cfe8:	e792      	b.n	800cf10 <_dtoa_r+0x818>
 800cfea:	4603      	mov	r3, r0
 800cfec:	e7f6      	b.n	800cfdc <_dtoa_r+0x8e4>
 800cfee:	9b07      	ldr	r3, [sp, #28]
 800cff0:	9704      	str	r7, [sp, #16]
 800cff2:	2b00      	cmp	r3, #0
 800cff4:	dc20      	bgt.n	800d038 <_dtoa_r+0x940>
 800cff6:	9300      	str	r3, [sp, #0]
 800cff8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cffa:	2b02      	cmp	r3, #2
 800cffc:	dd1e      	ble.n	800d03c <_dtoa_r+0x944>
 800cffe:	9b00      	ldr	r3, [sp, #0]
 800d000:	2b00      	cmp	r3, #0
 800d002:	f47f aec0 	bne.w	800cd86 <_dtoa_r+0x68e>
 800d006:	4621      	mov	r1, r4
 800d008:	2205      	movs	r2, #5
 800d00a:	4658      	mov	r0, fp
 800d00c:	f000 fde6 	bl	800dbdc <__multadd>
 800d010:	4601      	mov	r1, r0
 800d012:	4604      	mov	r4, r0
 800d014:	4648      	mov	r0, r9
 800d016:	f001 f843 	bl	800e0a0 <__mcmp>
 800d01a:	2800      	cmp	r0, #0
 800d01c:	f77f aeb3 	ble.w	800cd86 <_dtoa_r+0x68e>
 800d020:	4656      	mov	r6, sl
 800d022:	2331      	movs	r3, #49	@ 0x31
 800d024:	f806 3b01 	strb.w	r3, [r6], #1
 800d028:	9b04      	ldr	r3, [sp, #16]
 800d02a:	3301      	adds	r3, #1
 800d02c:	9304      	str	r3, [sp, #16]
 800d02e:	e6ae      	b.n	800cd8e <_dtoa_r+0x696>
 800d030:	9c07      	ldr	r4, [sp, #28]
 800d032:	9704      	str	r7, [sp, #16]
 800d034:	4625      	mov	r5, r4
 800d036:	e7f3      	b.n	800d020 <_dtoa_r+0x928>
 800d038:	9b07      	ldr	r3, [sp, #28]
 800d03a:	9300      	str	r3, [sp, #0]
 800d03c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d03e:	2b00      	cmp	r3, #0
 800d040:	f000 8104 	beq.w	800d24c <_dtoa_r+0xb54>
 800d044:	2e00      	cmp	r6, #0
 800d046:	dd05      	ble.n	800d054 <_dtoa_r+0x95c>
 800d048:	4629      	mov	r1, r5
 800d04a:	4632      	mov	r2, r6
 800d04c:	4658      	mov	r0, fp
 800d04e:	f000 ffbb 	bl	800dfc8 <__lshift>
 800d052:	4605      	mov	r5, r0
 800d054:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d056:	2b00      	cmp	r3, #0
 800d058:	d05a      	beq.n	800d110 <_dtoa_r+0xa18>
 800d05a:	6869      	ldr	r1, [r5, #4]
 800d05c:	4658      	mov	r0, fp
 800d05e:	f000 fd5b 	bl	800db18 <_Balloc>
 800d062:	4606      	mov	r6, r0
 800d064:	b928      	cbnz	r0, 800d072 <_dtoa_r+0x97a>
 800d066:	4b84      	ldr	r3, [pc, #528]	@ (800d278 <_dtoa_r+0xb80>)
 800d068:	4602      	mov	r2, r0
 800d06a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d06e:	f7ff bb5a 	b.w	800c726 <_dtoa_r+0x2e>
 800d072:	692a      	ldr	r2, [r5, #16]
 800d074:	3202      	adds	r2, #2
 800d076:	0092      	lsls	r2, r2, #2
 800d078:	f105 010c 	add.w	r1, r5, #12
 800d07c:	300c      	adds	r0, #12
 800d07e:	f7ff fa9c 	bl	800c5ba <memcpy>
 800d082:	2201      	movs	r2, #1
 800d084:	4631      	mov	r1, r6
 800d086:	4658      	mov	r0, fp
 800d088:	f000 ff9e 	bl	800dfc8 <__lshift>
 800d08c:	f10a 0301 	add.w	r3, sl, #1
 800d090:	9307      	str	r3, [sp, #28]
 800d092:	9b00      	ldr	r3, [sp, #0]
 800d094:	4453      	add	r3, sl
 800d096:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d098:	9b02      	ldr	r3, [sp, #8]
 800d09a:	f003 0301 	and.w	r3, r3, #1
 800d09e:	462f      	mov	r7, r5
 800d0a0:	930a      	str	r3, [sp, #40]	@ 0x28
 800d0a2:	4605      	mov	r5, r0
 800d0a4:	9b07      	ldr	r3, [sp, #28]
 800d0a6:	4621      	mov	r1, r4
 800d0a8:	3b01      	subs	r3, #1
 800d0aa:	4648      	mov	r0, r9
 800d0ac:	9300      	str	r3, [sp, #0]
 800d0ae:	f7ff fa9b 	bl	800c5e8 <quorem>
 800d0b2:	4639      	mov	r1, r7
 800d0b4:	9002      	str	r0, [sp, #8]
 800d0b6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d0ba:	4648      	mov	r0, r9
 800d0bc:	f000 fff0 	bl	800e0a0 <__mcmp>
 800d0c0:	462a      	mov	r2, r5
 800d0c2:	9008      	str	r0, [sp, #32]
 800d0c4:	4621      	mov	r1, r4
 800d0c6:	4658      	mov	r0, fp
 800d0c8:	f001 f806 	bl	800e0d8 <__mdiff>
 800d0cc:	68c2      	ldr	r2, [r0, #12]
 800d0ce:	4606      	mov	r6, r0
 800d0d0:	bb02      	cbnz	r2, 800d114 <_dtoa_r+0xa1c>
 800d0d2:	4601      	mov	r1, r0
 800d0d4:	4648      	mov	r0, r9
 800d0d6:	f000 ffe3 	bl	800e0a0 <__mcmp>
 800d0da:	4602      	mov	r2, r0
 800d0dc:	4631      	mov	r1, r6
 800d0de:	4658      	mov	r0, fp
 800d0e0:	920e      	str	r2, [sp, #56]	@ 0x38
 800d0e2:	f000 fd59 	bl	800db98 <_Bfree>
 800d0e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0e8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d0ea:	9e07      	ldr	r6, [sp, #28]
 800d0ec:	ea43 0102 	orr.w	r1, r3, r2
 800d0f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d0f2:	4319      	orrs	r1, r3
 800d0f4:	d110      	bne.n	800d118 <_dtoa_r+0xa20>
 800d0f6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d0fa:	d029      	beq.n	800d150 <_dtoa_r+0xa58>
 800d0fc:	9b08      	ldr	r3, [sp, #32]
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	dd02      	ble.n	800d108 <_dtoa_r+0xa10>
 800d102:	9b02      	ldr	r3, [sp, #8]
 800d104:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800d108:	9b00      	ldr	r3, [sp, #0]
 800d10a:	f883 8000 	strb.w	r8, [r3]
 800d10e:	e63f      	b.n	800cd90 <_dtoa_r+0x698>
 800d110:	4628      	mov	r0, r5
 800d112:	e7bb      	b.n	800d08c <_dtoa_r+0x994>
 800d114:	2201      	movs	r2, #1
 800d116:	e7e1      	b.n	800d0dc <_dtoa_r+0x9e4>
 800d118:	9b08      	ldr	r3, [sp, #32]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	db04      	blt.n	800d128 <_dtoa_r+0xa30>
 800d11e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d120:	430b      	orrs	r3, r1
 800d122:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d124:	430b      	orrs	r3, r1
 800d126:	d120      	bne.n	800d16a <_dtoa_r+0xa72>
 800d128:	2a00      	cmp	r2, #0
 800d12a:	dded      	ble.n	800d108 <_dtoa_r+0xa10>
 800d12c:	4649      	mov	r1, r9
 800d12e:	2201      	movs	r2, #1
 800d130:	4658      	mov	r0, fp
 800d132:	f000 ff49 	bl	800dfc8 <__lshift>
 800d136:	4621      	mov	r1, r4
 800d138:	4681      	mov	r9, r0
 800d13a:	f000 ffb1 	bl	800e0a0 <__mcmp>
 800d13e:	2800      	cmp	r0, #0
 800d140:	dc03      	bgt.n	800d14a <_dtoa_r+0xa52>
 800d142:	d1e1      	bne.n	800d108 <_dtoa_r+0xa10>
 800d144:	f018 0f01 	tst.w	r8, #1
 800d148:	d0de      	beq.n	800d108 <_dtoa_r+0xa10>
 800d14a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d14e:	d1d8      	bne.n	800d102 <_dtoa_r+0xa0a>
 800d150:	9a00      	ldr	r2, [sp, #0]
 800d152:	2339      	movs	r3, #57	@ 0x39
 800d154:	7013      	strb	r3, [r2, #0]
 800d156:	4633      	mov	r3, r6
 800d158:	461e      	mov	r6, r3
 800d15a:	3b01      	subs	r3, #1
 800d15c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d160:	2a39      	cmp	r2, #57	@ 0x39
 800d162:	d052      	beq.n	800d20a <_dtoa_r+0xb12>
 800d164:	3201      	adds	r2, #1
 800d166:	701a      	strb	r2, [r3, #0]
 800d168:	e612      	b.n	800cd90 <_dtoa_r+0x698>
 800d16a:	2a00      	cmp	r2, #0
 800d16c:	dd07      	ble.n	800d17e <_dtoa_r+0xa86>
 800d16e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800d172:	d0ed      	beq.n	800d150 <_dtoa_r+0xa58>
 800d174:	9a00      	ldr	r2, [sp, #0]
 800d176:	f108 0301 	add.w	r3, r8, #1
 800d17a:	7013      	strb	r3, [r2, #0]
 800d17c:	e608      	b.n	800cd90 <_dtoa_r+0x698>
 800d17e:	9b07      	ldr	r3, [sp, #28]
 800d180:	9a07      	ldr	r2, [sp, #28]
 800d182:	f803 8c01 	strb.w	r8, [r3, #-1]
 800d186:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d188:	4293      	cmp	r3, r2
 800d18a:	d028      	beq.n	800d1de <_dtoa_r+0xae6>
 800d18c:	4649      	mov	r1, r9
 800d18e:	2300      	movs	r3, #0
 800d190:	220a      	movs	r2, #10
 800d192:	4658      	mov	r0, fp
 800d194:	f000 fd22 	bl	800dbdc <__multadd>
 800d198:	42af      	cmp	r7, r5
 800d19a:	4681      	mov	r9, r0
 800d19c:	f04f 0300 	mov.w	r3, #0
 800d1a0:	f04f 020a 	mov.w	r2, #10
 800d1a4:	4639      	mov	r1, r7
 800d1a6:	4658      	mov	r0, fp
 800d1a8:	d107      	bne.n	800d1ba <_dtoa_r+0xac2>
 800d1aa:	f000 fd17 	bl	800dbdc <__multadd>
 800d1ae:	4607      	mov	r7, r0
 800d1b0:	4605      	mov	r5, r0
 800d1b2:	9b07      	ldr	r3, [sp, #28]
 800d1b4:	3301      	adds	r3, #1
 800d1b6:	9307      	str	r3, [sp, #28]
 800d1b8:	e774      	b.n	800d0a4 <_dtoa_r+0x9ac>
 800d1ba:	f000 fd0f 	bl	800dbdc <__multadd>
 800d1be:	4629      	mov	r1, r5
 800d1c0:	4607      	mov	r7, r0
 800d1c2:	2300      	movs	r3, #0
 800d1c4:	220a      	movs	r2, #10
 800d1c6:	4658      	mov	r0, fp
 800d1c8:	f000 fd08 	bl	800dbdc <__multadd>
 800d1cc:	4605      	mov	r5, r0
 800d1ce:	e7f0      	b.n	800d1b2 <_dtoa_r+0xaba>
 800d1d0:	9b00      	ldr	r3, [sp, #0]
 800d1d2:	2b00      	cmp	r3, #0
 800d1d4:	bfcc      	ite	gt
 800d1d6:	461e      	movgt	r6, r3
 800d1d8:	2601      	movle	r6, #1
 800d1da:	4456      	add	r6, sl
 800d1dc:	2700      	movs	r7, #0
 800d1de:	4649      	mov	r1, r9
 800d1e0:	2201      	movs	r2, #1
 800d1e2:	4658      	mov	r0, fp
 800d1e4:	f000 fef0 	bl	800dfc8 <__lshift>
 800d1e8:	4621      	mov	r1, r4
 800d1ea:	4681      	mov	r9, r0
 800d1ec:	f000 ff58 	bl	800e0a0 <__mcmp>
 800d1f0:	2800      	cmp	r0, #0
 800d1f2:	dcb0      	bgt.n	800d156 <_dtoa_r+0xa5e>
 800d1f4:	d102      	bne.n	800d1fc <_dtoa_r+0xb04>
 800d1f6:	f018 0f01 	tst.w	r8, #1
 800d1fa:	d1ac      	bne.n	800d156 <_dtoa_r+0xa5e>
 800d1fc:	4633      	mov	r3, r6
 800d1fe:	461e      	mov	r6, r3
 800d200:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d204:	2a30      	cmp	r2, #48	@ 0x30
 800d206:	d0fa      	beq.n	800d1fe <_dtoa_r+0xb06>
 800d208:	e5c2      	b.n	800cd90 <_dtoa_r+0x698>
 800d20a:	459a      	cmp	sl, r3
 800d20c:	d1a4      	bne.n	800d158 <_dtoa_r+0xa60>
 800d20e:	9b04      	ldr	r3, [sp, #16]
 800d210:	3301      	adds	r3, #1
 800d212:	9304      	str	r3, [sp, #16]
 800d214:	2331      	movs	r3, #49	@ 0x31
 800d216:	f88a 3000 	strb.w	r3, [sl]
 800d21a:	e5b9      	b.n	800cd90 <_dtoa_r+0x698>
 800d21c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800d21e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800d27c <_dtoa_r+0xb84>
 800d222:	b11b      	cbz	r3, 800d22c <_dtoa_r+0xb34>
 800d224:	f10a 0308 	add.w	r3, sl, #8
 800d228:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800d22a:	6013      	str	r3, [r2, #0]
 800d22c:	4650      	mov	r0, sl
 800d22e:	b019      	add	sp, #100	@ 0x64
 800d230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d234:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d236:	2b01      	cmp	r3, #1
 800d238:	f77f ae37 	ble.w	800ceaa <_dtoa_r+0x7b2>
 800d23c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d23e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d240:	2001      	movs	r0, #1
 800d242:	e655      	b.n	800cef0 <_dtoa_r+0x7f8>
 800d244:	9b00      	ldr	r3, [sp, #0]
 800d246:	2b00      	cmp	r3, #0
 800d248:	f77f aed6 	ble.w	800cff8 <_dtoa_r+0x900>
 800d24c:	4656      	mov	r6, sl
 800d24e:	4621      	mov	r1, r4
 800d250:	4648      	mov	r0, r9
 800d252:	f7ff f9c9 	bl	800c5e8 <quorem>
 800d256:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800d25a:	f806 8b01 	strb.w	r8, [r6], #1
 800d25e:	9b00      	ldr	r3, [sp, #0]
 800d260:	eba6 020a 	sub.w	r2, r6, sl
 800d264:	4293      	cmp	r3, r2
 800d266:	ddb3      	ble.n	800d1d0 <_dtoa_r+0xad8>
 800d268:	4649      	mov	r1, r9
 800d26a:	2300      	movs	r3, #0
 800d26c:	220a      	movs	r2, #10
 800d26e:	4658      	mov	r0, fp
 800d270:	f000 fcb4 	bl	800dbdc <__multadd>
 800d274:	4681      	mov	r9, r0
 800d276:	e7ea      	b.n	800d24e <_dtoa_r+0xb56>
 800d278:	08010399 	.word	0x08010399
 800d27c:	0801031d 	.word	0x0801031d

0800d280 <_free_r>:
 800d280:	b538      	push	{r3, r4, r5, lr}
 800d282:	4605      	mov	r5, r0
 800d284:	2900      	cmp	r1, #0
 800d286:	d041      	beq.n	800d30c <_free_r+0x8c>
 800d288:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d28c:	1f0c      	subs	r4, r1, #4
 800d28e:	2b00      	cmp	r3, #0
 800d290:	bfb8      	it	lt
 800d292:	18e4      	addlt	r4, r4, r3
 800d294:	f000 fc34 	bl	800db00 <__malloc_lock>
 800d298:	4a1d      	ldr	r2, [pc, #116]	@ (800d310 <_free_r+0x90>)
 800d29a:	6813      	ldr	r3, [r2, #0]
 800d29c:	b933      	cbnz	r3, 800d2ac <_free_r+0x2c>
 800d29e:	6063      	str	r3, [r4, #4]
 800d2a0:	6014      	str	r4, [r2, #0]
 800d2a2:	4628      	mov	r0, r5
 800d2a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2a8:	f000 bc30 	b.w	800db0c <__malloc_unlock>
 800d2ac:	42a3      	cmp	r3, r4
 800d2ae:	d908      	bls.n	800d2c2 <_free_r+0x42>
 800d2b0:	6820      	ldr	r0, [r4, #0]
 800d2b2:	1821      	adds	r1, r4, r0
 800d2b4:	428b      	cmp	r3, r1
 800d2b6:	bf01      	itttt	eq
 800d2b8:	6819      	ldreq	r1, [r3, #0]
 800d2ba:	685b      	ldreq	r3, [r3, #4]
 800d2bc:	1809      	addeq	r1, r1, r0
 800d2be:	6021      	streq	r1, [r4, #0]
 800d2c0:	e7ed      	b.n	800d29e <_free_r+0x1e>
 800d2c2:	461a      	mov	r2, r3
 800d2c4:	685b      	ldr	r3, [r3, #4]
 800d2c6:	b10b      	cbz	r3, 800d2cc <_free_r+0x4c>
 800d2c8:	42a3      	cmp	r3, r4
 800d2ca:	d9fa      	bls.n	800d2c2 <_free_r+0x42>
 800d2cc:	6811      	ldr	r1, [r2, #0]
 800d2ce:	1850      	adds	r0, r2, r1
 800d2d0:	42a0      	cmp	r0, r4
 800d2d2:	d10b      	bne.n	800d2ec <_free_r+0x6c>
 800d2d4:	6820      	ldr	r0, [r4, #0]
 800d2d6:	4401      	add	r1, r0
 800d2d8:	1850      	adds	r0, r2, r1
 800d2da:	4283      	cmp	r3, r0
 800d2dc:	6011      	str	r1, [r2, #0]
 800d2de:	d1e0      	bne.n	800d2a2 <_free_r+0x22>
 800d2e0:	6818      	ldr	r0, [r3, #0]
 800d2e2:	685b      	ldr	r3, [r3, #4]
 800d2e4:	6053      	str	r3, [r2, #4]
 800d2e6:	4408      	add	r0, r1
 800d2e8:	6010      	str	r0, [r2, #0]
 800d2ea:	e7da      	b.n	800d2a2 <_free_r+0x22>
 800d2ec:	d902      	bls.n	800d2f4 <_free_r+0x74>
 800d2ee:	230c      	movs	r3, #12
 800d2f0:	602b      	str	r3, [r5, #0]
 800d2f2:	e7d6      	b.n	800d2a2 <_free_r+0x22>
 800d2f4:	6820      	ldr	r0, [r4, #0]
 800d2f6:	1821      	adds	r1, r4, r0
 800d2f8:	428b      	cmp	r3, r1
 800d2fa:	bf04      	itt	eq
 800d2fc:	6819      	ldreq	r1, [r3, #0]
 800d2fe:	685b      	ldreq	r3, [r3, #4]
 800d300:	6063      	str	r3, [r4, #4]
 800d302:	bf04      	itt	eq
 800d304:	1809      	addeq	r1, r1, r0
 800d306:	6021      	streq	r1, [r4, #0]
 800d308:	6054      	str	r4, [r2, #4]
 800d30a:	e7ca      	b.n	800d2a2 <_free_r+0x22>
 800d30c:	bd38      	pop	{r3, r4, r5, pc}
 800d30e:	bf00      	nop
 800d310:	20000ca4 	.word	0x20000ca4

0800d314 <rshift>:
 800d314:	6903      	ldr	r3, [r0, #16]
 800d316:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d31a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d31e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d322:	f100 0414 	add.w	r4, r0, #20
 800d326:	dd45      	ble.n	800d3b4 <rshift+0xa0>
 800d328:	f011 011f 	ands.w	r1, r1, #31
 800d32c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d330:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d334:	d10c      	bne.n	800d350 <rshift+0x3c>
 800d336:	f100 0710 	add.w	r7, r0, #16
 800d33a:	4629      	mov	r1, r5
 800d33c:	42b1      	cmp	r1, r6
 800d33e:	d334      	bcc.n	800d3aa <rshift+0x96>
 800d340:	1a9b      	subs	r3, r3, r2
 800d342:	009b      	lsls	r3, r3, #2
 800d344:	1eea      	subs	r2, r5, #3
 800d346:	4296      	cmp	r6, r2
 800d348:	bf38      	it	cc
 800d34a:	2300      	movcc	r3, #0
 800d34c:	4423      	add	r3, r4
 800d34e:	e015      	b.n	800d37c <rshift+0x68>
 800d350:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d354:	f1c1 0820 	rsb	r8, r1, #32
 800d358:	40cf      	lsrs	r7, r1
 800d35a:	f105 0e04 	add.w	lr, r5, #4
 800d35e:	46a1      	mov	r9, r4
 800d360:	4576      	cmp	r6, lr
 800d362:	46f4      	mov	ip, lr
 800d364:	d815      	bhi.n	800d392 <rshift+0x7e>
 800d366:	1a9a      	subs	r2, r3, r2
 800d368:	0092      	lsls	r2, r2, #2
 800d36a:	3a04      	subs	r2, #4
 800d36c:	3501      	adds	r5, #1
 800d36e:	42ae      	cmp	r6, r5
 800d370:	bf38      	it	cc
 800d372:	2200      	movcc	r2, #0
 800d374:	18a3      	adds	r3, r4, r2
 800d376:	50a7      	str	r7, [r4, r2]
 800d378:	b107      	cbz	r7, 800d37c <rshift+0x68>
 800d37a:	3304      	adds	r3, #4
 800d37c:	1b1a      	subs	r2, r3, r4
 800d37e:	42a3      	cmp	r3, r4
 800d380:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d384:	bf08      	it	eq
 800d386:	2300      	moveq	r3, #0
 800d388:	6102      	str	r2, [r0, #16]
 800d38a:	bf08      	it	eq
 800d38c:	6143      	streq	r3, [r0, #20]
 800d38e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d392:	f8dc c000 	ldr.w	ip, [ip]
 800d396:	fa0c fc08 	lsl.w	ip, ip, r8
 800d39a:	ea4c 0707 	orr.w	r7, ip, r7
 800d39e:	f849 7b04 	str.w	r7, [r9], #4
 800d3a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d3a6:	40cf      	lsrs	r7, r1
 800d3a8:	e7da      	b.n	800d360 <rshift+0x4c>
 800d3aa:	f851 cb04 	ldr.w	ip, [r1], #4
 800d3ae:	f847 cf04 	str.w	ip, [r7, #4]!
 800d3b2:	e7c3      	b.n	800d33c <rshift+0x28>
 800d3b4:	4623      	mov	r3, r4
 800d3b6:	e7e1      	b.n	800d37c <rshift+0x68>

0800d3b8 <__hexdig_fun>:
 800d3b8:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800d3bc:	2b09      	cmp	r3, #9
 800d3be:	d802      	bhi.n	800d3c6 <__hexdig_fun+0xe>
 800d3c0:	3820      	subs	r0, #32
 800d3c2:	b2c0      	uxtb	r0, r0
 800d3c4:	4770      	bx	lr
 800d3c6:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800d3ca:	2b05      	cmp	r3, #5
 800d3cc:	d801      	bhi.n	800d3d2 <__hexdig_fun+0x1a>
 800d3ce:	3847      	subs	r0, #71	@ 0x47
 800d3d0:	e7f7      	b.n	800d3c2 <__hexdig_fun+0xa>
 800d3d2:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800d3d6:	2b05      	cmp	r3, #5
 800d3d8:	d801      	bhi.n	800d3de <__hexdig_fun+0x26>
 800d3da:	3827      	subs	r0, #39	@ 0x27
 800d3dc:	e7f1      	b.n	800d3c2 <__hexdig_fun+0xa>
 800d3de:	2000      	movs	r0, #0
 800d3e0:	4770      	bx	lr
	...

0800d3e4 <__gethex>:
 800d3e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3e8:	b085      	sub	sp, #20
 800d3ea:	468a      	mov	sl, r1
 800d3ec:	9302      	str	r3, [sp, #8]
 800d3ee:	680b      	ldr	r3, [r1, #0]
 800d3f0:	9001      	str	r0, [sp, #4]
 800d3f2:	4690      	mov	r8, r2
 800d3f4:	1c9c      	adds	r4, r3, #2
 800d3f6:	46a1      	mov	r9, r4
 800d3f8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800d3fc:	2830      	cmp	r0, #48	@ 0x30
 800d3fe:	d0fa      	beq.n	800d3f6 <__gethex+0x12>
 800d400:	eba9 0303 	sub.w	r3, r9, r3
 800d404:	f1a3 0b02 	sub.w	fp, r3, #2
 800d408:	f7ff ffd6 	bl	800d3b8 <__hexdig_fun>
 800d40c:	4605      	mov	r5, r0
 800d40e:	2800      	cmp	r0, #0
 800d410:	d168      	bne.n	800d4e4 <__gethex+0x100>
 800d412:	49a0      	ldr	r1, [pc, #640]	@ (800d694 <__gethex+0x2b0>)
 800d414:	2201      	movs	r2, #1
 800d416:	4648      	mov	r0, r9
 800d418:	f7ff f82b 	bl	800c472 <strncmp>
 800d41c:	4607      	mov	r7, r0
 800d41e:	2800      	cmp	r0, #0
 800d420:	d167      	bne.n	800d4f2 <__gethex+0x10e>
 800d422:	f899 0001 	ldrb.w	r0, [r9, #1]
 800d426:	4626      	mov	r6, r4
 800d428:	f7ff ffc6 	bl	800d3b8 <__hexdig_fun>
 800d42c:	2800      	cmp	r0, #0
 800d42e:	d062      	beq.n	800d4f6 <__gethex+0x112>
 800d430:	4623      	mov	r3, r4
 800d432:	7818      	ldrb	r0, [r3, #0]
 800d434:	2830      	cmp	r0, #48	@ 0x30
 800d436:	4699      	mov	r9, r3
 800d438:	f103 0301 	add.w	r3, r3, #1
 800d43c:	d0f9      	beq.n	800d432 <__gethex+0x4e>
 800d43e:	f7ff ffbb 	bl	800d3b8 <__hexdig_fun>
 800d442:	fab0 f580 	clz	r5, r0
 800d446:	096d      	lsrs	r5, r5, #5
 800d448:	f04f 0b01 	mov.w	fp, #1
 800d44c:	464a      	mov	r2, r9
 800d44e:	4616      	mov	r6, r2
 800d450:	3201      	adds	r2, #1
 800d452:	7830      	ldrb	r0, [r6, #0]
 800d454:	f7ff ffb0 	bl	800d3b8 <__hexdig_fun>
 800d458:	2800      	cmp	r0, #0
 800d45a:	d1f8      	bne.n	800d44e <__gethex+0x6a>
 800d45c:	498d      	ldr	r1, [pc, #564]	@ (800d694 <__gethex+0x2b0>)
 800d45e:	2201      	movs	r2, #1
 800d460:	4630      	mov	r0, r6
 800d462:	f7ff f806 	bl	800c472 <strncmp>
 800d466:	2800      	cmp	r0, #0
 800d468:	d13f      	bne.n	800d4ea <__gethex+0x106>
 800d46a:	b944      	cbnz	r4, 800d47e <__gethex+0x9a>
 800d46c:	1c74      	adds	r4, r6, #1
 800d46e:	4622      	mov	r2, r4
 800d470:	4616      	mov	r6, r2
 800d472:	3201      	adds	r2, #1
 800d474:	7830      	ldrb	r0, [r6, #0]
 800d476:	f7ff ff9f 	bl	800d3b8 <__hexdig_fun>
 800d47a:	2800      	cmp	r0, #0
 800d47c:	d1f8      	bne.n	800d470 <__gethex+0x8c>
 800d47e:	1ba4      	subs	r4, r4, r6
 800d480:	00a7      	lsls	r7, r4, #2
 800d482:	7833      	ldrb	r3, [r6, #0]
 800d484:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800d488:	2b50      	cmp	r3, #80	@ 0x50
 800d48a:	d13e      	bne.n	800d50a <__gethex+0x126>
 800d48c:	7873      	ldrb	r3, [r6, #1]
 800d48e:	2b2b      	cmp	r3, #43	@ 0x2b
 800d490:	d033      	beq.n	800d4fa <__gethex+0x116>
 800d492:	2b2d      	cmp	r3, #45	@ 0x2d
 800d494:	d034      	beq.n	800d500 <__gethex+0x11c>
 800d496:	1c71      	adds	r1, r6, #1
 800d498:	2400      	movs	r4, #0
 800d49a:	7808      	ldrb	r0, [r1, #0]
 800d49c:	f7ff ff8c 	bl	800d3b8 <__hexdig_fun>
 800d4a0:	1e43      	subs	r3, r0, #1
 800d4a2:	b2db      	uxtb	r3, r3
 800d4a4:	2b18      	cmp	r3, #24
 800d4a6:	d830      	bhi.n	800d50a <__gethex+0x126>
 800d4a8:	f1a0 0210 	sub.w	r2, r0, #16
 800d4ac:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d4b0:	f7ff ff82 	bl	800d3b8 <__hexdig_fun>
 800d4b4:	f100 3cff 	add.w	ip, r0, #4294967295
 800d4b8:	fa5f fc8c 	uxtb.w	ip, ip
 800d4bc:	f1bc 0f18 	cmp.w	ip, #24
 800d4c0:	f04f 030a 	mov.w	r3, #10
 800d4c4:	d91e      	bls.n	800d504 <__gethex+0x120>
 800d4c6:	b104      	cbz	r4, 800d4ca <__gethex+0xe6>
 800d4c8:	4252      	negs	r2, r2
 800d4ca:	4417      	add	r7, r2
 800d4cc:	f8ca 1000 	str.w	r1, [sl]
 800d4d0:	b1ed      	cbz	r5, 800d50e <__gethex+0x12a>
 800d4d2:	f1bb 0f00 	cmp.w	fp, #0
 800d4d6:	bf0c      	ite	eq
 800d4d8:	2506      	moveq	r5, #6
 800d4da:	2500      	movne	r5, #0
 800d4dc:	4628      	mov	r0, r5
 800d4de:	b005      	add	sp, #20
 800d4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4e4:	2500      	movs	r5, #0
 800d4e6:	462c      	mov	r4, r5
 800d4e8:	e7b0      	b.n	800d44c <__gethex+0x68>
 800d4ea:	2c00      	cmp	r4, #0
 800d4ec:	d1c7      	bne.n	800d47e <__gethex+0x9a>
 800d4ee:	4627      	mov	r7, r4
 800d4f0:	e7c7      	b.n	800d482 <__gethex+0x9e>
 800d4f2:	464e      	mov	r6, r9
 800d4f4:	462f      	mov	r7, r5
 800d4f6:	2501      	movs	r5, #1
 800d4f8:	e7c3      	b.n	800d482 <__gethex+0x9e>
 800d4fa:	2400      	movs	r4, #0
 800d4fc:	1cb1      	adds	r1, r6, #2
 800d4fe:	e7cc      	b.n	800d49a <__gethex+0xb6>
 800d500:	2401      	movs	r4, #1
 800d502:	e7fb      	b.n	800d4fc <__gethex+0x118>
 800d504:	fb03 0002 	mla	r0, r3, r2, r0
 800d508:	e7ce      	b.n	800d4a8 <__gethex+0xc4>
 800d50a:	4631      	mov	r1, r6
 800d50c:	e7de      	b.n	800d4cc <__gethex+0xe8>
 800d50e:	eba6 0309 	sub.w	r3, r6, r9
 800d512:	3b01      	subs	r3, #1
 800d514:	4629      	mov	r1, r5
 800d516:	2b07      	cmp	r3, #7
 800d518:	dc0a      	bgt.n	800d530 <__gethex+0x14c>
 800d51a:	9801      	ldr	r0, [sp, #4]
 800d51c:	f000 fafc 	bl	800db18 <_Balloc>
 800d520:	4604      	mov	r4, r0
 800d522:	b940      	cbnz	r0, 800d536 <__gethex+0x152>
 800d524:	4b5c      	ldr	r3, [pc, #368]	@ (800d698 <__gethex+0x2b4>)
 800d526:	4602      	mov	r2, r0
 800d528:	21e4      	movs	r1, #228	@ 0xe4
 800d52a:	485c      	ldr	r0, [pc, #368]	@ (800d69c <__gethex+0x2b8>)
 800d52c:	f001 f9e0 	bl	800e8f0 <__assert_func>
 800d530:	3101      	adds	r1, #1
 800d532:	105b      	asrs	r3, r3, #1
 800d534:	e7ef      	b.n	800d516 <__gethex+0x132>
 800d536:	f100 0a14 	add.w	sl, r0, #20
 800d53a:	2300      	movs	r3, #0
 800d53c:	4655      	mov	r5, sl
 800d53e:	469b      	mov	fp, r3
 800d540:	45b1      	cmp	r9, r6
 800d542:	d337      	bcc.n	800d5b4 <__gethex+0x1d0>
 800d544:	f845 bb04 	str.w	fp, [r5], #4
 800d548:	eba5 050a 	sub.w	r5, r5, sl
 800d54c:	10ad      	asrs	r5, r5, #2
 800d54e:	6125      	str	r5, [r4, #16]
 800d550:	4658      	mov	r0, fp
 800d552:	f000 fbd3 	bl	800dcfc <__hi0bits>
 800d556:	016d      	lsls	r5, r5, #5
 800d558:	f8d8 6000 	ldr.w	r6, [r8]
 800d55c:	1a2d      	subs	r5, r5, r0
 800d55e:	42b5      	cmp	r5, r6
 800d560:	dd54      	ble.n	800d60c <__gethex+0x228>
 800d562:	1bad      	subs	r5, r5, r6
 800d564:	4629      	mov	r1, r5
 800d566:	4620      	mov	r0, r4
 800d568:	f000 ff67 	bl	800e43a <__any_on>
 800d56c:	4681      	mov	r9, r0
 800d56e:	b178      	cbz	r0, 800d590 <__gethex+0x1ac>
 800d570:	1e6b      	subs	r3, r5, #1
 800d572:	1159      	asrs	r1, r3, #5
 800d574:	f003 021f 	and.w	r2, r3, #31
 800d578:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d57c:	f04f 0901 	mov.w	r9, #1
 800d580:	fa09 f202 	lsl.w	r2, r9, r2
 800d584:	420a      	tst	r2, r1
 800d586:	d003      	beq.n	800d590 <__gethex+0x1ac>
 800d588:	454b      	cmp	r3, r9
 800d58a:	dc36      	bgt.n	800d5fa <__gethex+0x216>
 800d58c:	f04f 0902 	mov.w	r9, #2
 800d590:	4629      	mov	r1, r5
 800d592:	4620      	mov	r0, r4
 800d594:	f7ff febe 	bl	800d314 <rshift>
 800d598:	442f      	add	r7, r5
 800d59a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d59e:	42bb      	cmp	r3, r7
 800d5a0:	da42      	bge.n	800d628 <__gethex+0x244>
 800d5a2:	9801      	ldr	r0, [sp, #4]
 800d5a4:	4621      	mov	r1, r4
 800d5a6:	f000 faf7 	bl	800db98 <_Bfree>
 800d5aa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d5ac:	2300      	movs	r3, #0
 800d5ae:	6013      	str	r3, [r2, #0]
 800d5b0:	25a3      	movs	r5, #163	@ 0xa3
 800d5b2:	e793      	b.n	800d4dc <__gethex+0xf8>
 800d5b4:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800d5b8:	2a2e      	cmp	r2, #46	@ 0x2e
 800d5ba:	d012      	beq.n	800d5e2 <__gethex+0x1fe>
 800d5bc:	2b20      	cmp	r3, #32
 800d5be:	d104      	bne.n	800d5ca <__gethex+0x1e6>
 800d5c0:	f845 bb04 	str.w	fp, [r5], #4
 800d5c4:	f04f 0b00 	mov.w	fp, #0
 800d5c8:	465b      	mov	r3, fp
 800d5ca:	7830      	ldrb	r0, [r6, #0]
 800d5cc:	9303      	str	r3, [sp, #12]
 800d5ce:	f7ff fef3 	bl	800d3b8 <__hexdig_fun>
 800d5d2:	9b03      	ldr	r3, [sp, #12]
 800d5d4:	f000 000f 	and.w	r0, r0, #15
 800d5d8:	4098      	lsls	r0, r3
 800d5da:	ea4b 0b00 	orr.w	fp, fp, r0
 800d5de:	3304      	adds	r3, #4
 800d5e0:	e7ae      	b.n	800d540 <__gethex+0x15c>
 800d5e2:	45b1      	cmp	r9, r6
 800d5e4:	d8ea      	bhi.n	800d5bc <__gethex+0x1d8>
 800d5e6:	492b      	ldr	r1, [pc, #172]	@ (800d694 <__gethex+0x2b0>)
 800d5e8:	9303      	str	r3, [sp, #12]
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	4630      	mov	r0, r6
 800d5ee:	f7fe ff40 	bl	800c472 <strncmp>
 800d5f2:	9b03      	ldr	r3, [sp, #12]
 800d5f4:	2800      	cmp	r0, #0
 800d5f6:	d1e1      	bne.n	800d5bc <__gethex+0x1d8>
 800d5f8:	e7a2      	b.n	800d540 <__gethex+0x15c>
 800d5fa:	1ea9      	subs	r1, r5, #2
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	f000 ff1c 	bl	800e43a <__any_on>
 800d602:	2800      	cmp	r0, #0
 800d604:	d0c2      	beq.n	800d58c <__gethex+0x1a8>
 800d606:	f04f 0903 	mov.w	r9, #3
 800d60a:	e7c1      	b.n	800d590 <__gethex+0x1ac>
 800d60c:	da09      	bge.n	800d622 <__gethex+0x23e>
 800d60e:	1b75      	subs	r5, r6, r5
 800d610:	4621      	mov	r1, r4
 800d612:	9801      	ldr	r0, [sp, #4]
 800d614:	462a      	mov	r2, r5
 800d616:	f000 fcd7 	bl	800dfc8 <__lshift>
 800d61a:	1b7f      	subs	r7, r7, r5
 800d61c:	4604      	mov	r4, r0
 800d61e:	f100 0a14 	add.w	sl, r0, #20
 800d622:	f04f 0900 	mov.w	r9, #0
 800d626:	e7b8      	b.n	800d59a <__gethex+0x1b6>
 800d628:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800d62c:	42bd      	cmp	r5, r7
 800d62e:	dd6f      	ble.n	800d710 <__gethex+0x32c>
 800d630:	1bed      	subs	r5, r5, r7
 800d632:	42ae      	cmp	r6, r5
 800d634:	dc34      	bgt.n	800d6a0 <__gethex+0x2bc>
 800d636:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d63a:	2b02      	cmp	r3, #2
 800d63c:	d022      	beq.n	800d684 <__gethex+0x2a0>
 800d63e:	2b03      	cmp	r3, #3
 800d640:	d024      	beq.n	800d68c <__gethex+0x2a8>
 800d642:	2b01      	cmp	r3, #1
 800d644:	d115      	bne.n	800d672 <__gethex+0x28e>
 800d646:	42ae      	cmp	r6, r5
 800d648:	d113      	bne.n	800d672 <__gethex+0x28e>
 800d64a:	2e01      	cmp	r6, #1
 800d64c:	d10b      	bne.n	800d666 <__gethex+0x282>
 800d64e:	9a02      	ldr	r2, [sp, #8]
 800d650:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800d654:	6013      	str	r3, [r2, #0]
 800d656:	2301      	movs	r3, #1
 800d658:	6123      	str	r3, [r4, #16]
 800d65a:	f8ca 3000 	str.w	r3, [sl]
 800d65e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d660:	2562      	movs	r5, #98	@ 0x62
 800d662:	601c      	str	r4, [r3, #0]
 800d664:	e73a      	b.n	800d4dc <__gethex+0xf8>
 800d666:	1e71      	subs	r1, r6, #1
 800d668:	4620      	mov	r0, r4
 800d66a:	f000 fee6 	bl	800e43a <__any_on>
 800d66e:	2800      	cmp	r0, #0
 800d670:	d1ed      	bne.n	800d64e <__gethex+0x26a>
 800d672:	9801      	ldr	r0, [sp, #4]
 800d674:	4621      	mov	r1, r4
 800d676:	f000 fa8f 	bl	800db98 <_Bfree>
 800d67a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d67c:	2300      	movs	r3, #0
 800d67e:	6013      	str	r3, [r2, #0]
 800d680:	2550      	movs	r5, #80	@ 0x50
 800d682:	e72b      	b.n	800d4dc <__gethex+0xf8>
 800d684:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d686:	2b00      	cmp	r3, #0
 800d688:	d1f3      	bne.n	800d672 <__gethex+0x28e>
 800d68a:	e7e0      	b.n	800d64e <__gethex+0x26a>
 800d68c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d1dd      	bne.n	800d64e <__gethex+0x26a>
 800d692:	e7ee      	b.n	800d672 <__gethex+0x28e>
 800d694:	0801018c 	.word	0x0801018c
 800d698:	08010399 	.word	0x08010399
 800d69c:	080103aa 	.word	0x080103aa
 800d6a0:	1e6f      	subs	r7, r5, #1
 800d6a2:	f1b9 0f00 	cmp.w	r9, #0
 800d6a6:	d130      	bne.n	800d70a <__gethex+0x326>
 800d6a8:	b127      	cbz	r7, 800d6b4 <__gethex+0x2d0>
 800d6aa:	4639      	mov	r1, r7
 800d6ac:	4620      	mov	r0, r4
 800d6ae:	f000 fec4 	bl	800e43a <__any_on>
 800d6b2:	4681      	mov	r9, r0
 800d6b4:	117a      	asrs	r2, r7, #5
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d6bc:	f007 071f 	and.w	r7, r7, #31
 800d6c0:	40bb      	lsls	r3, r7
 800d6c2:	4213      	tst	r3, r2
 800d6c4:	4629      	mov	r1, r5
 800d6c6:	4620      	mov	r0, r4
 800d6c8:	bf18      	it	ne
 800d6ca:	f049 0902 	orrne.w	r9, r9, #2
 800d6ce:	f7ff fe21 	bl	800d314 <rshift>
 800d6d2:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800d6d6:	1b76      	subs	r6, r6, r5
 800d6d8:	2502      	movs	r5, #2
 800d6da:	f1b9 0f00 	cmp.w	r9, #0
 800d6de:	d047      	beq.n	800d770 <__gethex+0x38c>
 800d6e0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800d6e4:	2b02      	cmp	r3, #2
 800d6e6:	d015      	beq.n	800d714 <__gethex+0x330>
 800d6e8:	2b03      	cmp	r3, #3
 800d6ea:	d017      	beq.n	800d71c <__gethex+0x338>
 800d6ec:	2b01      	cmp	r3, #1
 800d6ee:	d109      	bne.n	800d704 <__gethex+0x320>
 800d6f0:	f019 0f02 	tst.w	r9, #2
 800d6f4:	d006      	beq.n	800d704 <__gethex+0x320>
 800d6f6:	f8da 3000 	ldr.w	r3, [sl]
 800d6fa:	ea49 0903 	orr.w	r9, r9, r3
 800d6fe:	f019 0f01 	tst.w	r9, #1
 800d702:	d10e      	bne.n	800d722 <__gethex+0x33e>
 800d704:	f045 0510 	orr.w	r5, r5, #16
 800d708:	e032      	b.n	800d770 <__gethex+0x38c>
 800d70a:	f04f 0901 	mov.w	r9, #1
 800d70e:	e7d1      	b.n	800d6b4 <__gethex+0x2d0>
 800d710:	2501      	movs	r5, #1
 800d712:	e7e2      	b.n	800d6da <__gethex+0x2f6>
 800d714:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d716:	f1c3 0301 	rsb	r3, r3, #1
 800d71a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d71c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d0f0      	beq.n	800d704 <__gethex+0x320>
 800d722:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d726:	f104 0314 	add.w	r3, r4, #20
 800d72a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800d72e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800d732:	f04f 0c00 	mov.w	ip, #0
 800d736:	4618      	mov	r0, r3
 800d738:	f853 2b04 	ldr.w	r2, [r3], #4
 800d73c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800d740:	d01b      	beq.n	800d77a <__gethex+0x396>
 800d742:	3201      	adds	r2, #1
 800d744:	6002      	str	r2, [r0, #0]
 800d746:	2d02      	cmp	r5, #2
 800d748:	f104 0314 	add.w	r3, r4, #20
 800d74c:	d13c      	bne.n	800d7c8 <__gethex+0x3e4>
 800d74e:	f8d8 2000 	ldr.w	r2, [r8]
 800d752:	3a01      	subs	r2, #1
 800d754:	42b2      	cmp	r2, r6
 800d756:	d109      	bne.n	800d76c <__gethex+0x388>
 800d758:	1171      	asrs	r1, r6, #5
 800d75a:	2201      	movs	r2, #1
 800d75c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800d760:	f006 061f 	and.w	r6, r6, #31
 800d764:	fa02 f606 	lsl.w	r6, r2, r6
 800d768:	421e      	tst	r6, r3
 800d76a:	d13a      	bne.n	800d7e2 <__gethex+0x3fe>
 800d76c:	f045 0520 	orr.w	r5, r5, #32
 800d770:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d772:	601c      	str	r4, [r3, #0]
 800d774:	9b02      	ldr	r3, [sp, #8]
 800d776:	601f      	str	r7, [r3, #0]
 800d778:	e6b0      	b.n	800d4dc <__gethex+0xf8>
 800d77a:	4299      	cmp	r1, r3
 800d77c:	f843 cc04 	str.w	ip, [r3, #-4]
 800d780:	d8d9      	bhi.n	800d736 <__gethex+0x352>
 800d782:	68a3      	ldr	r3, [r4, #8]
 800d784:	459b      	cmp	fp, r3
 800d786:	db17      	blt.n	800d7b8 <__gethex+0x3d4>
 800d788:	6861      	ldr	r1, [r4, #4]
 800d78a:	9801      	ldr	r0, [sp, #4]
 800d78c:	3101      	adds	r1, #1
 800d78e:	f000 f9c3 	bl	800db18 <_Balloc>
 800d792:	4681      	mov	r9, r0
 800d794:	b918      	cbnz	r0, 800d79e <__gethex+0x3ba>
 800d796:	4b1a      	ldr	r3, [pc, #104]	@ (800d800 <__gethex+0x41c>)
 800d798:	4602      	mov	r2, r0
 800d79a:	2184      	movs	r1, #132	@ 0x84
 800d79c:	e6c5      	b.n	800d52a <__gethex+0x146>
 800d79e:	6922      	ldr	r2, [r4, #16]
 800d7a0:	3202      	adds	r2, #2
 800d7a2:	f104 010c 	add.w	r1, r4, #12
 800d7a6:	0092      	lsls	r2, r2, #2
 800d7a8:	300c      	adds	r0, #12
 800d7aa:	f7fe ff06 	bl	800c5ba <memcpy>
 800d7ae:	4621      	mov	r1, r4
 800d7b0:	9801      	ldr	r0, [sp, #4]
 800d7b2:	f000 f9f1 	bl	800db98 <_Bfree>
 800d7b6:	464c      	mov	r4, r9
 800d7b8:	6923      	ldr	r3, [r4, #16]
 800d7ba:	1c5a      	adds	r2, r3, #1
 800d7bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d7c0:	6122      	str	r2, [r4, #16]
 800d7c2:	2201      	movs	r2, #1
 800d7c4:	615a      	str	r2, [r3, #20]
 800d7c6:	e7be      	b.n	800d746 <__gethex+0x362>
 800d7c8:	6922      	ldr	r2, [r4, #16]
 800d7ca:	455a      	cmp	r2, fp
 800d7cc:	dd0b      	ble.n	800d7e6 <__gethex+0x402>
 800d7ce:	2101      	movs	r1, #1
 800d7d0:	4620      	mov	r0, r4
 800d7d2:	f7ff fd9f 	bl	800d314 <rshift>
 800d7d6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800d7da:	3701      	adds	r7, #1
 800d7dc:	42bb      	cmp	r3, r7
 800d7de:	f6ff aee0 	blt.w	800d5a2 <__gethex+0x1be>
 800d7e2:	2501      	movs	r5, #1
 800d7e4:	e7c2      	b.n	800d76c <__gethex+0x388>
 800d7e6:	f016 061f 	ands.w	r6, r6, #31
 800d7ea:	d0fa      	beq.n	800d7e2 <__gethex+0x3fe>
 800d7ec:	4453      	add	r3, sl
 800d7ee:	f1c6 0620 	rsb	r6, r6, #32
 800d7f2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800d7f6:	f000 fa81 	bl	800dcfc <__hi0bits>
 800d7fa:	42b0      	cmp	r0, r6
 800d7fc:	dbe7      	blt.n	800d7ce <__gethex+0x3ea>
 800d7fe:	e7f0      	b.n	800d7e2 <__gethex+0x3fe>
 800d800:	08010399 	.word	0x08010399

0800d804 <L_shift>:
 800d804:	f1c2 0208 	rsb	r2, r2, #8
 800d808:	0092      	lsls	r2, r2, #2
 800d80a:	b570      	push	{r4, r5, r6, lr}
 800d80c:	f1c2 0620 	rsb	r6, r2, #32
 800d810:	6843      	ldr	r3, [r0, #4]
 800d812:	6804      	ldr	r4, [r0, #0]
 800d814:	fa03 f506 	lsl.w	r5, r3, r6
 800d818:	432c      	orrs	r4, r5
 800d81a:	40d3      	lsrs	r3, r2
 800d81c:	6004      	str	r4, [r0, #0]
 800d81e:	f840 3f04 	str.w	r3, [r0, #4]!
 800d822:	4288      	cmp	r0, r1
 800d824:	d3f4      	bcc.n	800d810 <L_shift+0xc>
 800d826:	bd70      	pop	{r4, r5, r6, pc}

0800d828 <__match>:
 800d828:	b530      	push	{r4, r5, lr}
 800d82a:	6803      	ldr	r3, [r0, #0]
 800d82c:	3301      	adds	r3, #1
 800d82e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d832:	b914      	cbnz	r4, 800d83a <__match+0x12>
 800d834:	6003      	str	r3, [r0, #0]
 800d836:	2001      	movs	r0, #1
 800d838:	bd30      	pop	{r4, r5, pc}
 800d83a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d83e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800d842:	2d19      	cmp	r5, #25
 800d844:	bf98      	it	ls
 800d846:	3220      	addls	r2, #32
 800d848:	42a2      	cmp	r2, r4
 800d84a:	d0f0      	beq.n	800d82e <__match+0x6>
 800d84c:	2000      	movs	r0, #0
 800d84e:	e7f3      	b.n	800d838 <__match+0x10>

0800d850 <__hexnan>:
 800d850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d854:	680b      	ldr	r3, [r1, #0]
 800d856:	6801      	ldr	r1, [r0, #0]
 800d858:	115e      	asrs	r6, r3, #5
 800d85a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d85e:	f013 031f 	ands.w	r3, r3, #31
 800d862:	b087      	sub	sp, #28
 800d864:	bf18      	it	ne
 800d866:	3604      	addne	r6, #4
 800d868:	2500      	movs	r5, #0
 800d86a:	1f37      	subs	r7, r6, #4
 800d86c:	4682      	mov	sl, r0
 800d86e:	4690      	mov	r8, r2
 800d870:	9301      	str	r3, [sp, #4]
 800d872:	f846 5c04 	str.w	r5, [r6, #-4]
 800d876:	46b9      	mov	r9, r7
 800d878:	463c      	mov	r4, r7
 800d87a:	9502      	str	r5, [sp, #8]
 800d87c:	46ab      	mov	fp, r5
 800d87e:	784a      	ldrb	r2, [r1, #1]
 800d880:	1c4b      	adds	r3, r1, #1
 800d882:	9303      	str	r3, [sp, #12]
 800d884:	b342      	cbz	r2, 800d8d8 <__hexnan+0x88>
 800d886:	4610      	mov	r0, r2
 800d888:	9105      	str	r1, [sp, #20]
 800d88a:	9204      	str	r2, [sp, #16]
 800d88c:	f7ff fd94 	bl	800d3b8 <__hexdig_fun>
 800d890:	2800      	cmp	r0, #0
 800d892:	d151      	bne.n	800d938 <__hexnan+0xe8>
 800d894:	9a04      	ldr	r2, [sp, #16]
 800d896:	9905      	ldr	r1, [sp, #20]
 800d898:	2a20      	cmp	r2, #32
 800d89a:	d818      	bhi.n	800d8ce <__hexnan+0x7e>
 800d89c:	9b02      	ldr	r3, [sp, #8]
 800d89e:	459b      	cmp	fp, r3
 800d8a0:	dd13      	ble.n	800d8ca <__hexnan+0x7a>
 800d8a2:	454c      	cmp	r4, r9
 800d8a4:	d206      	bcs.n	800d8b4 <__hexnan+0x64>
 800d8a6:	2d07      	cmp	r5, #7
 800d8a8:	dc04      	bgt.n	800d8b4 <__hexnan+0x64>
 800d8aa:	462a      	mov	r2, r5
 800d8ac:	4649      	mov	r1, r9
 800d8ae:	4620      	mov	r0, r4
 800d8b0:	f7ff ffa8 	bl	800d804 <L_shift>
 800d8b4:	4544      	cmp	r4, r8
 800d8b6:	d952      	bls.n	800d95e <__hexnan+0x10e>
 800d8b8:	2300      	movs	r3, #0
 800d8ba:	f1a4 0904 	sub.w	r9, r4, #4
 800d8be:	f844 3c04 	str.w	r3, [r4, #-4]
 800d8c2:	f8cd b008 	str.w	fp, [sp, #8]
 800d8c6:	464c      	mov	r4, r9
 800d8c8:	461d      	mov	r5, r3
 800d8ca:	9903      	ldr	r1, [sp, #12]
 800d8cc:	e7d7      	b.n	800d87e <__hexnan+0x2e>
 800d8ce:	2a29      	cmp	r2, #41	@ 0x29
 800d8d0:	d157      	bne.n	800d982 <__hexnan+0x132>
 800d8d2:	3102      	adds	r1, #2
 800d8d4:	f8ca 1000 	str.w	r1, [sl]
 800d8d8:	f1bb 0f00 	cmp.w	fp, #0
 800d8dc:	d051      	beq.n	800d982 <__hexnan+0x132>
 800d8de:	454c      	cmp	r4, r9
 800d8e0:	d206      	bcs.n	800d8f0 <__hexnan+0xa0>
 800d8e2:	2d07      	cmp	r5, #7
 800d8e4:	dc04      	bgt.n	800d8f0 <__hexnan+0xa0>
 800d8e6:	462a      	mov	r2, r5
 800d8e8:	4649      	mov	r1, r9
 800d8ea:	4620      	mov	r0, r4
 800d8ec:	f7ff ff8a 	bl	800d804 <L_shift>
 800d8f0:	4544      	cmp	r4, r8
 800d8f2:	d936      	bls.n	800d962 <__hexnan+0x112>
 800d8f4:	f1a8 0204 	sub.w	r2, r8, #4
 800d8f8:	4623      	mov	r3, r4
 800d8fa:	f853 1b04 	ldr.w	r1, [r3], #4
 800d8fe:	f842 1f04 	str.w	r1, [r2, #4]!
 800d902:	429f      	cmp	r7, r3
 800d904:	d2f9      	bcs.n	800d8fa <__hexnan+0xaa>
 800d906:	1b3b      	subs	r3, r7, r4
 800d908:	f023 0303 	bic.w	r3, r3, #3
 800d90c:	3304      	adds	r3, #4
 800d90e:	3401      	adds	r4, #1
 800d910:	3e03      	subs	r6, #3
 800d912:	42b4      	cmp	r4, r6
 800d914:	bf88      	it	hi
 800d916:	2304      	movhi	r3, #4
 800d918:	4443      	add	r3, r8
 800d91a:	2200      	movs	r2, #0
 800d91c:	f843 2b04 	str.w	r2, [r3], #4
 800d920:	429f      	cmp	r7, r3
 800d922:	d2fb      	bcs.n	800d91c <__hexnan+0xcc>
 800d924:	683b      	ldr	r3, [r7, #0]
 800d926:	b91b      	cbnz	r3, 800d930 <__hexnan+0xe0>
 800d928:	4547      	cmp	r7, r8
 800d92a:	d128      	bne.n	800d97e <__hexnan+0x12e>
 800d92c:	2301      	movs	r3, #1
 800d92e:	603b      	str	r3, [r7, #0]
 800d930:	2005      	movs	r0, #5
 800d932:	b007      	add	sp, #28
 800d934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d938:	3501      	adds	r5, #1
 800d93a:	2d08      	cmp	r5, #8
 800d93c:	f10b 0b01 	add.w	fp, fp, #1
 800d940:	dd06      	ble.n	800d950 <__hexnan+0x100>
 800d942:	4544      	cmp	r4, r8
 800d944:	d9c1      	bls.n	800d8ca <__hexnan+0x7a>
 800d946:	2300      	movs	r3, #0
 800d948:	f844 3c04 	str.w	r3, [r4, #-4]
 800d94c:	2501      	movs	r5, #1
 800d94e:	3c04      	subs	r4, #4
 800d950:	6822      	ldr	r2, [r4, #0]
 800d952:	f000 000f 	and.w	r0, r0, #15
 800d956:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d95a:	6020      	str	r0, [r4, #0]
 800d95c:	e7b5      	b.n	800d8ca <__hexnan+0x7a>
 800d95e:	2508      	movs	r5, #8
 800d960:	e7b3      	b.n	800d8ca <__hexnan+0x7a>
 800d962:	9b01      	ldr	r3, [sp, #4]
 800d964:	2b00      	cmp	r3, #0
 800d966:	d0dd      	beq.n	800d924 <__hexnan+0xd4>
 800d968:	f1c3 0320 	rsb	r3, r3, #32
 800d96c:	f04f 32ff 	mov.w	r2, #4294967295
 800d970:	40da      	lsrs	r2, r3
 800d972:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d976:	4013      	ands	r3, r2
 800d978:	f846 3c04 	str.w	r3, [r6, #-4]
 800d97c:	e7d2      	b.n	800d924 <__hexnan+0xd4>
 800d97e:	3f04      	subs	r7, #4
 800d980:	e7d0      	b.n	800d924 <__hexnan+0xd4>
 800d982:	2004      	movs	r0, #4
 800d984:	e7d5      	b.n	800d932 <__hexnan+0xe2>
	...

0800d988 <malloc>:
 800d988:	4b02      	ldr	r3, [pc, #8]	@ (800d994 <malloc+0xc>)
 800d98a:	4601      	mov	r1, r0
 800d98c:	6818      	ldr	r0, [r3, #0]
 800d98e:	f000 b825 	b.w	800d9dc <_malloc_r>
 800d992:	bf00      	nop
 800d994:	20000254 	.word	0x20000254

0800d998 <sbrk_aligned>:
 800d998:	b570      	push	{r4, r5, r6, lr}
 800d99a:	4e0f      	ldr	r6, [pc, #60]	@ (800d9d8 <sbrk_aligned+0x40>)
 800d99c:	460c      	mov	r4, r1
 800d99e:	6831      	ldr	r1, [r6, #0]
 800d9a0:	4605      	mov	r5, r0
 800d9a2:	b911      	cbnz	r1, 800d9aa <sbrk_aligned+0x12>
 800d9a4:	f000 ff94 	bl	800e8d0 <_sbrk_r>
 800d9a8:	6030      	str	r0, [r6, #0]
 800d9aa:	4621      	mov	r1, r4
 800d9ac:	4628      	mov	r0, r5
 800d9ae:	f000 ff8f 	bl	800e8d0 <_sbrk_r>
 800d9b2:	1c43      	adds	r3, r0, #1
 800d9b4:	d103      	bne.n	800d9be <sbrk_aligned+0x26>
 800d9b6:	f04f 34ff 	mov.w	r4, #4294967295
 800d9ba:	4620      	mov	r0, r4
 800d9bc:	bd70      	pop	{r4, r5, r6, pc}
 800d9be:	1cc4      	adds	r4, r0, #3
 800d9c0:	f024 0403 	bic.w	r4, r4, #3
 800d9c4:	42a0      	cmp	r0, r4
 800d9c6:	d0f8      	beq.n	800d9ba <sbrk_aligned+0x22>
 800d9c8:	1a21      	subs	r1, r4, r0
 800d9ca:	4628      	mov	r0, r5
 800d9cc:	f000 ff80 	bl	800e8d0 <_sbrk_r>
 800d9d0:	3001      	adds	r0, #1
 800d9d2:	d1f2      	bne.n	800d9ba <sbrk_aligned+0x22>
 800d9d4:	e7ef      	b.n	800d9b6 <sbrk_aligned+0x1e>
 800d9d6:	bf00      	nop
 800d9d8:	20000ca0 	.word	0x20000ca0

0800d9dc <_malloc_r>:
 800d9dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9e0:	1ccd      	adds	r5, r1, #3
 800d9e2:	f025 0503 	bic.w	r5, r5, #3
 800d9e6:	3508      	adds	r5, #8
 800d9e8:	2d0c      	cmp	r5, #12
 800d9ea:	bf38      	it	cc
 800d9ec:	250c      	movcc	r5, #12
 800d9ee:	2d00      	cmp	r5, #0
 800d9f0:	4606      	mov	r6, r0
 800d9f2:	db01      	blt.n	800d9f8 <_malloc_r+0x1c>
 800d9f4:	42a9      	cmp	r1, r5
 800d9f6:	d904      	bls.n	800da02 <_malloc_r+0x26>
 800d9f8:	230c      	movs	r3, #12
 800d9fa:	6033      	str	r3, [r6, #0]
 800d9fc:	2000      	movs	r0, #0
 800d9fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800da02:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800dad8 <_malloc_r+0xfc>
 800da06:	f000 f87b 	bl	800db00 <__malloc_lock>
 800da0a:	f8d8 3000 	ldr.w	r3, [r8]
 800da0e:	461c      	mov	r4, r3
 800da10:	bb44      	cbnz	r4, 800da64 <_malloc_r+0x88>
 800da12:	4629      	mov	r1, r5
 800da14:	4630      	mov	r0, r6
 800da16:	f7ff ffbf 	bl	800d998 <sbrk_aligned>
 800da1a:	1c43      	adds	r3, r0, #1
 800da1c:	4604      	mov	r4, r0
 800da1e:	d158      	bne.n	800dad2 <_malloc_r+0xf6>
 800da20:	f8d8 4000 	ldr.w	r4, [r8]
 800da24:	4627      	mov	r7, r4
 800da26:	2f00      	cmp	r7, #0
 800da28:	d143      	bne.n	800dab2 <_malloc_r+0xd6>
 800da2a:	2c00      	cmp	r4, #0
 800da2c:	d04b      	beq.n	800dac6 <_malloc_r+0xea>
 800da2e:	6823      	ldr	r3, [r4, #0]
 800da30:	4639      	mov	r1, r7
 800da32:	4630      	mov	r0, r6
 800da34:	eb04 0903 	add.w	r9, r4, r3
 800da38:	f000 ff4a 	bl	800e8d0 <_sbrk_r>
 800da3c:	4581      	cmp	r9, r0
 800da3e:	d142      	bne.n	800dac6 <_malloc_r+0xea>
 800da40:	6821      	ldr	r1, [r4, #0]
 800da42:	1a6d      	subs	r5, r5, r1
 800da44:	4629      	mov	r1, r5
 800da46:	4630      	mov	r0, r6
 800da48:	f7ff ffa6 	bl	800d998 <sbrk_aligned>
 800da4c:	3001      	adds	r0, #1
 800da4e:	d03a      	beq.n	800dac6 <_malloc_r+0xea>
 800da50:	6823      	ldr	r3, [r4, #0]
 800da52:	442b      	add	r3, r5
 800da54:	6023      	str	r3, [r4, #0]
 800da56:	f8d8 3000 	ldr.w	r3, [r8]
 800da5a:	685a      	ldr	r2, [r3, #4]
 800da5c:	bb62      	cbnz	r2, 800dab8 <_malloc_r+0xdc>
 800da5e:	f8c8 7000 	str.w	r7, [r8]
 800da62:	e00f      	b.n	800da84 <_malloc_r+0xa8>
 800da64:	6822      	ldr	r2, [r4, #0]
 800da66:	1b52      	subs	r2, r2, r5
 800da68:	d420      	bmi.n	800daac <_malloc_r+0xd0>
 800da6a:	2a0b      	cmp	r2, #11
 800da6c:	d917      	bls.n	800da9e <_malloc_r+0xc2>
 800da6e:	1961      	adds	r1, r4, r5
 800da70:	42a3      	cmp	r3, r4
 800da72:	6025      	str	r5, [r4, #0]
 800da74:	bf18      	it	ne
 800da76:	6059      	strne	r1, [r3, #4]
 800da78:	6863      	ldr	r3, [r4, #4]
 800da7a:	bf08      	it	eq
 800da7c:	f8c8 1000 	streq.w	r1, [r8]
 800da80:	5162      	str	r2, [r4, r5]
 800da82:	604b      	str	r3, [r1, #4]
 800da84:	4630      	mov	r0, r6
 800da86:	f000 f841 	bl	800db0c <__malloc_unlock>
 800da8a:	f104 000b 	add.w	r0, r4, #11
 800da8e:	1d23      	adds	r3, r4, #4
 800da90:	f020 0007 	bic.w	r0, r0, #7
 800da94:	1ac2      	subs	r2, r0, r3
 800da96:	bf1c      	itt	ne
 800da98:	1a1b      	subne	r3, r3, r0
 800da9a:	50a3      	strne	r3, [r4, r2]
 800da9c:	e7af      	b.n	800d9fe <_malloc_r+0x22>
 800da9e:	6862      	ldr	r2, [r4, #4]
 800daa0:	42a3      	cmp	r3, r4
 800daa2:	bf0c      	ite	eq
 800daa4:	f8c8 2000 	streq.w	r2, [r8]
 800daa8:	605a      	strne	r2, [r3, #4]
 800daaa:	e7eb      	b.n	800da84 <_malloc_r+0xa8>
 800daac:	4623      	mov	r3, r4
 800daae:	6864      	ldr	r4, [r4, #4]
 800dab0:	e7ae      	b.n	800da10 <_malloc_r+0x34>
 800dab2:	463c      	mov	r4, r7
 800dab4:	687f      	ldr	r7, [r7, #4]
 800dab6:	e7b6      	b.n	800da26 <_malloc_r+0x4a>
 800dab8:	461a      	mov	r2, r3
 800daba:	685b      	ldr	r3, [r3, #4]
 800dabc:	42a3      	cmp	r3, r4
 800dabe:	d1fb      	bne.n	800dab8 <_malloc_r+0xdc>
 800dac0:	2300      	movs	r3, #0
 800dac2:	6053      	str	r3, [r2, #4]
 800dac4:	e7de      	b.n	800da84 <_malloc_r+0xa8>
 800dac6:	230c      	movs	r3, #12
 800dac8:	6033      	str	r3, [r6, #0]
 800daca:	4630      	mov	r0, r6
 800dacc:	f000 f81e 	bl	800db0c <__malloc_unlock>
 800dad0:	e794      	b.n	800d9fc <_malloc_r+0x20>
 800dad2:	6005      	str	r5, [r0, #0]
 800dad4:	e7d6      	b.n	800da84 <_malloc_r+0xa8>
 800dad6:	bf00      	nop
 800dad8:	20000ca4 	.word	0x20000ca4

0800dadc <__ascii_mbtowc>:
 800dadc:	b082      	sub	sp, #8
 800dade:	b901      	cbnz	r1, 800dae2 <__ascii_mbtowc+0x6>
 800dae0:	a901      	add	r1, sp, #4
 800dae2:	b142      	cbz	r2, 800daf6 <__ascii_mbtowc+0x1a>
 800dae4:	b14b      	cbz	r3, 800dafa <__ascii_mbtowc+0x1e>
 800dae6:	7813      	ldrb	r3, [r2, #0]
 800dae8:	600b      	str	r3, [r1, #0]
 800daea:	7812      	ldrb	r2, [r2, #0]
 800daec:	1e10      	subs	r0, r2, #0
 800daee:	bf18      	it	ne
 800daf0:	2001      	movne	r0, #1
 800daf2:	b002      	add	sp, #8
 800daf4:	4770      	bx	lr
 800daf6:	4610      	mov	r0, r2
 800daf8:	e7fb      	b.n	800daf2 <__ascii_mbtowc+0x16>
 800dafa:	f06f 0001 	mvn.w	r0, #1
 800dafe:	e7f8      	b.n	800daf2 <__ascii_mbtowc+0x16>

0800db00 <__malloc_lock>:
 800db00:	4801      	ldr	r0, [pc, #4]	@ (800db08 <__malloc_lock+0x8>)
 800db02:	f7fe bd50 	b.w	800c5a6 <__retarget_lock_acquire_recursive>
 800db06:	bf00      	nop
 800db08:	20000c9c 	.word	0x20000c9c

0800db0c <__malloc_unlock>:
 800db0c:	4801      	ldr	r0, [pc, #4]	@ (800db14 <__malloc_unlock+0x8>)
 800db0e:	f7fe bd4b 	b.w	800c5a8 <__retarget_lock_release_recursive>
 800db12:	bf00      	nop
 800db14:	20000c9c 	.word	0x20000c9c

0800db18 <_Balloc>:
 800db18:	b570      	push	{r4, r5, r6, lr}
 800db1a:	69c6      	ldr	r6, [r0, #28]
 800db1c:	4604      	mov	r4, r0
 800db1e:	460d      	mov	r5, r1
 800db20:	b976      	cbnz	r6, 800db40 <_Balloc+0x28>
 800db22:	2010      	movs	r0, #16
 800db24:	f7ff ff30 	bl	800d988 <malloc>
 800db28:	4602      	mov	r2, r0
 800db2a:	61e0      	str	r0, [r4, #28]
 800db2c:	b920      	cbnz	r0, 800db38 <_Balloc+0x20>
 800db2e:	4b18      	ldr	r3, [pc, #96]	@ (800db90 <_Balloc+0x78>)
 800db30:	4818      	ldr	r0, [pc, #96]	@ (800db94 <_Balloc+0x7c>)
 800db32:	216b      	movs	r1, #107	@ 0x6b
 800db34:	f000 fedc 	bl	800e8f0 <__assert_func>
 800db38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800db3c:	6006      	str	r6, [r0, #0]
 800db3e:	60c6      	str	r6, [r0, #12]
 800db40:	69e6      	ldr	r6, [r4, #28]
 800db42:	68f3      	ldr	r3, [r6, #12]
 800db44:	b183      	cbz	r3, 800db68 <_Balloc+0x50>
 800db46:	69e3      	ldr	r3, [r4, #28]
 800db48:	68db      	ldr	r3, [r3, #12]
 800db4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800db4e:	b9b8      	cbnz	r0, 800db80 <_Balloc+0x68>
 800db50:	2101      	movs	r1, #1
 800db52:	fa01 f605 	lsl.w	r6, r1, r5
 800db56:	1d72      	adds	r2, r6, #5
 800db58:	0092      	lsls	r2, r2, #2
 800db5a:	4620      	mov	r0, r4
 800db5c:	f000 fee6 	bl	800e92c <_calloc_r>
 800db60:	b160      	cbz	r0, 800db7c <_Balloc+0x64>
 800db62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800db66:	e00e      	b.n	800db86 <_Balloc+0x6e>
 800db68:	2221      	movs	r2, #33	@ 0x21
 800db6a:	2104      	movs	r1, #4
 800db6c:	4620      	mov	r0, r4
 800db6e:	f000 fedd 	bl	800e92c <_calloc_r>
 800db72:	69e3      	ldr	r3, [r4, #28]
 800db74:	60f0      	str	r0, [r6, #12]
 800db76:	68db      	ldr	r3, [r3, #12]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	d1e4      	bne.n	800db46 <_Balloc+0x2e>
 800db7c:	2000      	movs	r0, #0
 800db7e:	bd70      	pop	{r4, r5, r6, pc}
 800db80:	6802      	ldr	r2, [r0, #0]
 800db82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800db86:	2300      	movs	r3, #0
 800db88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800db8c:	e7f7      	b.n	800db7e <_Balloc+0x66>
 800db8e:	bf00      	nop
 800db90:	0801032a 	.word	0x0801032a
 800db94:	0801040a 	.word	0x0801040a

0800db98 <_Bfree>:
 800db98:	b570      	push	{r4, r5, r6, lr}
 800db9a:	69c6      	ldr	r6, [r0, #28]
 800db9c:	4605      	mov	r5, r0
 800db9e:	460c      	mov	r4, r1
 800dba0:	b976      	cbnz	r6, 800dbc0 <_Bfree+0x28>
 800dba2:	2010      	movs	r0, #16
 800dba4:	f7ff fef0 	bl	800d988 <malloc>
 800dba8:	4602      	mov	r2, r0
 800dbaa:	61e8      	str	r0, [r5, #28]
 800dbac:	b920      	cbnz	r0, 800dbb8 <_Bfree+0x20>
 800dbae:	4b09      	ldr	r3, [pc, #36]	@ (800dbd4 <_Bfree+0x3c>)
 800dbb0:	4809      	ldr	r0, [pc, #36]	@ (800dbd8 <_Bfree+0x40>)
 800dbb2:	218f      	movs	r1, #143	@ 0x8f
 800dbb4:	f000 fe9c 	bl	800e8f0 <__assert_func>
 800dbb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dbbc:	6006      	str	r6, [r0, #0]
 800dbbe:	60c6      	str	r6, [r0, #12]
 800dbc0:	b13c      	cbz	r4, 800dbd2 <_Bfree+0x3a>
 800dbc2:	69eb      	ldr	r3, [r5, #28]
 800dbc4:	6862      	ldr	r2, [r4, #4]
 800dbc6:	68db      	ldr	r3, [r3, #12]
 800dbc8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dbcc:	6021      	str	r1, [r4, #0]
 800dbce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800dbd2:	bd70      	pop	{r4, r5, r6, pc}
 800dbd4:	0801032a 	.word	0x0801032a
 800dbd8:	0801040a 	.word	0x0801040a

0800dbdc <__multadd>:
 800dbdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dbe0:	690d      	ldr	r5, [r1, #16]
 800dbe2:	4607      	mov	r7, r0
 800dbe4:	460c      	mov	r4, r1
 800dbe6:	461e      	mov	r6, r3
 800dbe8:	f101 0c14 	add.w	ip, r1, #20
 800dbec:	2000      	movs	r0, #0
 800dbee:	f8dc 3000 	ldr.w	r3, [ip]
 800dbf2:	b299      	uxth	r1, r3
 800dbf4:	fb02 6101 	mla	r1, r2, r1, r6
 800dbf8:	0c1e      	lsrs	r6, r3, #16
 800dbfa:	0c0b      	lsrs	r3, r1, #16
 800dbfc:	fb02 3306 	mla	r3, r2, r6, r3
 800dc00:	b289      	uxth	r1, r1
 800dc02:	3001      	adds	r0, #1
 800dc04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800dc08:	4285      	cmp	r5, r0
 800dc0a:	f84c 1b04 	str.w	r1, [ip], #4
 800dc0e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800dc12:	dcec      	bgt.n	800dbee <__multadd+0x12>
 800dc14:	b30e      	cbz	r6, 800dc5a <__multadd+0x7e>
 800dc16:	68a3      	ldr	r3, [r4, #8]
 800dc18:	42ab      	cmp	r3, r5
 800dc1a:	dc19      	bgt.n	800dc50 <__multadd+0x74>
 800dc1c:	6861      	ldr	r1, [r4, #4]
 800dc1e:	4638      	mov	r0, r7
 800dc20:	3101      	adds	r1, #1
 800dc22:	f7ff ff79 	bl	800db18 <_Balloc>
 800dc26:	4680      	mov	r8, r0
 800dc28:	b928      	cbnz	r0, 800dc36 <__multadd+0x5a>
 800dc2a:	4602      	mov	r2, r0
 800dc2c:	4b0c      	ldr	r3, [pc, #48]	@ (800dc60 <__multadd+0x84>)
 800dc2e:	480d      	ldr	r0, [pc, #52]	@ (800dc64 <__multadd+0x88>)
 800dc30:	21ba      	movs	r1, #186	@ 0xba
 800dc32:	f000 fe5d 	bl	800e8f0 <__assert_func>
 800dc36:	6922      	ldr	r2, [r4, #16]
 800dc38:	3202      	adds	r2, #2
 800dc3a:	f104 010c 	add.w	r1, r4, #12
 800dc3e:	0092      	lsls	r2, r2, #2
 800dc40:	300c      	adds	r0, #12
 800dc42:	f7fe fcba 	bl	800c5ba <memcpy>
 800dc46:	4621      	mov	r1, r4
 800dc48:	4638      	mov	r0, r7
 800dc4a:	f7ff ffa5 	bl	800db98 <_Bfree>
 800dc4e:	4644      	mov	r4, r8
 800dc50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800dc54:	3501      	adds	r5, #1
 800dc56:	615e      	str	r6, [r3, #20]
 800dc58:	6125      	str	r5, [r4, #16]
 800dc5a:	4620      	mov	r0, r4
 800dc5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc60:	08010399 	.word	0x08010399
 800dc64:	0801040a 	.word	0x0801040a

0800dc68 <__s2b>:
 800dc68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dc6c:	460c      	mov	r4, r1
 800dc6e:	4615      	mov	r5, r2
 800dc70:	461f      	mov	r7, r3
 800dc72:	2209      	movs	r2, #9
 800dc74:	3308      	adds	r3, #8
 800dc76:	4606      	mov	r6, r0
 800dc78:	fb93 f3f2 	sdiv	r3, r3, r2
 800dc7c:	2100      	movs	r1, #0
 800dc7e:	2201      	movs	r2, #1
 800dc80:	429a      	cmp	r2, r3
 800dc82:	db09      	blt.n	800dc98 <__s2b+0x30>
 800dc84:	4630      	mov	r0, r6
 800dc86:	f7ff ff47 	bl	800db18 <_Balloc>
 800dc8a:	b940      	cbnz	r0, 800dc9e <__s2b+0x36>
 800dc8c:	4602      	mov	r2, r0
 800dc8e:	4b19      	ldr	r3, [pc, #100]	@ (800dcf4 <__s2b+0x8c>)
 800dc90:	4819      	ldr	r0, [pc, #100]	@ (800dcf8 <__s2b+0x90>)
 800dc92:	21d3      	movs	r1, #211	@ 0xd3
 800dc94:	f000 fe2c 	bl	800e8f0 <__assert_func>
 800dc98:	0052      	lsls	r2, r2, #1
 800dc9a:	3101      	adds	r1, #1
 800dc9c:	e7f0      	b.n	800dc80 <__s2b+0x18>
 800dc9e:	9b08      	ldr	r3, [sp, #32]
 800dca0:	6143      	str	r3, [r0, #20]
 800dca2:	2d09      	cmp	r5, #9
 800dca4:	f04f 0301 	mov.w	r3, #1
 800dca8:	6103      	str	r3, [r0, #16]
 800dcaa:	dd16      	ble.n	800dcda <__s2b+0x72>
 800dcac:	f104 0909 	add.w	r9, r4, #9
 800dcb0:	46c8      	mov	r8, r9
 800dcb2:	442c      	add	r4, r5
 800dcb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dcb8:	4601      	mov	r1, r0
 800dcba:	3b30      	subs	r3, #48	@ 0x30
 800dcbc:	220a      	movs	r2, #10
 800dcbe:	4630      	mov	r0, r6
 800dcc0:	f7ff ff8c 	bl	800dbdc <__multadd>
 800dcc4:	45a0      	cmp	r8, r4
 800dcc6:	d1f5      	bne.n	800dcb4 <__s2b+0x4c>
 800dcc8:	f1a5 0408 	sub.w	r4, r5, #8
 800dccc:	444c      	add	r4, r9
 800dcce:	1b2d      	subs	r5, r5, r4
 800dcd0:	1963      	adds	r3, r4, r5
 800dcd2:	42bb      	cmp	r3, r7
 800dcd4:	db04      	blt.n	800dce0 <__s2b+0x78>
 800dcd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcda:	340a      	adds	r4, #10
 800dcdc:	2509      	movs	r5, #9
 800dcde:	e7f6      	b.n	800dcce <__s2b+0x66>
 800dce0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dce4:	4601      	mov	r1, r0
 800dce6:	3b30      	subs	r3, #48	@ 0x30
 800dce8:	220a      	movs	r2, #10
 800dcea:	4630      	mov	r0, r6
 800dcec:	f7ff ff76 	bl	800dbdc <__multadd>
 800dcf0:	e7ee      	b.n	800dcd0 <__s2b+0x68>
 800dcf2:	bf00      	nop
 800dcf4:	08010399 	.word	0x08010399
 800dcf8:	0801040a 	.word	0x0801040a

0800dcfc <__hi0bits>:
 800dcfc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800dd00:	4603      	mov	r3, r0
 800dd02:	bf36      	itet	cc
 800dd04:	0403      	lslcc	r3, r0, #16
 800dd06:	2000      	movcs	r0, #0
 800dd08:	2010      	movcc	r0, #16
 800dd0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800dd0e:	bf3c      	itt	cc
 800dd10:	021b      	lslcc	r3, r3, #8
 800dd12:	3008      	addcc	r0, #8
 800dd14:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800dd18:	bf3c      	itt	cc
 800dd1a:	011b      	lslcc	r3, r3, #4
 800dd1c:	3004      	addcc	r0, #4
 800dd1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800dd22:	bf3c      	itt	cc
 800dd24:	009b      	lslcc	r3, r3, #2
 800dd26:	3002      	addcc	r0, #2
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	db05      	blt.n	800dd38 <__hi0bits+0x3c>
 800dd2c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800dd30:	f100 0001 	add.w	r0, r0, #1
 800dd34:	bf08      	it	eq
 800dd36:	2020      	moveq	r0, #32
 800dd38:	4770      	bx	lr

0800dd3a <__lo0bits>:
 800dd3a:	6803      	ldr	r3, [r0, #0]
 800dd3c:	4602      	mov	r2, r0
 800dd3e:	f013 0007 	ands.w	r0, r3, #7
 800dd42:	d00b      	beq.n	800dd5c <__lo0bits+0x22>
 800dd44:	07d9      	lsls	r1, r3, #31
 800dd46:	d421      	bmi.n	800dd8c <__lo0bits+0x52>
 800dd48:	0798      	lsls	r0, r3, #30
 800dd4a:	bf49      	itett	mi
 800dd4c:	085b      	lsrmi	r3, r3, #1
 800dd4e:	089b      	lsrpl	r3, r3, #2
 800dd50:	2001      	movmi	r0, #1
 800dd52:	6013      	strmi	r3, [r2, #0]
 800dd54:	bf5c      	itt	pl
 800dd56:	6013      	strpl	r3, [r2, #0]
 800dd58:	2002      	movpl	r0, #2
 800dd5a:	4770      	bx	lr
 800dd5c:	b299      	uxth	r1, r3
 800dd5e:	b909      	cbnz	r1, 800dd64 <__lo0bits+0x2a>
 800dd60:	0c1b      	lsrs	r3, r3, #16
 800dd62:	2010      	movs	r0, #16
 800dd64:	b2d9      	uxtb	r1, r3
 800dd66:	b909      	cbnz	r1, 800dd6c <__lo0bits+0x32>
 800dd68:	3008      	adds	r0, #8
 800dd6a:	0a1b      	lsrs	r3, r3, #8
 800dd6c:	0719      	lsls	r1, r3, #28
 800dd6e:	bf04      	itt	eq
 800dd70:	091b      	lsreq	r3, r3, #4
 800dd72:	3004      	addeq	r0, #4
 800dd74:	0799      	lsls	r1, r3, #30
 800dd76:	bf04      	itt	eq
 800dd78:	089b      	lsreq	r3, r3, #2
 800dd7a:	3002      	addeq	r0, #2
 800dd7c:	07d9      	lsls	r1, r3, #31
 800dd7e:	d403      	bmi.n	800dd88 <__lo0bits+0x4e>
 800dd80:	085b      	lsrs	r3, r3, #1
 800dd82:	f100 0001 	add.w	r0, r0, #1
 800dd86:	d003      	beq.n	800dd90 <__lo0bits+0x56>
 800dd88:	6013      	str	r3, [r2, #0]
 800dd8a:	4770      	bx	lr
 800dd8c:	2000      	movs	r0, #0
 800dd8e:	4770      	bx	lr
 800dd90:	2020      	movs	r0, #32
 800dd92:	4770      	bx	lr

0800dd94 <__i2b>:
 800dd94:	b510      	push	{r4, lr}
 800dd96:	460c      	mov	r4, r1
 800dd98:	2101      	movs	r1, #1
 800dd9a:	f7ff febd 	bl	800db18 <_Balloc>
 800dd9e:	4602      	mov	r2, r0
 800dda0:	b928      	cbnz	r0, 800ddae <__i2b+0x1a>
 800dda2:	4b05      	ldr	r3, [pc, #20]	@ (800ddb8 <__i2b+0x24>)
 800dda4:	4805      	ldr	r0, [pc, #20]	@ (800ddbc <__i2b+0x28>)
 800dda6:	f240 1145 	movw	r1, #325	@ 0x145
 800ddaa:	f000 fda1 	bl	800e8f0 <__assert_func>
 800ddae:	2301      	movs	r3, #1
 800ddb0:	6144      	str	r4, [r0, #20]
 800ddb2:	6103      	str	r3, [r0, #16]
 800ddb4:	bd10      	pop	{r4, pc}
 800ddb6:	bf00      	nop
 800ddb8:	08010399 	.word	0x08010399
 800ddbc:	0801040a 	.word	0x0801040a

0800ddc0 <__multiply>:
 800ddc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddc4:	4614      	mov	r4, r2
 800ddc6:	690a      	ldr	r2, [r1, #16]
 800ddc8:	6923      	ldr	r3, [r4, #16]
 800ddca:	429a      	cmp	r2, r3
 800ddcc:	bfa8      	it	ge
 800ddce:	4623      	movge	r3, r4
 800ddd0:	460f      	mov	r7, r1
 800ddd2:	bfa4      	itt	ge
 800ddd4:	460c      	movge	r4, r1
 800ddd6:	461f      	movge	r7, r3
 800ddd8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800dddc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800dde0:	68a3      	ldr	r3, [r4, #8]
 800dde2:	6861      	ldr	r1, [r4, #4]
 800dde4:	eb0a 0609 	add.w	r6, sl, r9
 800dde8:	42b3      	cmp	r3, r6
 800ddea:	b085      	sub	sp, #20
 800ddec:	bfb8      	it	lt
 800ddee:	3101      	addlt	r1, #1
 800ddf0:	f7ff fe92 	bl	800db18 <_Balloc>
 800ddf4:	b930      	cbnz	r0, 800de04 <__multiply+0x44>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	4b44      	ldr	r3, [pc, #272]	@ (800df0c <__multiply+0x14c>)
 800ddfa:	4845      	ldr	r0, [pc, #276]	@ (800df10 <__multiply+0x150>)
 800ddfc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800de00:	f000 fd76 	bl	800e8f0 <__assert_func>
 800de04:	f100 0514 	add.w	r5, r0, #20
 800de08:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800de0c:	462b      	mov	r3, r5
 800de0e:	2200      	movs	r2, #0
 800de10:	4543      	cmp	r3, r8
 800de12:	d321      	bcc.n	800de58 <__multiply+0x98>
 800de14:	f107 0114 	add.w	r1, r7, #20
 800de18:	f104 0214 	add.w	r2, r4, #20
 800de1c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800de20:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800de24:	9302      	str	r3, [sp, #8]
 800de26:	1b13      	subs	r3, r2, r4
 800de28:	3b15      	subs	r3, #21
 800de2a:	f023 0303 	bic.w	r3, r3, #3
 800de2e:	3304      	adds	r3, #4
 800de30:	f104 0715 	add.w	r7, r4, #21
 800de34:	42ba      	cmp	r2, r7
 800de36:	bf38      	it	cc
 800de38:	2304      	movcc	r3, #4
 800de3a:	9301      	str	r3, [sp, #4]
 800de3c:	9b02      	ldr	r3, [sp, #8]
 800de3e:	9103      	str	r1, [sp, #12]
 800de40:	428b      	cmp	r3, r1
 800de42:	d80c      	bhi.n	800de5e <__multiply+0x9e>
 800de44:	2e00      	cmp	r6, #0
 800de46:	dd03      	ble.n	800de50 <__multiply+0x90>
 800de48:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800de4c:	2b00      	cmp	r3, #0
 800de4e:	d05b      	beq.n	800df08 <__multiply+0x148>
 800de50:	6106      	str	r6, [r0, #16]
 800de52:	b005      	add	sp, #20
 800de54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de58:	f843 2b04 	str.w	r2, [r3], #4
 800de5c:	e7d8      	b.n	800de10 <__multiply+0x50>
 800de5e:	f8b1 a000 	ldrh.w	sl, [r1]
 800de62:	f1ba 0f00 	cmp.w	sl, #0
 800de66:	d024      	beq.n	800deb2 <__multiply+0xf2>
 800de68:	f104 0e14 	add.w	lr, r4, #20
 800de6c:	46a9      	mov	r9, r5
 800de6e:	f04f 0c00 	mov.w	ip, #0
 800de72:	f85e 7b04 	ldr.w	r7, [lr], #4
 800de76:	f8d9 3000 	ldr.w	r3, [r9]
 800de7a:	fa1f fb87 	uxth.w	fp, r7
 800de7e:	b29b      	uxth	r3, r3
 800de80:	fb0a 330b 	mla	r3, sl, fp, r3
 800de84:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800de88:	f8d9 7000 	ldr.w	r7, [r9]
 800de8c:	4463      	add	r3, ip
 800de8e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800de92:	fb0a c70b 	mla	r7, sl, fp, ip
 800de96:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800de9a:	b29b      	uxth	r3, r3
 800de9c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dea0:	4572      	cmp	r2, lr
 800dea2:	f849 3b04 	str.w	r3, [r9], #4
 800dea6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800deaa:	d8e2      	bhi.n	800de72 <__multiply+0xb2>
 800deac:	9b01      	ldr	r3, [sp, #4]
 800deae:	f845 c003 	str.w	ip, [r5, r3]
 800deb2:	9b03      	ldr	r3, [sp, #12]
 800deb4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800deb8:	3104      	adds	r1, #4
 800deba:	f1b9 0f00 	cmp.w	r9, #0
 800debe:	d021      	beq.n	800df04 <__multiply+0x144>
 800dec0:	682b      	ldr	r3, [r5, #0]
 800dec2:	f104 0c14 	add.w	ip, r4, #20
 800dec6:	46ae      	mov	lr, r5
 800dec8:	f04f 0a00 	mov.w	sl, #0
 800decc:	f8bc b000 	ldrh.w	fp, [ip]
 800ded0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800ded4:	fb09 770b 	mla	r7, r9, fp, r7
 800ded8:	4457      	add	r7, sl
 800deda:	b29b      	uxth	r3, r3
 800dedc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800dee0:	f84e 3b04 	str.w	r3, [lr], #4
 800dee4:	f85c 3b04 	ldr.w	r3, [ip], #4
 800dee8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800deec:	f8be 3000 	ldrh.w	r3, [lr]
 800def0:	fb09 330a 	mla	r3, r9, sl, r3
 800def4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800def8:	4562      	cmp	r2, ip
 800defa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800defe:	d8e5      	bhi.n	800decc <__multiply+0x10c>
 800df00:	9f01      	ldr	r7, [sp, #4]
 800df02:	51eb      	str	r3, [r5, r7]
 800df04:	3504      	adds	r5, #4
 800df06:	e799      	b.n	800de3c <__multiply+0x7c>
 800df08:	3e01      	subs	r6, #1
 800df0a:	e79b      	b.n	800de44 <__multiply+0x84>
 800df0c:	08010399 	.word	0x08010399
 800df10:	0801040a 	.word	0x0801040a

0800df14 <__pow5mult>:
 800df14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df18:	4615      	mov	r5, r2
 800df1a:	f012 0203 	ands.w	r2, r2, #3
 800df1e:	4607      	mov	r7, r0
 800df20:	460e      	mov	r6, r1
 800df22:	d007      	beq.n	800df34 <__pow5mult+0x20>
 800df24:	4c25      	ldr	r4, [pc, #148]	@ (800dfbc <__pow5mult+0xa8>)
 800df26:	3a01      	subs	r2, #1
 800df28:	2300      	movs	r3, #0
 800df2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800df2e:	f7ff fe55 	bl	800dbdc <__multadd>
 800df32:	4606      	mov	r6, r0
 800df34:	10ad      	asrs	r5, r5, #2
 800df36:	d03d      	beq.n	800dfb4 <__pow5mult+0xa0>
 800df38:	69fc      	ldr	r4, [r7, #28]
 800df3a:	b97c      	cbnz	r4, 800df5c <__pow5mult+0x48>
 800df3c:	2010      	movs	r0, #16
 800df3e:	f7ff fd23 	bl	800d988 <malloc>
 800df42:	4602      	mov	r2, r0
 800df44:	61f8      	str	r0, [r7, #28]
 800df46:	b928      	cbnz	r0, 800df54 <__pow5mult+0x40>
 800df48:	4b1d      	ldr	r3, [pc, #116]	@ (800dfc0 <__pow5mult+0xac>)
 800df4a:	481e      	ldr	r0, [pc, #120]	@ (800dfc4 <__pow5mult+0xb0>)
 800df4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800df50:	f000 fcce 	bl	800e8f0 <__assert_func>
 800df54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800df58:	6004      	str	r4, [r0, #0]
 800df5a:	60c4      	str	r4, [r0, #12]
 800df5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800df60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800df64:	b94c      	cbnz	r4, 800df7a <__pow5mult+0x66>
 800df66:	f240 2171 	movw	r1, #625	@ 0x271
 800df6a:	4638      	mov	r0, r7
 800df6c:	f7ff ff12 	bl	800dd94 <__i2b>
 800df70:	2300      	movs	r3, #0
 800df72:	f8c8 0008 	str.w	r0, [r8, #8]
 800df76:	4604      	mov	r4, r0
 800df78:	6003      	str	r3, [r0, #0]
 800df7a:	f04f 0900 	mov.w	r9, #0
 800df7e:	07eb      	lsls	r3, r5, #31
 800df80:	d50a      	bpl.n	800df98 <__pow5mult+0x84>
 800df82:	4631      	mov	r1, r6
 800df84:	4622      	mov	r2, r4
 800df86:	4638      	mov	r0, r7
 800df88:	f7ff ff1a 	bl	800ddc0 <__multiply>
 800df8c:	4631      	mov	r1, r6
 800df8e:	4680      	mov	r8, r0
 800df90:	4638      	mov	r0, r7
 800df92:	f7ff fe01 	bl	800db98 <_Bfree>
 800df96:	4646      	mov	r6, r8
 800df98:	106d      	asrs	r5, r5, #1
 800df9a:	d00b      	beq.n	800dfb4 <__pow5mult+0xa0>
 800df9c:	6820      	ldr	r0, [r4, #0]
 800df9e:	b938      	cbnz	r0, 800dfb0 <__pow5mult+0x9c>
 800dfa0:	4622      	mov	r2, r4
 800dfa2:	4621      	mov	r1, r4
 800dfa4:	4638      	mov	r0, r7
 800dfa6:	f7ff ff0b 	bl	800ddc0 <__multiply>
 800dfaa:	6020      	str	r0, [r4, #0]
 800dfac:	f8c0 9000 	str.w	r9, [r0]
 800dfb0:	4604      	mov	r4, r0
 800dfb2:	e7e4      	b.n	800df7e <__pow5mult+0x6a>
 800dfb4:	4630      	mov	r0, r6
 800dfb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dfba:	bf00      	nop
 800dfbc:	08010464 	.word	0x08010464
 800dfc0:	0801032a 	.word	0x0801032a
 800dfc4:	0801040a 	.word	0x0801040a

0800dfc8 <__lshift>:
 800dfc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dfcc:	460c      	mov	r4, r1
 800dfce:	6849      	ldr	r1, [r1, #4]
 800dfd0:	6923      	ldr	r3, [r4, #16]
 800dfd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dfd6:	68a3      	ldr	r3, [r4, #8]
 800dfd8:	4607      	mov	r7, r0
 800dfda:	4691      	mov	r9, r2
 800dfdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dfe0:	f108 0601 	add.w	r6, r8, #1
 800dfe4:	42b3      	cmp	r3, r6
 800dfe6:	db0b      	blt.n	800e000 <__lshift+0x38>
 800dfe8:	4638      	mov	r0, r7
 800dfea:	f7ff fd95 	bl	800db18 <_Balloc>
 800dfee:	4605      	mov	r5, r0
 800dff0:	b948      	cbnz	r0, 800e006 <__lshift+0x3e>
 800dff2:	4602      	mov	r2, r0
 800dff4:	4b28      	ldr	r3, [pc, #160]	@ (800e098 <__lshift+0xd0>)
 800dff6:	4829      	ldr	r0, [pc, #164]	@ (800e09c <__lshift+0xd4>)
 800dff8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800dffc:	f000 fc78 	bl	800e8f0 <__assert_func>
 800e000:	3101      	adds	r1, #1
 800e002:	005b      	lsls	r3, r3, #1
 800e004:	e7ee      	b.n	800dfe4 <__lshift+0x1c>
 800e006:	2300      	movs	r3, #0
 800e008:	f100 0114 	add.w	r1, r0, #20
 800e00c:	f100 0210 	add.w	r2, r0, #16
 800e010:	4618      	mov	r0, r3
 800e012:	4553      	cmp	r3, sl
 800e014:	db33      	blt.n	800e07e <__lshift+0xb6>
 800e016:	6920      	ldr	r0, [r4, #16]
 800e018:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e01c:	f104 0314 	add.w	r3, r4, #20
 800e020:	f019 091f 	ands.w	r9, r9, #31
 800e024:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e028:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e02c:	d02b      	beq.n	800e086 <__lshift+0xbe>
 800e02e:	f1c9 0e20 	rsb	lr, r9, #32
 800e032:	468a      	mov	sl, r1
 800e034:	2200      	movs	r2, #0
 800e036:	6818      	ldr	r0, [r3, #0]
 800e038:	fa00 f009 	lsl.w	r0, r0, r9
 800e03c:	4310      	orrs	r0, r2
 800e03e:	f84a 0b04 	str.w	r0, [sl], #4
 800e042:	f853 2b04 	ldr.w	r2, [r3], #4
 800e046:	459c      	cmp	ip, r3
 800e048:	fa22 f20e 	lsr.w	r2, r2, lr
 800e04c:	d8f3      	bhi.n	800e036 <__lshift+0x6e>
 800e04e:	ebac 0304 	sub.w	r3, ip, r4
 800e052:	3b15      	subs	r3, #21
 800e054:	f023 0303 	bic.w	r3, r3, #3
 800e058:	3304      	adds	r3, #4
 800e05a:	f104 0015 	add.w	r0, r4, #21
 800e05e:	4584      	cmp	ip, r0
 800e060:	bf38      	it	cc
 800e062:	2304      	movcc	r3, #4
 800e064:	50ca      	str	r2, [r1, r3]
 800e066:	b10a      	cbz	r2, 800e06c <__lshift+0xa4>
 800e068:	f108 0602 	add.w	r6, r8, #2
 800e06c:	3e01      	subs	r6, #1
 800e06e:	4638      	mov	r0, r7
 800e070:	612e      	str	r6, [r5, #16]
 800e072:	4621      	mov	r1, r4
 800e074:	f7ff fd90 	bl	800db98 <_Bfree>
 800e078:	4628      	mov	r0, r5
 800e07a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e07e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e082:	3301      	adds	r3, #1
 800e084:	e7c5      	b.n	800e012 <__lshift+0x4a>
 800e086:	3904      	subs	r1, #4
 800e088:	f853 2b04 	ldr.w	r2, [r3], #4
 800e08c:	f841 2f04 	str.w	r2, [r1, #4]!
 800e090:	459c      	cmp	ip, r3
 800e092:	d8f9      	bhi.n	800e088 <__lshift+0xc0>
 800e094:	e7ea      	b.n	800e06c <__lshift+0xa4>
 800e096:	bf00      	nop
 800e098:	08010399 	.word	0x08010399
 800e09c:	0801040a 	.word	0x0801040a

0800e0a0 <__mcmp>:
 800e0a0:	690a      	ldr	r2, [r1, #16]
 800e0a2:	4603      	mov	r3, r0
 800e0a4:	6900      	ldr	r0, [r0, #16]
 800e0a6:	1a80      	subs	r0, r0, r2
 800e0a8:	b530      	push	{r4, r5, lr}
 800e0aa:	d10e      	bne.n	800e0ca <__mcmp+0x2a>
 800e0ac:	3314      	adds	r3, #20
 800e0ae:	3114      	adds	r1, #20
 800e0b0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e0b4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e0b8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e0bc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e0c0:	4295      	cmp	r5, r2
 800e0c2:	d003      	beq.n	800e0cc <__mcmp+0x2c>
 800e0c4:	d205      	bcs.n	800e0d2 <__mcmp+0x32>
 800e0c6:	f04f 30ff 	mov.w	r0, #4294967295
 800e0ca:	bd30      	pop	{r4, r5, pc}
 800e0cc:	42a3      	cmp	r3, r4
 800e0ce:	d3f3      	bcc.n	800e0b8 <__mcmp+0x18>
 800e0d0:	e7fb      	b.n	800e0ca <__mcmp+0x2a>
 800e0d2:	2001      	movs	r0, #1
 800e0d4:	e7f9      	b.n	800e0ca <__mcmp+0x2a>
	...

0800e0d8 <__mdiff>:
 800e0d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0dc:	4689      	mov	r9, r1
 800e0de:	4606      	mov	r6, r0
 800e0e0:	4611      	mov	r1, r2
 800e0e2:	4648      	mov	r0, r9
 800e0e4:	4614      	mov	r4, r2
 800e0e6:	f7ff ffdb 	bl	800e0a0 <__mcmp>
 800e0ea:	1e05      	subs	r5, r0, #0
 800e0ec:	d112      	bne.n	800e114 <__mdiff+0x3c>
 800e0ee:	4629      	mov	r1, r5
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	f7ff fd11 	bl	800db18 <_Balloc>
 800e0f6:	4602      	mov	r2, r0
 800e0f8:	b928      	cbnz	r0, 800e106 <__mdiff+0x2e>
 800e0fa:	4b3f      	ldr	r3, [pc, #252]	@ (800e1f8 <__mdiff+0x120>)
 800e0fc:	f240 2137 	movw	r1, #567	@ 0x237
 800e100:	483e      	ldr	r0, [pc, #248]	@ (800e1fc <__mdiff+0x124>)
 800e102:	f000 fbf5 	bl	800e8f0 <__assert_func>
 800e106:	2301      	movs	r3, #1
 800e108:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e10c:	4610      	mov	r0, r2
 800e10e:	b003      	add	sp, #12
 800e110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e114:	bfbc      	itt	lt
 800e116:	464b      	movlt	r3, r9
 800e118:	46a1      	movlt	r9, r4
 800e11a:	4630      	mov	r0, r6
 800e11c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e120:	bfba      	itte	lt
 800e122:	461c      	movlt	r4, r3
 800e124:	2501      	movlt	r5, #1
 800e126:	2500      	movge	r5, #0
 800e128:	f7ff fcf6 	bl	800db18 <_Balloc>
 800e12c:	4602      	mov	r2, r0
 800e12e:	b918      	cbnz	r0, 800e138 <__mdiff+0x60>
 800e130:	4b31      	ldr	r3, [pc, #196]	@ (800e1f8 <__mdiff+0x120>)
 800e132:	f240 2145 	movw	r1, #581	@ 0x245
 800e136:	e7e3      	b.n	800e100 <__mdiff+0x28>
 800e138:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e13c:	6926      	ldr	r6, [r4, #16]
 800e13e:	60c5      	str	r5, [r0, #12]
 800e140:	f109 0310 	add.w	r3, r9, #16
 800e144:	f109 0514 	add.w	r5, r9, #20
 800e148:	f104 0e14 	add.w	lr, r4, #20
 800e14c:	f100 0b14 	add.w	fp, r0, #20
 800e150:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e154:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e158:	9301      	str	r3, [sp, #4]
 800e15a:	46d9      	mov	r9, fp
 800e15c:	f04f 0c00 	mov.w	ip, #0
 800e160:	9b01      	ldr	r3, [sp, #4]
 800e162:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e166:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e16a:	9301      	str	r3, [sp, #4]
 800e16c:	fa1f f38a 	uxth.w	r3, sl
 800e170:	4619      	mov	r1, r3
 800e172:	b283      	uxth	r3, r0
 800e174:	1acb      	subs	r3, r1, r3
 800e176:	0c00      	lsrs	r0, r0, #16
 800e178:	4463      	add	r3, ip
 800e17a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e17e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e182:	b29b      	uxth	r3, r3
 800e184:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e188:	4576      	cmp	r6, lr
 800e18a:	f849 3b04 	str.w	r3, [r9], #4
 800e18e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e192:	d8e5      	bhi.n	800e160 <__mdiff+0x88>
 800e194:	1b33      	subs	r3, r6, r4
 800e196:	3b15      	subs	r3, #21
 800e198:	f023 0303 	bic.w	r3, r3, #3
 800e19c:	3415      	adds	r4, #21
 800e19e:	3304      	adds	r3, #4
 800e1a0:	42a6      	cmp	r6, r4
 800e1a2:	bf38      	it	cc
 800e1a4:	2304      	movcc	r3, #4
 800e1a6:	441d      	add	r5, r3
 800e1a8:	445b      	add	r3, fp
 800e1aa:	461e      	mov	r6, r3
 800e1ac:	462c      	mov	r4, r5
 800e1ae:	4544      	cmp	r4, r8
 800e1b0:	d30e      	bcc.n	800e1d0 <__mdiff+0xf8>
 800e1b2:	f108 0103 	add.w	r1, r8, #3
 800e1b6:	1b49      	subs	r1, r1, r5
 800e1b8:	f021 0103 	bic.w	r1, r1, #3
 800e1bc:	3d03      	subs	r5, #3
 800e1be:	45a8      	cmp	r8, r5
 800e1c0:	bf38      	it	cc
 800e1c2:	2100      	movcc	r1, #0
 800e1c4:	440b      	add	r3, r1
 800e1c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e1ca:	b191      	cbz	r1, 800e1f2 <__mdiff+0x11a>
 800e1cc:	6117      	str	r7, [r2, #16]
 800e1ce:	e79d      	b.n	800e10c <__mdiff+0x34>
 800e1d0:	f854 1b04 	ldr.w	r1, [r4], #4
 800e1d4:	46e6      	mov	lr, ip
 800e1d6:	0c08      	lsrs	r0, r1, #16
 800e1d8:	fa1c fc81 	uxtah	ip, ip, r1
 800e1dc:	4471      	add	r1, lr
 800e1de:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e1e2:	b289      	uxth	r1, r1
 800e1e4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e1e8:	f846 1b04 	str.w	r1, [r6], #4
 800e1ec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e1f0:	e7dd      	b.n	800e1ae <__mdiff+0xd6>
 800e1f2:	3f01      	subs	r7, #1
 800e1f4:	e7e7      	b.n	800e1c6 <__mdiff+0xee>
 800e1f6:	bf00      	nop
 800e1f8:	08010399 	.word	0x08010399
 800e1fc:	0801040a 	.word	0x0801040a

0800e200 <__ulp>:
 800e200:	b082      	sub	sp, #8
 800e202:	ed8d 0b00 	vstr	d0, [sp]
 800e206:	9a01      	ldr	r2, [sp, #4]
 800e208:	4b0f      	ldr	r3, [pc, #60]	@ (800e248 <__ulp+0x48>)
 800e20a:	4013      	ands	r3, r2
 800e20c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800e210:	2b00      	cmp	r3, #0
 800e212:	dc08      	bgt.n	800e226 <__ulp+0x26>
 800e214:	425b      	negs	r3, r3
 800e216:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800e21a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e21e:	da04      	bge.n	800e22a <__ulp+0x2a>
 800e220:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800e224:	4113      	asrs	r3, r2
 800e226:	2200      	movs	r2, #0
 800e228:	e008      	b.n	800e23c <__ulp+0x3c>
 800e22a:	f1a2 0314 	sub.w	r3, r2, #20
 800e22e:	2b1e      	cmp	r3, #30
 800e230:	bfda      	itte	le
 800e232:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800e236:	40da      	lsrle	r2, r3
 800e238:	2201      	movgt	r2, #1
 800e23a:	2300      	movs	r3, #0
 800e23c:	4619      	mov	r1, r3
 800e23e:	4610      	mov	r0, r2
 800e240:	ec41 0b10 	vmov	d0, r0, r1
 800e244:	b002      	add	sp, #8
 800e246:	4770      	bx	lr
 800e248:	7ff00000 	.word	0x7ff00000

0800e24c <__b2d>:
 800e24c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e250:	6906      	ldr	r6, [r0, #16]
 800e252:	f100 0814 	add.w	r8, r0, #20
 800e256:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e25a:	1f37      	subs	r7, r6, #4
 800e25c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e260:	4610      	mov	r0, r2
 800e262:	f7ff fd4b 	bl	800dcfc <__hi0bits>
 800e266:	f1c0 0320 	rsb	r3, r0, #32
 800e26a:	280a      	cmp	r0, #10
 800e26c:	600b      	str	r3, [r1, #0]
 800e26e:	491b      	ldr	r1, [pc, #108]	@ (800e2dc <__b2d+0x90>)
 800e270:	dc15      	bgt.n	800e29e <__b2d+0x52>
 800e272:	f1c0 0c0b 	rsb	ip, r0, #11
 800e276:	fa22 f30c 	lsr.w	r3, r2, ip
 800e27a:	45b8      	cmp	r8, r7
 800e27c:	ea43 0501 	orr.w	r5, r3, r1
 800e280:	bf34      	ite	cc
 800e282:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e286:	2300      	movcs	r3, #0
 800e288:	3015      	adds	r0, #21
 800e28a:	fa02 f000 	lsl.w	r0, r2, r0
 800e28e:	fa23 f30c 	lsr.w	r3, r3, ip
 800e292:	4303      	orrs	r3, r0
 800e294:	461c      	mov	r4, r3
 800e296:	ec45 4b10 	vmov	d0, r4, r5
 800e29a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e29e:	45b8      	cmp	r8, r7
 800e2a0:	bf3a      	itte	cc
 800e2a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e2a6:	f1a6 0708 	subcc.w	r7, r6, #8
 800e2aa:	2300      	movcs	r3, #0
 800e2ac:	380b      	subs	r0, #11
 800e2ae:	d012      	beq.n	800e2d6 <__b2d+0x8a>
 800e2b0:	f1c0 0120 	rsb	r1, r0, #32
 800e2b4:	fa23 f401 	lsr.w	r4, r3, r1
 800e2b8:	4082      	lsls	r2, r0
 800e2ba:	4322      	orrs	r2, r4
 800e2bc:	4547      	cmp	r7, r8
 800e2be:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800e2c2:	bf8c      	ite	hi
 800e2c4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e2c8:	2200      	movls	r2, #0
 800e2ca:	4083      	lsls	r3, r0
 800e2cc:	40ca      	lsrs	r2, r1
 800e2ce:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800e2d2:	4313      	orrs	r3, r2
 800e2d4:	e7de      	b.n	800e294 <__b2d+0x48>
 800e2d6:	ea42 0501 	orr.w	r5, r2, r1
 800e2da:	e7db      	b.n	800e294 <__b2d+0x48>
 800e2dc:	3ff00000 	.word	0x3ff00000

0800e2e0 <__d2b>:
 800e2e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e2e4:	460f      	mov	r7, r1
 800e2e6:	2101      	movs	r1, #1
 800e2e8:	ec59 8b10 	vmov	r8, r9, d0
 800e2ec:	4616      	mov	r6, r2
 800e2ee:	f7ff fc13 	bl	800db18 <_Balloc>
 800e2f2:	4604      	mov	r4, r0
 800e2f4:	b930      	cbnz	r0, 800e304 <__d2b+0x24>
 800e2f6:	4602      	mov	r2, r0
 800e2f8:	4b23      	ldr	r3, [pc, #140]	@ (800e388 <__d2b+0xa8>)
 800e2fa:	4824      	ldr	r0, [pc, #144]	@ (800e38c <__d2b+0xac>)
 800e2fc:	f240 310f 	movw	r1, #783	@ 0x30f
 800e300:	f000 faf6 	bl	800e8f0 <__assert_func>
 800e304:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e308:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e30c:	b10d      	cbz	r5, 800e312 <__d2b+0x32>
 800e30e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e312:	9301      	str	r3, [sp, #4]
 800e314:	f1b8 0300 	subs.w	r3, r8, #0
 800e318:	d023      	beq.n	800e362 <__d2b+0x82>
 800e31a:	4668      	mov	r0, sp
 800e31c:	9300      	str	r3, [sp, #0]
 800e31e:	f7ff fd0c 	bl	800dd3a <__lo0bits>
 800e322:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e326:	b1d0      	cbz	r0, 800e35e <__d2b+0x7e>
 800e328:	f1c0 0320 	rsb	r3, r0, #32
 800e32c:	fa02 f303 	lsl.w	r3, r2, r3
 800e330:	430b      	orrs	r3, r1
 800e332:	40c2      	lsrs	r2, r0
 800e334:	6163      	str	r3, [r4, #20]
 800e336:	9201      	str	r2, [sp, #4]
 800e338:	9b01      	ldr	r3, [sp, #4]
 800e33a:	61a3      	str	r3, [r4, #24]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	bf0c      	ite	eq
 800e340:	2201      	moveq	r2, #1
 800e342:	2202      	movne	r2, #2
 800e344:	6122      	str	r2, [r4, #16]
 800e346:	b1a5      	cbz	r5, 800e372 <__d2b+0x92>
 800e348:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e34c:	4405      	add	r5, r0
 800e34e:	603d      	str	r5, [r7, #0]
 800e350:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e354:	6030      	str	r0, [r6, #0]
 800e356:	4620      	mov	r0, r4
 800e358:	b003      	add	sp, #12
 800e35a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e35e:	6161      	str	r1, [r4, #20]
 800e360:	e7ea      	b.n	800e338 <__d2b+0x58>
 800e362:	a801      	add	r0, sp, #4
 800e364:	f7ff fce9 	bl	800dd3a <__lo0bits>
 800e368:	9b01      	ldr	r3, [sp, #4]
 800e36a:	6163      	str	r3, [r4, #20]
 800e36c:	3020      	adds	r0, #32
 800e36e:	2201      	movs	r2, #1
 800e370:	e7e8      	b.n	800e344 <__d2b+0x64>
 800e372:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e376:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e37a:	6038      	str	r0, [r7, #0]
 800e37c:	6918      	ldr	r0, [r3, #16]
 800e37e:	f7ff fcbd 	bl	800dcfc <__hi0bits>
 800e382:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e386:	e7e5      	b.n	800e354 <__d2b+0x74>
 800e388:	08010399 	.word	0x08010399
 800e38c:	0801040a 	.word	0x0801040a

0800e390 <__ratio>:
 800e390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e394:	b085      	sub	sp, #20
 800e396:	e9cd 1000 	strd	r1, r0, [sp]
 800e39a:	a902      	add	r1, sp, #8
 800e39c:	f7ff ff56 	bl	800e24c <__b2d>
 800e3a0:	9800      	ldr	r0, [sp, #0]
 800e3a2:	a903      	add	r1, sp, #12
 800e3a4:	ec55 4b10 	vmov	r4, r5, d0
 800e3a8:	f7ff ff50 	bl	800e24c <__b2d>
 800e3ac:	9b01      	ldr	r3, [sp, #4]
 800e3ae:	6919      	ldr	r1, [r3, #16]
 800e3b0:	9b00      	ldr	r3, [sp, #0]
 800e3b2:	691b      	ldr	r3, [r3, #16]
 800e3b4:	1ac9      	subs	r1, r1, r3
 800e3b6:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800e3ba:	1a9b      	subs	r3, r3, r2
 800e3bc:	ec5b ab10 	vmov	sl, fp, d0
 800e3c0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	bfce      	itee	gt
 800e3c8:	462a      	movgt	r2, r5
 800e3ca:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e3ce:	465a      	movle	r2, fp
 800e3d0:	462f      	mov	r7, r5
 800e3d2:	46d9      	mov	r9, fp
 800e3d4:	bfcc      	ite	gt
 800e3d6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e3da:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800e3de:	464b      	mov	r3, r9
 800e3e0:	4652      	mov	r2, sl
 800e3e2:	4620      	mov	r0, r4
 800e3e4:	4639      	mov	r1, r7
 800e3e6:	f7f2 fa51 	bl	800088c <__aeabi_ddiv>
 800e3ea:	ec41 0b10 	vmov	d0, r0, r1
 800e3ee:	b005      	add	sp, #20
 800e3f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e3f4 <__copybits>:
 800e3f4:	3901      	subs	r1, #1
 800e3f6:	b570      	push	{r4, r5, r6, lr}
 800e3f8:	1149      	asrs	r1, r1, #5
 800e3fa:	6914      	ldr	r4, [r2, #16]
 800e3fc:	3101      	adds	r1, #1
 800e3fe:	f102 0314 	add.w	r3, r2, #20
 800e402:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e406:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e40a:	1f05      	subs	r5, r0, #4
 800e40c:	42a3      	cmp	r3, r4
 800e40e:	d30c      	bcc.n	800e42a <__copybits+0x36>
 800e410:	1aa3      	subs	r3, r4, r2
 800e412:	3b11      	subs	r3, #17
 800e414:	f023 0303 	bic.w	r3, r3, #3
 800e418:	3211      	adds	r2, #17
 800e41a:	42a2      	cmp	r2, r4
 800e41c:	bf88      	it	hi
 800e41e:	2300      	movhi	r3, #0
 800e420:	4418      	add	r0, r3
 800e422:	2300      	movs	r3, #0
 800e424:	4288      	cmp	r0, r1
 800e426:	d305      	bcc.n	800e434 <__copybits+0x40>
 800e428:	bd70      	pop	{r4, r5, r6, pc}
 800e42a:	f853 6b04 	ldr.w	r6, [r3], #4
 800e42e:	f845 6f04 	str.w	r6, [r5, #4]!
 800e432:	e7eb      	b.n	800e40c <__copybits+0x18>
 800e434:	f840 3b04 	str.w	r3, [r0], #4
 800e438:	e7f4      	b.n	800e424 <__copybits+0x30>

0800e43a <__any_on>:
 800e43a:	f100 0214 	add.w	r2, r0, #20
 800e43e:	6900      	ldr	r0, [r0, #16]
 800e440:	114b      	asrs	r3, r1, #5
 800e442:	4298      	cmp	r0, r3
 800e444:	b510      	push	{r4, lr}
 800e446:	db11      	blt.n	800e46c <__any_on+0x32>
 800e448:	dd0a      	ble.n	800e460 <__any_on+0x26>
 800e44a:	f011 011f 	ands.w	r1, r1, #31
 800e44e:	d007      	beq.n	800e460 <__any_on+0x26>
 800e450:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e454:	fa24 f001 	lsr.w	r0, r4, r1
 800e458:	fa00 f101 	lsl.w	r1, r0, r1
 800e45c:	428c      	cmp	r4, r1
 800e45e:	d10b      	bne.n	800e478 <__any_on+0x3e>
 800e460:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e464:	4293      	cmp	r3, r2
 800e466:	d803      	bhi.n	800e470 <__any_on+0x36>
 800e468:	2000      	movs	r0, #0
 800e46a:	bd10      	pop	{r4, pc}
 800e46c:	4603      	mov	r3, r0
 800e46e:	e7f7      	b.n	800e460 <__any_on+0x26>
 800e470:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e474:	2900      	cmp	r1, #0
 800e476:	d0f5      	beq.n	800e464 <__any_on+0x2a>
 800e478:	2001      	movs	r0, #1
 800e47a:	e7f6      	b.n	800e46a <__any_on+0x30>

0800e47c <__ascii_wctomb>:
 800e47c:	4603      	mov	r3, r0
 800e47e:	4608      	mov	r0, r1
 800e480:	b141      	cbz	r1, 800e494 <__ascii_wctomb+0x18>
 800e482:	2aff      	cmp	r2, #255	@ 0xff
 800e484:	d904      	bls.n	800e490 <__ascii_wctomb+0x14>
 800e486:	228a      	movs	r2, #138	@ 0x8a
 800e488:	601a      	str	r2, [r3, #0]
 800e48a:	f04f 30ff 	mov.w	r0, #4294967295
 800e48e:	4770      	bx	lr
 800e490:	700a      	strb	r2, [r1, #0]
 800e492:	2001      	movs	r0, #1
 800e494:	4770      	bx	lr

0800e496 <__ssputs_r>:
 800e496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e49a:	688e      	ldr	r6, [r1, #8]
 800e49c:	461f      	mov	r7, r3
 800e49e:	42be      	cmp	r6, r7
 800e4a0:	680b      	ldr	r3, [r1, #0]
 800e4a2:	4682      	mov	sl, r0
 800e4a4:	460c      	mov	r4, r1
 800e4a6:	4690      	mov	r8, r2
 800e4a8:	d82d      	bhi.n	800e506 <__ssputs_r+0x70>
 800e4aa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e4ae:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e4b2:	d026      	beq.n	800e502 <__ssputs_r+0x6c>
 800e4b4:	6965      	ldr	r5, [r4, #20]
 800e4b6:	6909      	ldr	r1, [r1, #16]
 800e4b8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e4bc:	eba3 0901 	sub.w	r9, r3, r1
 800e4c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e4c4:	1c7b      	adds	r3, r7, #1
 800e4c6:	444b      	add	r3, r9
 800e4c8:	106d      	asrs	r5, r5, #1
 800e4ca:	429d      	cmp	r5, r3
 800e4cc:	bf38      	it	cc
 800e4ce:	461d      	movcc	r5, r3
 800e4d0:	0553      	lsls	r3, r2, #21
 800e4d2:	d527      	bpl.n	800e524 <__ssputs_r+0x8e>
 800e4d4:	4629      	mov	r1, r5
 800e4d6:	f7ff fa81 	bl	800d9dc <_malloc_r>
 800e4da:	4606      	mov	r6, r0
 800e4dc:	b360      	cbz	r0, 800e538 <__ssputs_r+0xa2>
 800e4de:	6921      	ldr	r1, [r4, #16]
 800e4e0:	464a      	mov	r2, r9
 800e4e2:	f7fe f86a 	bl	800c5ba <memcpy>
 800e4e6:	89a3      	ldrh	r3, [r4, #12]
 800e4e8:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e4ec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e4f0:	81a3      	strh	r3, [r4, #12]
 800e4f2:	6126      	str	r6, [r4, #16]
 800e4f4:	6165      	str	r5, [r4, #20]
 800e4f6:	444e      	add	r6, r9
 800e4f8:	eba5 0509 	sub.w	r5, r5, r9
 800e4fc:	6026      	str	r6, [r4, #0]
 800e4fe:	60a5      	str	r5, [r4, #8]
 800e500:	463e      	mov	r6, r7
 800e502:	42be      	cmp	r6, r7
 800e504:	d900      	bls.n	800e508 <__ssputs_r+0x72>
 800e506:	463e      	mov	r6, r7
 800e508:	6820      	ldr	r0, [r4, #0]
 800e50a:	4632      	mov	r2, r6
 800e50c:	4641      	mov	r1, r8
 800e50e:	f000 f9c5 	bl	800e89c <memmove>
 800e512:	68a3      	ldr	r3, [r4, #8]
 800e514:	1b9b      	subs	r3, r3, r6
 800e516:	60a3      	str	r3, [r4, #8]
 800e518:	6823      	ldr	r3, [r4, #0]
 800e51a:	4433      	add	r3, r6
 800e51c:	6023      	str	r3, [r4, #0]
 800e51e:	2000      	movs	r0, #0
 800e520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e524:	462a      	mov	r2, r5
 800e526:	f000 fa15 	bl	800e954 <_realloc_r>
 800e52a:	4606      	mov	r6, r0
 800e52c:	2800      	cmp	r0, #0
 800e52e:	d1e0      	bne.n	800e4f2 <__ssputs_r+0x5c>
 800e530:	6921      	ldr	r1, [r4, #16]
 800e532:	4650      	mov	r0, sl
 800e534:	f7fe fea4 	bl	800d280 <_free_r>
 800e538:	230c      	movs	r3, #12
 800e53a:	f8ca 3000 	str.w	r3, [sl]
 800e53e:	89a3      	ldrh	r3, [r4, #12]
 800e540:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e544:	81a3      	strh	r3, [r4, #12]
 800e546:	f04f 30ff 	mov.w	r0, #4294967295
 800e54a:	e7e9      	b.n	800e520 <__ssputs_r+0x8a>

0800e54c <_svfiprintf_r>:
 800e54c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e550:	4698      	mov	r8, r3
 800e552:	898b      	ldrh	r3, [r1, #12]
 800e554:	061b      	lsls	r3, r3, #24
 800e556:	b09d      	sub	sp, #116	@ 0x74
 800e558:	4607      	mov	r7, r0
 800e55a:	460d      	mov	r5, r1
 800e55c:	4614      	mov	r4, r2
 800e55e:	d510      	bpl.n	800e582 <_svfiprintf_r+0x36>
 800e560:	690b      	ldr	r3, [r1, #16]
 800e562:	b973      	cbnz	r3, 800e582 <_svfiprintf_r+0x36>
 800e564:	2140      	movs	r1, #64	@ 0x40
 800e566:	f7ff fa39 	bl	800d9dc <_malloc_r>
 800e56a:	6028      	str	r0, [r5, #0]
 800e56c:	6128      	str	r0, [r5, #16]
 800e56e:	b930      	cbnz	r0, 800e57e <_svfiprintf_r+0x32>
 800e570:	230c      	movs	r3, #12
 800e572:	603b      	str	r3, [r7, #0]
 800e574:	f04f 30ff 	mov.w	r0, #4294967295
 800e578:	b01d      	add	sp, #116	@ 0x74
 800e57a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e57e:	2340      	movs	r3, #64	@ 0x40
 800e580:	616b      	str	r3, [r5, #20]
 800e582:	2300      	movs	r3, #0
 800e584:	9309      	str	r3, [sp, #36]	@ 0x24
 800e586:	2320      	movs	r3, #32
 800e588:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e58c:	f8cd 800c 	str.w	r8, [sp, #12]
 800e590:	2330      	movs	r3, #48	@ 0x30
 800e592:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e730 <_svfiprintf_r+0x1e4>
 800e596:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e59a:	f04f 0901 	mov.w	r9, #1
 800e59e:	4623      	mov	r3, r4
 800e5a0:	469a      	mov	sl, r3
 800e5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5a6:	b10a      	cbz	r2, 800e5ac <_svfiprintf_r+0x60>
 800e5a8:	2a25      	cmp	r2, #37	@ 0x25
 800e5aa:	d1f9      	bne.n	800e5a0 <_svfiprintf_r+0x54>
 800e5ac:	ebba 0b04 	subs.w	fp, sl, r4
 800e5b0:	d00b      	beq.n	800e5ca <_svfiprintf_r+0x7e>
 800e5b2:	465b      	mov	r3, fp
 800e5b4:	4622      	mov	r2, r4
 800e5b6:	4629      	mov	r1, r5
 800e5b8:	4638      	mov	r0, r7
 800e5ba:	f7ff ff6c 	bl	800e496 <__ssputs_r>
 800e5be:	3001      	adds	r0, #1
 800e5c0:	f000 80a7 	beq.w	800e712 <_svfiprintf_r+0x1c6>
 800e5c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e5c6:	445a      	add	r2, fp
 800e5c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800e5ca:	f89a 3000 	ldrb.w	r3, [sl]
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	f000 809f 	beq.w	800e712 <_svfiprintf_r+0x1c6>
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	f04f 32ff 	mov.w	r2, #4294967295
 800e5da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5de:	f10a 0a01 	add.w	sl, sl, #1
 800e5e2:	9304      	str	r3, [sp, #16]
 800e5e4:	9307      	str	r3, [sp, #28]
 800e5e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e5ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800e5ec:	4654      	mov	r4, sl
 800e5ee:	2205      	movs	r2, #5
 800e5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5f4:	484e      	ldr	r0, [pc, #312]	@ (800e730 <_svfiprintf_r+0x1e4>)
 800e5f6:	f7f1 fe0b 	bl	8000210 <memchr>
 800e5fa:	9a04      	ldr	r2, [sp, #16]
 800e5fc:	b9d8      	cbnz	r0, 800e636 <_svfiprintf_r+0xea>
 800e5fe:	06d0      	lsls	r0, r2, #27
 800e600:	bf44      	itt	mi
 800e602:	2320      	movmi	r3, #32
 800e604:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e608:	0711      	lsls	r1, r2, #28
 800e60a:	bf44      	itt	mi
 800e60c:	232b      	movmi	r3, #43	@ 0x2b
 800e60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e612:	f89a 3000 	ldrb.w	r3, [sl]
 800e616:	2b2a      	cmp	r3, #42	@ 0x2a
 800e618:	d015      	beq.n	800e646 <_svfiprintf_r+0xfa>
 800e61a:	9a07      	ldr	r2, [sp, #28]
 800e61c:	4654      	mov	r4, sl
 800e61e:	2000      	movs	r0, #0
 800e620:	f04f 0c0a 	mov.w	ip, #10
 800e624:	4621      	mov	r1, r4
 800e626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e62a:	3b30      	subs	r3, #48	@ 0x30
 800e62c:	2b09      	cmp	r3, #9
 800e62e:	d94b      	bls.n	800e6c8 <_svfiprintf_r+0x17c>
 800e630:	b1b0      	cbz	r0, 800e660 <_svfiprintf_r+0x114>
 800e632:	9207      	str	r2, [sp, #28]
 800e634:	e014      	b.n	800e660 <_svfiprintf_r+0x114>
 800e636:	eba0 0308 	sub.w	r3, r0, r8
 800e63a:	fa09 f303 	lsl.w	r3, r9, r3
 800e63e:	4313      	orrs	r3, r2
 800e640:	9304      	str	r3, [sp, #16]
 800e642:	46a2      	mov	sl, r4
 800e644:	e7d2      	b.n	800e5ec <_svfiprintf_r+0xa0>
 800e646:	9b03      	ldr	r3, [sp, #12]
 800e648:	1d19      	adds	r1, r3, #4
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	9103      	str	r1, [sp, #12]
 800e64e:	2b00      	cmp	r3, #0
 800e650:	bfbb      	ittet	lt
 800e652:	425b      	neglt	r3, r3
 800e654:	f042 0202 	orrlt.w	r2, r2, #2
 800e658:	9307      	strge	r3, [sp, #28]
 800e65a:	9307      	strlt	r3, [sp, #28]
 800e65c:	bfb8      	it	lt
 800e65e:	9204      	strlt	r2, [sp, #16]
 800e660:	7823      	ldrb	r3, [r4, #0]
 800e662:	2b2e      	cmp	r3, #46	@ 0x2e
 800e664:	d10a      	bne.n	800e67c <_svfiprintf_r+0x130>
 800e666:	7863      	ldrb	r3, [r4, #1]
 800e668:	2b2a      	cmp	r3, #42	@ 0x2a
 800e66a:	d132      	bne.n	800e6d2 <_svfiprintf_r+0x186>
 800e66c:	9b03      	ldr	r3, [sp, #12]
 800e66e:	1d1a      	adds	r2, r3, #4
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	9203      	str	r2, [sp, #12]
 800e674:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e678:	3402      	adds	r4, #2
 800e67a:	9305      	str	r3, [sp, #20]
 800e67c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e740 <_svfiprintf_r+0x1f4>
 800e680:	7821      	ldrb	r1, [r4, #0]
 800e682:	2203      	movs	r2, #3
 800e684:	4650      	mov	r0, sl
 800e686:	f7f1 fdc3 	bl	8000210 <memchr>
 800e68a:	b138      	cbz	r0, 800e69c <_svfiprintf_r+0x150>
 800e68c:	9b04      	ldr	r3, [sp, #16]
 800e68e:	eba0 000a 	sub.w	r0, r0, sl
 800e692:	2240      	movs	r2, #64	@ 0x40
 800e694:	4082      	lsls	r2, r0
 800e696:	4313      	orrs	r3, r2
 800e698:	3401      	adds	r4, #1
 800e69a:	9304      	str	r3, [sp, #16]
 800e69c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6a0:	4824      	ldr	r0, [pc, #144]	@ (800e734 <_svfiprintf_r+0x1e8>)
 800e6a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e6a6:	2206      	movs	r2, #6
 800e6a8:	f7f1 fdb2 	bl	8000210 <memchr>
 800e6ac:	2800      	cmp	r0, #0
 800e6ae:	d036      	beq.n	800e71e <_svfiprintf_r+0x1d2>
 800e6b0:	4b21      	ldr	r3, [pc, #132]	@ (800e738 <_svfiprintf_r+0x1ec>)
 800e6b2:	bb1b      	cbnz	r3, 800e6fc <_svfiprintf_r+0x1b0>
 800e6b4:	9b03      	ldr	r3, [sp, #12]
 800e6b6:	3307      	adds	r3, #7
 800e6b8:	f023 0307 	bic.w	r3, r3, #7
 800e6bc:	3308      	adds	r3, #8
 800e6be:	9303      	str	r3, [sp, #12]
 800e6c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6c2:	4433      	add	r3, r6
 800e6c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800e6c6:	e76a      	b.n	800e59e <_svfiprintf_r+0x52>
 800e6c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6cc:	460c      	mov	r4, r1
 800e6ce:	2001      	movs	r0, #1
 800e6d0:	e7a8      	b.n	800e624 <_svfiprintf_r+0xd8>
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	3401      	adds	r4, #1
 800e6d6:	9305      	str	r3, [sp, #20]
 800e6d8:	4619      	mov	r1, r3
 800e6da:	f04f 0c0a 	mov.w	ip, #10
 800e6de:	4620      	mov	r0, r4
 800e6e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6e4:	3a30      	subs	r2, #48	@ 0x30
 800e6e6:	2a09      	cmp	r2, #9
 800e6e8:	d903      	bls.n	800e6f2 <_svfiprintf_r+0x1a6>
 800e6ea:	2b00      	cmp	r3, #0
 800e6ec:	d0c6      	beq.n	800e67c <_svfiprintf_r+0x130>
 800e6ee:	9105      	str	r1, [sp, #20]
 800e6f0:	e7c4      	b.n	800e67c <_svfiprintf_r+0x130>
 800e6f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e6f6:	4604      	mov	r4, r0
 800e6f8:	2301      	movs	r3, #1
 800e6fa:	e7f0      	b.n	800e6de <_svfiprintf_r+0x192>
 800e6fc:	ab03      	add	r3, sp, #12
 800e6fe:	9300      	str	r3, [sp, #0]
 800e700:	462a      	mov	r2, r5
 800e702:	4b0e      	ldr	r3, [pc, #56]	@ (800e73c <_svfiprintf_r+0x1f0>)
 800e704:	a904      	add	r1, sp, #16
 800e706:	4638      	mov	r0, r7
 800e708:	f7fd f99e 	bl	800ba48 <_printf_float>
 800e70c:	1c42      	adds	r2, r0, #1
 800e70e:	4606      	mov	r6, r0
 800e710:	d1d6      	bne.n	800e6c0 <_svfiprintf_r+0x174>
 800e712:	89ab      	ldrh	r3, [r5, #12]
 800e714:	065b      	lsls	r3, r3, #25
 800e716:	f53f af2d 	bmi.w	800e574 <_svfiprintf_r+0x28>
 800e71a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e71c:	e72c      	b.n	800e578 <_svfiprintf_r+0x2c>
 800e71e:	ab03      	add	r3, sp, #12
 800e720:	9300      	str	r3, [sp, #0]
 800e722:	462a      	mov	r2, r5
 800e724:	4b05      	ldr	r3, [pc, #20]	@ (800e73c <_svfiprintf_r+0x1f0>)
 800e726:	a904      	add	r1, sp, #16
 800e728:	4638      	mov	r0, r7
 800e72a:	f7fd fc25 	bl	800bf78 <_printf_i>
 800e72e:	e7ed      	b.n	800e70c <_svfiprintf_r+0x1c0>
 800e730:	08010560 	.word	0x08010560
 800e734:	0801056a 	.word	0x0801056a
 800e738:	0800ba49 	.word	0x0800ba49
 800e73c:	0800e497 	.word	0x0800e497
 800e740:	08010566 	.word	0x08010566

0800e744 <__sflush_r>:
 800e744:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e748:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e74c:	0716      	lsls	r6, r2, #28
 800e74e:	4605      	mov	r5, r0
 800e750:	460c      	mov	r4, r1
 800e752:	d454      	bmi.n	800e7fe <__sflush_r+0xba>
 800e754:	684b      	ldr	r3, [r1, #4]
 800e756:	2b00      	cmp	r3, #0
 800e758:	dc02      	bgt.n	800e760 <__sflush_r+0x1c>
 800e75a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	dd48      	ble.n	800e7f2 <__sflush_r+0xae>
 800e760:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e762:	2e00      	cmp	r6, #0
 800e764:	d045      	beq.n	800e7f2 <__sflush_r+0xae>
 800e766:	2300      	movs	r3, #0
 800e768:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800e76c:	682f      	ldr	r7, [r5, #0]
 800e76e:	6a21      	ldr	r1, [r4, #32]
 800e770:	602b      	str	r3, [r5, #0]
 800e772:	d030      	beq.n	800e7d6 <__sflush_r+0x92>
 800e774:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800e776:	89a3      	ldrh	r3, [r4, #12]
 800e778:	0759      	lsls	r1, r3, #29
 800e77a:	d505      	bpl.n	800e788 <__sflush_r+0x44>
 800e77c:	6863      	ldr	r3, [r4, #4]
 800e77e:	1ad2      	subs	r2, r2, r3
 800e780:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e782:	b10b      	cbz	r3, 800e788 <__sflush_r+0x44>
 800e784:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e786:	1ad2      	subs	r2, r2, r3
 800e788:	2300      	movs	r3, #0
 800e78a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800e78c:	6a21      	ldr	r1, [r4, #32]
 800e78e:	4628      	mov	r0, r5
 800e790:	47b0      	blx	r6
 800e792:	1c43      	adds	r3, r0, #1
 800e794:	89a3      	ldrh	r3, [r4, #12]
 800e796:	d106      	bne.n	800e7a6 <__sflush_r+0x62>
 800e798:	6829      	ldr	r1, [r5, #0]
 800e79a:	291d      	cmp	r1, #29
 800e79c:	d82b      	bhi.n	800e7f6 <__sflush_r+0xb2>
 800e79e:	4a2a      	ldr	r2, [pc, #168]	@ (800e848 <__sflush_r+0x104>)
 800e7a0:	410a      	asrs	r2, r1
 800e7a2:	07d6      	lsls	r6, r2, #31
 800e7a4:	d427      	bmi.n	800e7f6 <__sflush_r+0xb2>
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	6062      	str	r2, [r4, #4]
 800e7aa:	04d9      	lsls	r1, r3, #19
 800e7ac:	6922      	ldr	r2, [r4, #16]
 800e7ae:	6022      	str	r2, [r4, #0]
 800e7b0:	d504      	bpl.n	800e7bc <__sflush_r+0x78>
 800e7b2:	1c42      	adds	r2, r0, #1
 800e7b4:	d101      	bne.n	800e7ba <__sflush_r+0x76>
 800e7b6:	682b      	ldr	r3, [r5, #0]
 800e7b8:	b903      	cbnz	r3, 800e7bc <__sflush_r+0x78>
 800e7ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800e7bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e7be:	602f      	str	r7, [r5, #0]
 800e7c0:	b1b9      	cbz	r1, 800e7f2 <__sflush_r+0xae>
 800e7c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e7c6:	4299      	cmp	r1, r3
 800e7c8:	d002      	beq.n	800e7d0 <__sflush_r+0x8c>
 800e7ca:	4628      	mov	r0, r5
 800e7cc:	f7fe fd58 	bl	800d280 <_free_r>
 800e7d0:	2300      	movs	r3, #0
 800e7d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800e7d4:	e00d      	b.n	800e7f2 <__sflush_r+0xae>
 800e7d6:	2301      	movs	r3, #1
 800e7d8:	4628      	mov	r0, r5
 800e7da:	47b0      	blx	r6
 800e7dc:	4602      	mov	r2, r0
 800e7de:	1c50      	adds	r0, r2, #1
 800e7e0:	d1c9      	bne.n	800e776 <__sflush_r+0x32>
 800e7e2:	682b      	ldr	r3, [r5, #0]
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d0c6      	beq.n	800e776 <__sflush_r+0x32>
 800e7e8:	2b1d      	cmp	r3, #29
 800e7ea:	d001      	beq.n	800e7f0 <__sflush_r+0xac>
 800e7ec:	2b16      	cmp	r3, #22
 800e7ee:	d11e      	bne.n	800e82e <__sflush_r+0xea>
 800e7f0:	602f      	str	r7, [r5, #0]
 800e7f2:	2000      	movs	r0, #0
 800e7f4:	e022      	b.n	800e83c <__sflush_r+0xf8>
 800e7f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e7fa:	b21b      	sxth	r3, r3
 800e7fc:	e01b      	b.n	800e836 <__sflush_r+0xf2>
 800e7fe:	690f      	ldr	r7, [r1, #16]
 800e800:	2f00      	cmp	r7, #0
 800e802:	d0f6      	beq.n	800e7f2 <__sflush_r+0xae>
 800e804:	0793      	lsls	r3, r2, #30
 800e806:	680e      	ldr	r6, [r1, #0]
 800e808:	bf08      	it	eq
 800e80a:	694b      	ldreq	r3, [r1, #20]
 800e80c:	600f      	str	r7, [r1, #0]
 800e80e:	bf18      	it	ne
 800e810:	2300      	movne	r3, #0
 800e812:	eba6 0807 	sub.w	r8, r6, r7
 800e816:	608b      	str	r3, [r1, #8]
 800e818:	f1b8 0f00 	cmp.w	r8, #0
 800e81c:	dde9      	ble.n	800e7f2 <__sflush_r+0xae>
 800e81e:	6a21      	ldr	r1, [r4, #32]
 800e820:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800e822:	4643      	mov	r3, r8
 800e824:	463a      	mov	r2, r7
 800e826:	4628      	mov	r0, r5
 800e828:	47b0      	blx	r6
 800e82a:	2800      	cmp	r0, #0
 800e82c:	dc08      	bgt.n	800e840 <__sflush_r+0xfc>
 800e82e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e836:	81a3      	strh	r3, [r4, #12]
 800e838:	f04f 30ff 	mov.w	r0, #4294967295
 800e83c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e840:	4407      	add	r7, r0
 800e842:	eba8 0800 	sub.w	r8, r8, r0
 800e846:	e7e7      	b.n	800e818 <__sflush_r+0xd4>
 800e848:	dfbffffe 	.word	0xdfbffffe

0800e84c <_fflush_r>:
 800e84c:	b538      	push	{r3, r4, r5, lr}
 800e84e:	690b      	ldr	r3, [r1, #16]
 800e850:	4605      	mov	r5, r0
 800e852:	460c      	mov	r4, r1
 800e854:	b913      	cbnz	r3, 800e85c <_fflush_r+0x10>
 800e856:	2500      	movs	r5, #0
 800e858:	4628      	mov	r0, r5
 800e85a:	bd38      	pop	{r3, r4, r5, pc}
 800e85c:	b118      	cbz	r0, 800e866 <_fflush_r+0x1a>
 800e85e:	6a03      	ldr	r3, [r0, #32]
 800e860:	b90b      	cbnz	r3, 800e866 <_fflush_r+0x1a>
 800e862:	f7fd fd35 	bl	800c2d0 <__sinit>
 800e866:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d0f3      	beq.n	800e856 <_fflush_r+0xa>
 800e86e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800e870:	07d0      	lsls	r0, r2, #31
 800e872:	d404      	bmi.n	800e87e <_fflush_r+0x32>
 800e874:	0599      	lsls	r1, r3, #22
 800e876:	d402      	bmi.n	800e87e <_fflush_r+0x32>
 800e878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e87a:	f7fd fe94 	bl	800c5a6 <__retarget_lock_acquire_recursive>
 800e87e:	4628      	mov	r0, r5
 800e880:	4621      	mov	r1, r4
 800e882:	f7ff ff5f 	bl	800e744 <__sflush_r>
 800e886:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e888:	07da      	lsls	r2, r3, #31
 800e88a:	4605      	mov	r5, r0
 800e88c:	d4e4      	bmi.n	800e858 <_fflush_r+0xc>
 800e88e:	89a3      	ldrh	r3, [r4, #12]
 800e890:	059b      	lsls	r3, r3, #22
 800e892:	d4e1      	bmi.n	800e858 <_fflush_r+0xc>
 800e894:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e896:	f7fd fe87 	bl	800c5a8 <__retarget_lock_release_recursive>
 800e89a:	e7dd      	b.n	800e858 <_fflush_r+0xc>

0800e89c <memmove>:
 800e89c:	4288      	cmp	r0, r1
 800e89e:	b510      	push	{r4, lr}
 800e8a0:	eb01 0402 	add.w	r4, r1, r2
 800e8a4:	d902      	bls.n	800e8ac <memmove+0x10>
 800e8a6:	4284      	cmp	r4, r0
 800e8a8:	4623      	mov	r3, r4
 800e8aa:	d807      	bhi.n	800e8bc <memmove+0x20>
 800e8ac:	1e43      	subs	r3, r0, #1
 800e8ae:	42a1      	cmp	r1, r4
 800e8b0:	d008      	beq.n	800e8c4 <memmove+0x28>
 800e8b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e8b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e8ba:	e7f8      	b.n	800e8ae <memmove+0x12>
 800e8bc:	4402      	add	r2, r0
 800e8be:	4601      	mov	r1, r0
 800e8c0:	428a      	cmp	r2, r1
 800e8c2:	d100      	bne.n	800e8c6 <memmove+0x2a>
 800e8c4:	bd10      	pop	{r4, pc}
 800e8c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e8ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e8ce:	e7f7      	b.n	800e8c0 <memmove+0x24>

0800e8d0 <_sbrk_r>:
 800e8d0:	b538      	push	{r3, r4, r5, lr}
 800e8d2:	4d06      	ldr	r5, [pc, #24]	@ (800e8ec <_sbrk_r+0x1c>)
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	4604      	mov	r4, r0
 800e8d8:	4608      	mov	r0, r1
 800e8da:	602b      	str	r3, [r5, #0]
 800e8dc:	f7f7 f96c 	bl	8005bb8 <_sbrk>
 800e8e0:	1c43      	adds	r3, r0, #1
 800e8e2:	d102      	bne.n	800e8ea <_sbrk_r+0x1a>
 800e8e4:	682b      	ldr	r3, [r5, #0]
 800e8e6:	b103      	cbz	r3, 800e8ea <_sbrk_r+0x1a>
 800e8e8:	6023      	str	r3, [r4, #0]
 800e8ea:	bd38      	pop	{r3, r4, r5, pc}
 800e8ec:	20000c98 	.word	0x20000c98

0800e8f0 <__assert_func>:
 800e8f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e8f2:	4614      	mov	r4, r2
 800e8f4:	461a      	mov	r2, r3
 800e8f6:	4b09      	ldr	r3, [pc, #36]	@ (800e91c <__assert_func+0x2c>)
 800e8f8:	681b      	ldr	r3, [r3, #0]
 800e8fa:	4605      	mov	r5, r0
 800e8fc:	68d8      	ldr	r0, [r3, #12]
 800e8fe:	b954      	cbnz	r4, 800e916 <__assert_func+0x26>
 800e900:	4b07      	ldr	r3, [pc, #28]	@ (800e920 <__assert_func+0x30>)
 800e902:	461c      	mov	r4, r3
 800e904:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e908:	9100      	str	r1, [sp, #0]
 800e90a:	462b      	mov	r3, r5
 800e90c:	4905      	ldr	r1, [pc, #20]	@ (800e924 <__assert_func+0x34>)
 800e90e:	f000 f84f 	bl	800e9b0 <fiprintf>
 800e912:	f000 f85f 	bl	800e9d4 <abort>
 800e916:	4b04      	ldr	r3, [pc, #16]	@ (800e928 <__assert_func+0x38>)
 800e918:	e7f4      	b.n	800e904 <__assert_func+0x14>
 800e91a:	bf00      	nop
 800e91c:	20000254 	.word	0x20000254
 800e920:	080105ac 	.word	0x080105ac
 800e924:	0801057e 	.word	0x0801057e
 800e928:	08010571 	.word	0x08010571

0800e92c <_calloc_r>:
 800e92c:	b570      	push	{r4, r5, r6, lr}
 800e92e:	fba1 5402 	umull	r5, r4, r1, r2
 800e932:	b93c      	cbnz	r4, 800e944 <_calloc_r+0x18>
 800e934:	4629      	mov	r1, r5
 800e936:	f7ff f851 	bl	800d9dc <_malloc_r>
 800e93a:	4606      	mov	r6, r0
 800e93c:	b928      	cbnz	r0, 800e94a <_calloc_r+0x1e>
 800e93e:	2600      	movs	r6, #0
 800e940:	4630      	mov	r0, r6
 800e942:	bd70      	pop	{r4, r5, r6, pc}
 800e944:	220c      	movs	r2, #12
 800e946:	6002      	str	r2, [r0, #0]
 800e948:	e7f9      	b.n	800e93e <_calloc_r+0x12>
 800e94a:	462a      	mov	r2, r5
 800e94c:	4621      	mov	r1, r4
 800e94e:	f7fd fd6c 	bl	800c42a <memset>
 800e952:	e7f5      	b.n	800e940 <_calloc_r+0x14>

0800e954 <_realloc_r>:
 800e954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e958:	4680      	mov	r8, r0
 800e95a:	4615      	mov	r5, r2
 800e95c:	460c      	mov	r4, r1
 800e95e:	b921      	cbnz	r1, 800e96a <_realloc_r+0x16>
 800e960:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e964:	4611      	mov	r1, r2
 800e966:	f7ff b839 	b.w	800d9dc <_malloc_r>
 800e96a:	b92a      	cbnz	r2, 800e978 <_realloc_r+0x24>
 800e96c:	f7fe fc88 	bl	800d280 <_free_r>
 800e970:	2400      	movs	r4, #0
 800e972:	4620      	mov	r0, r4
 800e974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e978:	f000 f833 	bl	800e9e2 <_malloc_usable_size_r>
 800e97c:	4285      	cmp	r5, r0
 800e97e:	4606      	mov	r6, r0
 800e980:	d802      	bhi.n	800e988 <_realloc_r+0x34>
 800e982:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800e986:	d8f4      	bhi.n	800e972 <_realloc_r+0x1e>
 800e988:	4629      	mov	r1, r5
 800e98a:	4640      	mov	r0, r8
 800e98c:	f7ff f826 	bl	800d9dc <_malloc_r>
 800e990:	4607      	mov	r7, r0
 800e992:	2800      	cmp	r0, #0
 800e994:	d0ec      	beq.n	800e970 <_realloc_r+0x1c>
 800e996:	42b5      	cmp	r5, r6
 800e998:	462a      	mov	r2, r5
 800e99a:	4621      	mov	r1, r4
 800e99c:	bf28      	it	cs
 800e99e:	4632      	movcs	r2, r6
 800e9a0:	f7fd fe0b 	bl	800c5ba <memcpy>
 800e9a4:	4621      	mov	r1, r4
 800e9a6:	4640      	mov	r0, r8
 800e9a8:	f7fe fc6a 	bl	800d280 <_free_r>
 800e9ac:	463c      	mov	r4, r7
 800e9ae:	e7e0      	b.n	800e972 <_realloc_r+0x1e>

0800e9b0 <fiprintf>:
 800e9b0:	b40e      	push	{r1, r2, r3}
 800e9b2:	b503      	push	{r0, r1, lr}
 800e9b4:	4601      	mov	r1, r0
 800e9b6:	ab03      	add	r3, sp, #12
 800e9b8:	4805      	ldr	r0, [pc, #20]	@ (800e9d0 <fiprintf+0x20>)
 800e9ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9be:	6800      	ldr	r0, [r0, #0]
 800e9c0:	9301      	str	r3, [sp, #4]
 800e9c2:	f000 f83f 	bl	800ea44 <_vfiprintf_r>
 800e9c6:	b002      	add	sp, #8
 800e9c8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e9cc:	b003      	add	sp, #12
 800e9ce:	4770      	bx	lr
 800e9d0:	20000254 	.word	0x20000254

0800e9d4 <abort>:
 800e9d4:	b508      	push	{r3, lr}
 800e9d6:	2006      	movs	r0, #6
 800e9d8:	f000 fa08 	bl	800edec <raise>
 800e9dc:	2001      	movs	r0, #1
 800e9de:	f7f7 f873 	bl	8005ac8 <_exit>

0800e9e2 <_malloc_usable_size_r>:
 800e9e2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e9e6:	1f18      	subs	r0, r3, #4
 800e9e8:	2b00      	cmp	r3, #0
 800e9ea:	bfbc      	itt	lt
 800e9ec:	580b      	ldrlt	r3, [r1, r0]
 800e9ee:	18c0      	addlt	r0, r0, r3
 800e9f0:	4770      	bx	lr

0800e9f2 <__sfputc_r>:
 800e9f2:	6893      	ldr	r3, [r2, #8]
 800e9f4:	3b01      	subs	r3, #1
 800e9f6:	2b00      	cmp	r3, #0
 800e9f8:	b410      	push	{r4}
 800e9fa:	6093      	str	r3, [r2, #8]
 800e9fc:	da08      	bge.n	800ea10 <__sfputc_r+0x1e>
 800e9fe:	6994      	ldr	r4, [r2, #24]
 800ea00:	42a3      	cmp	r3, r4
 800ea02:	db01      	blt.n	800ea08 <__sfputc_r+0x16>
 800ea04:	290a      	cmp	r1, #10
 800ea06:	d103      	bne.n	800ea10 <__sfputc_r+0x1e>
 800ea08:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea0c:	f000 b932 	b.w	800ec74 <__swbuf_r>
 800ea10:	6813      	ldr	r3, [r2, #0]
 800ea12:	1c58      	adds	r0, r3, #1
 800ea14:	6010      	str	r0, [r2, #0]
 800ea16:	7019      	strb	r1, [r3, #0]
 800ea18:	4608      	mov	r0, r1
 800ea1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ea1e:	4770      	bx	lr

0800ea20 <__sfputs_r>:
 800ea20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea22:	4606      	mov	r6, r0
 800ea24:	460f      	mov	r7, r1
 800ea26:	4614      	mov	r4, r2
 800ea28:	18d5      	adds	r5, r2, r3
 800ea2a:	42ac      	cmp	r4, r5
 800ea2c:	d101      	bne.n	800ea32 <__sfputs_r+0x12>
 800ea2e:	2000      	movs	r0, #0
 800ea30:	e007      	b.n	800ea42 <__sfputs_r+0x22>
 800ea32:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea36:	463a      	mov	r2, r7
 800ea38:	4630      	mov	r0, r6
 800ea3a:	f7ff ffda 	bl	800e9f2 <__sfputc_r>
 800ea3e:	1c43      	adds	r3, r0, #1
 800ea40:	d1f3      	bne.n	800ea2a <__sfputs_r+0xa>
 800ea42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ea44 <_vfiprintf_r>:
 800ea44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea48:	460d      	mov	r5, r1
 800ea4a:	b09d      	sub	sp, #116	@ 0x74
 800ea4c:	4614      	mov	r4, r2
 800ea4e:	4698      	mov	r8, r3
 800ea50:	4606      	mov	r6, r0
 800ea52:	b118      	cbz	r0, 800ea5c <_vfiprintf_r+0x18>
 800ea54:	6a03      	ldr	r3, [r0, #32]
 800ea56:	b90b      	cbnz	r3, 800ea5c <_vfiprintf_r+0x18>
 800ea58:	f7fd fc3a 	bl	800c2d0 <__sinit>
 800ea5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea5e:	07d9      	lsls	r1, r3, #31
 800ea60:	d405      	bmi.n	800ea6e <_vfiprintf_r+0x2a>
 800ea62:	89ab      	ldrh	r3, [r5, #12]
 800ea64:	059a      	lsls	r2, r3, #22
 800ea66:	d402      	bmi.n	800ea6e <_vfiprintf_r+0x2a>
 800ea68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea6a:	f7fd fd9c 	bl	800c5a6 <__retarget_lock_acquire_recursive>
 800ea6e:	89ab      	ldrh	r3, [r5, #12]
 800ea70:	071b      	lsls	r3, r3, #28
 800ea72:	d501      	bpl.n	800ea78 <_vfiprintf_r+0x34>
 800ea74:	692b      	ldr	r3, [r5, #16]
 800ea76:	b99b      	cbnz	r3, 800eaa0 <_vfiprintf_r+0x5c>
 800ea78:	4629      	mov	r1, r5
 800ea7a:	4630      	mov	r0, r6
 800ea7c:	f000 f938 	bl	800ecf0 <__swsetup_r>
 800ea80:	b170      	cbz	r0, 800eaa0 <_vfiprintf_r+0x5c>
 800ea82:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea84:	07dc      	lsls	r4, r3, #31
 800ea86:	d504      	bpl.n	800ea92 <_vfiprintf_r+0x4e>
 800ea88:	f04f 30ff 	mov.w	r0, #4294967295
 800ea8c:	b01d      	add	sp, #116	@ 0x74
 800ea8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea92:	89ab      	ldrh	r3, [r5, #12]
 800ea94:	0598      	lsls	r0, r3, #22
 800ea96:	d4f7      	bmi.n	800ea88 <_vfiprintf_r+0x44>
 800ea98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea9a:	f7fd fd85 	bl	800c5a8 <__retarget_lock_release_recursive>
 800ea9e:	e7f3      	b.n	800ea88 <_vfiprintf_r+0x44>
 800eaa0:	2300      	movs	r3, #0
 800eaa2:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaa4:	2320      	movs	r3, #32
 800eaa6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800eaaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800eaae:	2330      	movs	r3, #48	@ 0x30
 800eab0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ec60 <_vfiprintf_r+0x21c>
 800eab4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800eab8:	f04f 0901 	mov.w	r9, #1
 800eabc:	4623      	mov	r3, r4
 800eabe:	469a      	mov	sl, r3
 800eac0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eac4:	b10a      	cbz	r2, 800eaca <_vfiprintf_r+0x86>
 800eac6:	2a25      	cmp	r2, #37	@ 0x25
 800eac8:	d1f9      	bne.n	800eabe <_vfiprintf_r+0x7a>
 800eaca:	ebba 0b04 	subs.w	fp, sl, r4
 800eace:	d00b      	beq.n	800eae8 <_vfiprintf_r+0xa4>
 800ead0:	465b      	mov	r3, fp
 800ead2:	4622      	mov	r2, r4
 800ead4:	4629      	mov	r1, r5
 800ead6:	4630      	mov	r0, r6
 800ead8:	f7ff ffa2 	bl	800ea20 <__sfputs_r>
 800eadc:	3001      	adds	r0, #1
 800eade:	f000 80a7 	beq.w	800ec30 <_vfiprintf_r+0x1ec>
 800eae2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800eae4:	445a      	add	r2, fp
 800eae6:	9209      	str	r2, [sp, #36]	@ 0x24
 800eae8:	f89a 3000 	ldrb.w	r3, [sl]
 800eaec:	2b00      	cmp	r3, #0
 800eaee:	f000 809f 	beq.w	800ec30 <_vfiprintf_r+0x1ec>
 800eaf2:	2300      	movs	r3, #0
 800eaf4:	f04f 32ff 	mov.w	r2, #4294967295
 800eaf8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eafc:	f10a 0a01 	add.w	sl, sl, #1
 800eb00:	9304      	str	r3, [sp, #16]
 800eb02:	9307      	str	r3, [sp, #28]
 800eb04:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800eb08:	931a      	str	r3, [sp, #104]	@ 0x68
 800eb0a:	4654      	mov	r4, sl
 800eb0c:	2205      	movs	r2, #5
 800eb0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eb12:	4853      	ldr	r0, [pc, #332]	@ (800ec60 <_vfiprintf_r+0x21c>)
 800eb14:	f7f1 fb7c 	bl	8000210 <memchr>
 800eb18:	9a04      	ldr	r2, [sp, #16]
 800eb1a:	b9d8      	cbnz	r0, 800eb54 <_vfiprintf_r+0x110>
 800eb1c:	06d1      	lsls	r1, r2, #27
 800eb1e:	bf44      	itt	mi
 800eb20:	2320      	movmi	r3, #32
 800eb22:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb26:	0713      	lsls	r3, r2, #28
 800eb28:	bf44      	itt	mi
 800eb2a:	232b      	movmi	r3, #43	@ 0x2b
 800eb2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eb30:	f89a 3000 	ldrb.w	r3, [sl]
 800eb34:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb36:	d015      	beq.n	800eb64 <_vfiprintf_r+0x120>
 800eb38:	9a07      	ldr	r2, [sp, #28]
 800eb3a:	4654      	mov	r4, sl
 800eb3c:	2000      	movs	r0, #0
 800eb3e:	f04f 0c0a 	mov.w	ip, #10
 800eb42:	4621      	mov	r1, r4
 800eb44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800eb48:	3b30      	subs	r3, #48	@ 0x30
 800eb4a:	2b09      	cmp	r3, #9
 800eb4c:	d94b      	bls.n	800ebe6 <_vfiprintf_r+0x1a2>
 800eb4e:	b1b0      	cbz	r0, 800eb7e <_vfiprintf_r+0x13a>
 800eb50:	9207      	str	r2, [sp, #28]
 800eb52:	e014      	b.n	800eb7e <_vfiprintf_r+0x13a>
 800eb54:	eba0 0308 	sub.w	r3, r0, r8
 800eb58:	fa09 f303 	lsl.w	r3, r9, r3
 800eb5c:	4313      	orrs	r3, r2
 800eb5e:	9304      	str	r3, [sp, #16]
 800eb60:	46a2      	mov	sl, r4
 800eb62:	e7d2      	b.n	800eb0a <_vfiprintf_r+0xc6>
 800eb64:	9b03      	ldr	r3, [sp, #12]
 800eb66:	1d19      	adds	r1, r3, #4
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	9103      	str	r1, [sp, #12]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	bfbb      	ittet	lt
 800eb70:	425b      	neglt	r3, r3
 800eb72:	f042 0202 	orrlt.w	r2, r2, #2
 800eb76:	9307      	strge	r3, [sp, #28]
 800eb78:	9307      	strlt	r3, [sp, #28]
 800eb7a:	bfb8      	it	lt
 800eb7c:	9204      	strlt	r2, [sp, #16]
 800eb7e:	7823      	ldrb	r3, [r4, #0]
 800eb80:	2b2e      	cmp	r3, #46	@ 0x2e
 800eb82:	d10a      	bne.n	800eb9a <_vfiprintf_r+0x156>
 800eb84:	7863      	ldrb	r3, [r4, #1]
 800eb86:	2b2a      	cmp	r3, #42	@ 0x2a
 800eb88:	d132      	bne.n	800ebf0 <_vfiprintf_r+0x1ac>
 800eb8a:	9b03      	ldr	r3, [sp, #12]
 800eb8c:	1d1a      	adds	r2, r3, #4
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	9203      	str	r2, [sp, #12]
 800eb92:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eb96:	3402      	adds	r4, #2
 800eb98:	9305      	str	r3, [sp, #20]
 800eb9a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ec70 <_vfiprintf_r+0x22c>
 800eb9e:	7821      	ldrb	r1, [r4, #0]
 800eba0:	2203      	movs	r2, #3
 800eba2:	4650      	mov	r0, sl
 800eba4:	f7f1 fb34 	bl	8000210 <memchr>
 800eba8:	b138      	cbz	r0, 800ebba <_vfiprintf_r+0x176>
 800ebaa:	9b04      	ldr	r3, [sp, #16]
 800ebac:	eba0 000a 	sub.w	r0, r0, sl
 800ebb0:	2240      	movs	r2, #64	@ 0x40
 800ebb2:	4082      	lsls	r2, r0
 800ebb4:	4313      	orrs	r3, r2
 800ebb6:	3401      	adds	r4, #1
 800ebb8:	9304      	str	r3, [sp, #16]
 800ebba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ebbe:	4829      	ldr	r0, [pc, #164]	@ (800ec64 <_vfiprintf_r+0x220>)
 800ebc0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ebc4:	2206      	movs	r2, #6
 800ebc6:	f7f1 fb23 	bl	8000210 <memchr>
 800ebca:	2800      	cmp	r0, #0
 800ebcc:	d03f      	beq.n	800ec4e <_vfiprintf_r+0x20a>
 800ebce:	4b26      	ldr	r3, [pc, #152]	@ (800ec68 <_vfiprintf_r+0x224>)
 800ebd0:	bb1b      	cbnz	r3, 800ec1a <_vfiprintf_r+0x1d6>
 800ebd2:	9b03      	ldr	r3, [sp, #12]
 800ebd4:	3307      	adds	r3, #7
 800ebd6:	f023 0307 	bic.w	r3, r3, #7
 800ebda:	3308      	adds	r3, #8
 800ebdc:	9303      	str	r3, [sp, #12]
 800ebde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ebe0:	443b      	add	r3, r7
 800ebe2:	9309      	str	r3, [sp, #36]	@ 0x24
 800ebe4:	e76a      	b.n	800eabc <_vfiprintf_r+0x78>
 800ebe6:	fb0c 3202 	mla	r2, ip, r2, r3
 800ebea:	460c      	mov	r4, r1
 800ebec:	2001      	movs	r0, #1
 800ebee:	e7a8      	b.n	800eb42 <_vfiprintf_r+0xfe>
 800ebf0:	2300      	movs	r3, #0
 800ebf2:	3401      	adds	r4, #1
 800ebf4:	9305      	str	r3, [sp, #20]
 800ebf6:	4619      	mov	r1, r3
 800ebf8:	f04f 0c0a 	mov.w	ip, #10
 800ebfc:	4620      	mov	r0, r4
 800ebfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ec02:	3a30      	subs	r2, #48	@ 0x30
 800ec04:	2a09      	cmp	r2, #9
 800ec06:	d903      	bls.n	800ec10 <_vfiprintf_r+0x1cc>
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d0c6      	beq.n	800eb9a <_vfiprintf_r+0x156>
 800ec0c:	9105      	str	r1, [sp, #20]
 800ec0e:	e7c4      	b.n	800eb9a <_vfiprintf_r+0x156>
 800ec10:	fb0c 2101 	mla	r1, ip, r1, r2
 800ec14:	4604      	mov	r4, r0
 800ec16:	2301      	movs	r3, #1
 800ec18:	e7f0      	b.n	800ebfc <_vfiprintf_r+0x1b8>
 800ec1a:	ab03      	add	r3, sp, #12
 800ec1c:	9300      	str	r3, [sp, #0]
 800ec1e:	462a      	mov	r2, r5
 800ec20:	4b12      	ldr	r3, [pc, #72]	@ (800ec6c <_vfiprintf_r+0x228>)
 800ec22:	a904      	add	r1, sp, #16
 800ec24:	4630      	mov	r0, r6
 800ec26:	f7fc ff0f 	bl	800ba48 <_printf_float>
 800ec2a:	4607      	mov	r7, r0
 800ec2c:	1c78      	adds	r0, r7, #1
 800ec2e:	d1d6      	bne.n	800ebde <_vfiprintf_r+0x19a>
 800ec30:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ec32:	07d9      	lsls	r1, r3, #31
 800ec34:	d405      	bmi.n	800ec42 <_vfiprintf_r+0x1fe>
 800ec36:	89ab      	ldrh	r3, [r5, #12]
 800ec38:	059a      	lsls	r2, r3, #22
 800ec3a:	d402      	bmi.n	800ec42 <_vfiprintf_r+0x1fe>
 800ec3c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ec3e:	f7fd fcb3 	bl	800c5a8 <__retarget_lock_release_recursive>
 800ec42:	89ab      	ldrh	r3, [r5, #12]
 800ec44:	065b      	lsls	r3, r3, #25
 800ec46:	f53f af1f 	bmi.w	800ea88 <_vfiprintf_r+0x44>
 800ec4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ec4c:	e71e      	b.n	800ea8c <_vfiprintf_r+0x48>
 800ec4e:	ab03      	add	r3, sp, #12
 800ec50:	9300      	str	r3, [sp, #0]
 800ec52:	462a      	mov	r2, r5
 800ec54:	4b05      	ldr	r3, [pc, #20]	@ (800ec6c <_vfiprintf_r+0x228>)
 800ec56:	a904      	add	r1, sp, #16
 800ec58:	4630      	mov	r0, r6
 800ec5a:	f7fd f98d 	bl	800bf78 <_printf_i>
 800ec5e:	e7e4      	b.n	800ec2a <_vfiprintf_r+0x1e6>
 800ec60:	08010560 	.word	0x08010560
 800ec64:	0801056a 	.word	0x0801056a
 800ec68:	0800ba49 	.word	0x0800ba49
 800ec6c:	0800ea21 	.word	0x0800ea21
 800ec70:	08010566 	.word	0x08010566

0800ec74 <__swbuf_r>:
 800ec74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec76:	460e      	mov	r6, r1
 800ec78:	4614      	mov	r4, r2
 800ec7a:	4605      	mov	r5, r0
 800ec7c:	b118      	cbz	r0, 800ec86 <__swbuf_r+0x12>
 800ec7e:	6a03      	ldr	r3, [r0, #32]
 800ec80:	b90b      	cbnz	r3, 800ec86 <__swbuf_r+0x12>
 800ec82:	f7fd fb25 	bl	800c2d0 <__sinit>
 800ec86:	69a3      	ldr	r3, [r4, #24]
 800ec88:	60a3      	str	r3, [r4, #8]
 800ec8a:	89a3      	ldrh	r3, [r4, #12]
 800ec8c:	071a      	lsls	r2, r3, #28
 800ec8e:	d501      	bpl.n	800ec94 <__swbuf_r+0x20>
 800ec90:	6923      	ldr	r3, [r4, #16]
 800ec92:	b943      	cbnz	r3, 800eca6 <__swbuf_r+0x32>
 800ec94:	4621      	mov	r1, r4
 800ec96:	4628      	mov	r0, r5
 800ec98:	f000 f82a 	bl	800ecf0 <__swsetup_r>
 800ec9c:	b118      	cbz	r0, 800eca6 <__swbuf_r+0x32>
 800ec9e:	f04f 37ff 	mov.w	r7, #4294967295
 800eca2:	4638      	mov	r0, r7
 800eca4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800eca6:	6823      	ldr	r3, [r4, #0]
 800eca8:	6922      	ldr	r2, [r4, #16]
 800ecaa:	1a98      	subs	r0, r3, r2
 800ecac:	6963      	ldr	r3, [r4, #20]
 800ecae:	b2f6      	uxtb	r6, r6
 800ecb0:	4283      	cmp	r3, r0
 800ecb2:	4637      	mov	r7, r6
 800ecb4:	dc05      	bgt.n	800ecc2 <__swbuf_r+0x4e>
 800ecb6:	4621      	mov	r1, r4
 800ecb8:	4628      	mov	r0, r5
 800ecba:	f7ff fdc7 	bl	800e84c <_fflush_r>
 800ecbe:	2800      	cmp	r0, #0
 800ecc0:	d1ed      	bne.n	800ec9e <__swbuf_r+0x2a>
 800ecc2:	68a3      	ldr	r3, [r4, #8]
 800ecc4:	3b01      	subs	r3, #1
 800ecc6:	60a3      	str	r3, [r4, #8]
 800ecc8:	6823      	ldr	r3, [r4, #0]
 800ecca:	1c5a      	adds	r2, r3, #1
 800eccc:	6022      	str	r2, [r4, #0]
 800ecce:	701e      	strb	r6, [r3, #0]
 800ecd0:	6962      	ldr	r2, [r4, #20]
 800ecd2:	1c43      	adds	r3, r0, #1
 800ecd4:	429a      	cmp	r2, r3
 800ecd6:	d004      	beq.n	800ece2 <__swbuf_r+0x6e>
 800ecd8:	89a3      	ldrh	r3, [r4, #12]
 800ecda:	07db      	lsls	r3, r3, #31
 800ecdc:	d5e1      	bpl.n	800eca2 <__swbuf_r+0x2e>
 800ecde:	2e0a      	cmp	r6, #10
 800ece0:	d1df      	bne.n	800eca2 <__swbuf_r+0x2e>
 800ece2:	4621      	mov	r1, r4
 800ece4:	4628      	mov	r0, r5
 800ece6:	f7ff fdb1 	bl	800e84c <_fflush_r>
 800ecea:	2800      	cmp	r0, #0
 800ecec:	d0d9      	beq.n	800eca2 <__swbuf_r+0x2e>
 800ecee:	e7d6      	b.n	800ec9e <__swbuf_r+0x2a>

0800ecf0 <__swsetup_r>:
 800ecf0:	b538      	push	{r3, r4, r5, lr}
 800ecf2:	4b29      	ldr	r3, [pc, #164]	@ (800ed98 <__swsetup_r+0xa8>)
 800ecf4:	4605      	mov	r5, r0
 800ecf6:	6818      	ldr	r0, [r3, #0]
 800ecf8:	460c      	mov	r4, r1
 800ecfa:	b118      	cbz	r0, 800ed04 <__swsetup_r+0x14>
 800ecfc:	6a03      	ldr	r3, [r0, #32]
 800ecfe:	b90b      	cbnz	r3, 800ed04 <__swsetup_r+0x14>
 800ed00:	f7fd fae6 	bl	800c2d0 <__sinit>
 800ed04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed08:	0719      	lsls	r1, r3, #28
 800ed0a:	d422      	bmi.n	800ed52 <__swsetup_r+0x62>
 800ed0c:	06da      	lsls	r2, r3, #27
 800ed0e:	d407      	bmi.n	800ed20 <__swsetup_r+0x30>
 800ed10:	2209      	movs	r2, #9
 800ed12:	602a      	str	r2, [r5, #0]
 800ed14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ed18:	81a3      	strh	r3, [r4, #12]
 800ed1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ed1e:	e033      	b.n	800ed88 <__swsetup_r+0x98>
 800ed20:	0758      	lsls	r0, r3, #29
 800ed22:	d512      	bpl.n	800ed4a <__swsetup_r+0x5a>
 800ed24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ed26:	b141      	cbz	r1, 800ed3a <__swsetup_r+0x4a>
 800ed28:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ed2c:	4299      	cmp	r1, r3
 800ed2e:	d002      	beq.n	800ed36 <__swsetup_r+0x46>
 800ed30:	4628      	mov	r0, r5
 800ed32:	f7fe faa5 	bl	800d280 <_free_r>
 800ed36:	2300      	movs	r3, #0
 800ed38:	6363      	str	r3, [r4, #52]	@ 0x34
 800ed3a:	89a3      	ldrh	r3, [r4, #12]
 800ed3c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ed40:	81a3      	strh	r3, [r4, #12]
 800ed42:	2300      	movs	r3, #0
 800ed44:	6063      	str	r3, [r4, #4]
 800ed46:	6923      	ldr	r3, [r4, #16]
 800ed48:	6023      	str	r3, [r4, #0]
 800ed4a:	89a3      	ldrh	r3, [r4, #12]
 800ed4c:	f043 0308 	orr.w	r3, r3, #8
 800ed50:	81a3      	strh	r3, [r4, #12]
 800ed52:	6923      	ldr	r3, [r4, #16]
 800ed54:	b94b      	cbnz	r3, 800ed6a <__swsetup_r+0x7a>
 800ed56:	89a3      	ldrh	r3, [r4, #12]
 800ed58:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ed5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ed60:	d003      	beq.n	800ed6a <__swsetup_r+0x7a>
 800ed62:	4621      	mov	r1, r4
 800ed64:	4628      	mov	r0, r5
 800ed66:	f000 f883 	bl	800ee70 <__smakebuf_r>
 800ed6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed6e:	f013 0201 	ands.w	r2, r3, #1
 800ed72:	d00a      	beq.n	800ed8a <__swsetup_r+0x9a>
 800ed74:	2200      	movs	r2, #0
 800ed76:	60a2      	str	r2, [r4, #8]
 800ed78:	6962      	ldr	r2, [r4, #20]
 800ed7a:	4252      	negs	r2, r2
 800ed7c:	61a2      	str	r2, [r4, #24]
 800ed7e:	6922      	ldr	r2, [r4, #16]
 800ed80:	b942      	cbnz	r2, 800ed94 <__swsetup_r+0xa4>
 800ed82:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800ed86:	d1c5      	bne.n	800ed14 <__swsetup_r+0x24>
 800ed88:	bd38      	pop	{r3, r4, r5, pc}
 800ed8a:	0799      	lsls	r1, r3, #30
 800ed8c:	bf58      	it	pl
 800ed8e:	6962      	ldrpl	r2, [r4, #20]
 800ed90:	60a2      	str	r2, [r4, #8]
 800ed92:	e7f4      	b.n	800ed7e <__swsetup_r+0x8e>
 800ed94:	2000      	movs	r0, #0
 800ed96:	e7f7      	b.n	800ed88 <__swsetup_r+0x98>
 800ed98:	20000254 	.word	0x20000254

0800ed9c <_raise_r>:
 800ed9c:	291f      	cmp	r1, #31
 800ed9e:	b538      	push	{r3, r4, r5, lr}
 800eda0:	4605      	mov	r5, r0
 800eda2:	460c      	mov	r4, r1
 800eda4:	d904      	bls.n	800edb0 <_raise_r+0x14>
 800eda6:	2316      	movs	r3, #22
 800eda8:	6003      	str	r3, [r0, #0]
 800edaa:	f04f 30ff 	mov.w	r0, #4294967295
 800edae:	bd38      	pop	{r3, r4, r5, pc}
 800edb0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800edb2:	b112      	cbz	r2, 800edba <_raise_r+0x1e>
 800edb4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edb8:	b94b      	cbnz	r3, 800edce <_raise_r+0x32>
 800edba:	4628      	mov	r0, r5
 800edbc:	f000 f830 	bl	800ee20 <_getpid_r>
 800edc0:	4622      	mov	r2, r4
 800edc2:	4601      	mov	r1, r0
 800edc4:	4628      	mov	r0, r5
 800edc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edca:	f000 b817 	b.w	800edfc <_kill_r>
 800edce:	2b01      	cmp	r3, #1
 800edd0:	d00a      	beq.n	800ede8 <_raise_r+0x4c>
 800edd2:	1c59      	adds	r1, r3, #1
 800edd4:	d103      	bne.n	800edde <_raise_r+0x42>
 800edd6:	2316      	movs	r3, #22
 800edd8:	6003      	str	r3, [r0, #0]
 800edda:	2001      	movs	r0, #1
 800eddc:	e7e7      	b.n	800edae <_raise_r+0x12>
 800edde:	2100      	movs	r1, #0
 800ede0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ede4:	4620      	mov	r0, r4
 800ede6:	4798      	blx	r3
 800ede8:	2000      	movs	r0, #0
 800edea:	e7e0      	b.n	800edae <_raise_r+0x12>

0800edec <raise>:
 800edec:	4b02      	ldr	r3, [pc, #8]	@ (800edf8 <raise+0xc>)
 800edee:	4601      	mov	r1, r0
 800edf0:	6818      	ldr	r0, [r3, #0]
 800edf2:	f7ff bfd3 	b.w	800ed9c <_raise_r>
 800edf6:	bf00      	nop
 800edf8:	20000254 	.word	0x20000254

0800edfc <_kill_r>:
 800edfc:	b538      	push	{r3, r4, r5, lr}
 800edfe:	4d07      	ldr	r5, [pc, #28]	@ (800ee1c <_kill_r+0x20>)
 800ee00:	2300      	movs	r3, #0
 800ee02:	4604      	mov	r4, r0
 800ee04:	4608      	mov	r0, r1
 800ee06:	4611      	mov	r1, r2
 800ee08:	602b      	str	r3, [r5, #0]
 800ee0a:	f7f6 fe4d 	bl	8005aa8 <_kill>
 800ee0e:	1c43      	adds	r3, r0, #1
 800ee10:	d102      	bne.n	800ee18 <_kill_r+0x1c>
 800ee12:	682b      	ldr	r3, [r5, #0]
 800ee14:	b103      	cbz	r3, 800ee18 <_kill_r+0x1c>
 800ee16:	6023      	str	r3, [r4, #0]
 800ee18:	bd38      	pop	{r3, r4, r5, pc}
 800ee1a:	bf00      	nop
 800ee1c:	20000c98 	.word	0x20000c98

0800ee20 <_getpid_r>:
 800ee20:	f7f6 be3a 	b.w	8005a98 <_getpid>

0800ee24 <__swhatbuf_r>:
 800ee24:	b570      	push	{r4, r5, r6, lr}
 800ee26:	460c      	mov	r4, r1
 800ee28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee2c:	2900      	cmp	r1, #0
 800ee2e:	b096      	sub	sp, #88	@ 0x58
 800ee30:	4615      	mov	r5, r2
 800ee32:	461e      	mov	r6, r3
 800ee34:	da0d      	bge.n	800ee52 <__swhatbuf_r+0x2e>
 800ee36:	89a3      	ldrh	r3, [r4, #12]
 800ee38:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ee3c:	f04f 0100 	mov.w	r1, #0
 800ee40:	bf14      	ite	ne
 800ee42:	2340      	movne	r3, #64	@ 0x40
 800ee44:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ee48:	2000      	movs	r0, #0
 800ee4a:	6031      	str	r1, [r6, #0]
 800ee4c:	602b      	str	r3, [r5, #0]
 800ee4e:	b016      	add	sp, #88	@ 0x58
 800ee50:	bd70      	pop	{r4, r5, r6, pc}
 800ee52:	466a      	mov	r2, sp
 800ee54:	f000 f848 	bl	800eee8 <_fstat_r>
 800ee58:	2800      	cmp	r0, #0
 800ee5a:	dbec      	blt.n	800ee36 <__swhatbuf_r+0x12>
 800ee5c:	9901      	ldr	r1, [sp, #4]
 800ee5e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ee62:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ee66:	4259      	negs	r1, r3
 800ee68:	4159      	adcs	r1, r3
 800ee6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ee6e:	e7eb      	b.n	800ee48 <__swhatbuf_r+0x24>

0800ee70 <__smakebuf_r>:
 800ee70:	898b      	ldrh	r3, [r1, #12]
 800ee72:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ee74:	079d      	lsls	r5, r3, #30
 800ee76:	4606      	mov	r6, r0
 800ee78:	460c      	mov	r4, r1
 800ee7a:	d507      	bpl.n	800ee8c <__smakebuf_r+0x1c>
 800ee7c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ee80:	6023      	str	r3, [r4, #0]
 800ee82:	6123      	str	r3, [r4, #16]
 800ee84:	2301      	movs	r3, #1
 800ee86:	6163      	str	r3, [r4, #20]
 800ee88:	b003      	add	sp, #12
 800ee8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ee8c:	ab01      	add	r3, sp, #4
 800ee8e:	466a      	mov	r2, sp
 800ee90:	f7ff ffc8 	bl	800ee24 <__swhatbuf_r>
 800ee94:	9f00      	ldr	r7, [sp, #0]
 800ee96:	4605      	mov	r5, r0
 800ee98:	4639      	mov	r1, r7
 800ee9a:	4630      	mov	r0, r6
 800ee9c:	f7fe fd9e 	bl	800d9dc <_malloc_r>
 800eea0:	b948      	cbnz	r0, 800eeb6 <__smakebuf_r+0x46>
 800eea2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eea6:	059a      	lsls	r2, r3, #22
 800eea8:	d4ee      	bmi.n	800ee88 <__smakebuf_r+0x18>
 800eeaa:	f023 0303 	bic.w	r3, r3, #3
 800eeae:	f043 0302 	orr.w	r3, r3, #2
 800eeb2:	81a3      	strh	r3, [r4, #12]
 800eeb4:	e7e2      	b.n	800ee7c <__smakebuf_r+0xc>
 800eeb6:	89a3      	ldrh	r3, [r4, #12]
 800eeb8:	6020      	str	r0, [r4, #0]
 800eeba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eebe:	81a3      	strh	r3, [r4, #12]
 800eec0:	9b01      	ldr	r3, [sp, #4]
 800eec2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800eec6:	b15b      	cbz	r3, 800eee0 <__smakebuf_r+0x70>
 800eec8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800eecc:	4630      	mov	r0, r6
 800eece:	f000 f81d 	bl	800ef0c <_isatty_r>
 800eed2:	b128      	cbz	r0, 800eee0 <__smakebuf_r+0x70>
 800eed4:	89a3      	ldrh	r3, [r4, #12]
 800eed6:	f023 0303 	bic.w	r3, r3, #3
 800eeda:	f043 0301 	orr.w	r3, r3, #1
 800eede:	81a3      	strh	r3, [r4, #12]
 800eee0:	89a3      	ldrh	r3, [r4, #12]
 800eee2:	431d      	orrs	r5, r3
 800eee4:	81a5      	strh	r5, [r4, #12]
 800eee6:	e7cf      	b.n	800ee88 <__smakebuf_r+0x18>

0800eee8 <_fstat_r>:
 800eee8:	b538      	push	{r3, r4, r5, lr}
 800eeea:	4d07      	ldr	r5, [pc, #28]	@ (800ef08 <_fstat_r+0x20>)
 800eeec:	2300      	movs	r3, #0
 800eeee:	4604      	mov	r4, r0
 800eef0:	4608      	mov	r0, r1
 800eef2:	4611      	mov	r1, r2
 800eef4:	602b      	str	r3, [r5, #0]
 800eef6:	f7f6 fe37 	bl	8005b68 <_fstat>
 800eefa:	1c43      	adds	r3, r0, #1
 800eefc:	d102      	bne.n	800ef04 <_fstat_r+0x1c>
 800eefe:	682b      	ldr	r3, [r5, #0]
 800ef00:	b103      	cbz	r3, 800ef04 <_fstat_r+0x1c>
 800ef02:	6023      	str	r3, [r4, #0]
 800ef04:	bd38      	pop	{r3, r4, r5, pc}
 800ef06:	bf00      	nop
 800ef08:	20000c98 	.word	0x20000c98

0800ef0c <_isatty_r>:
 800ef0c:	b538      	push	{r3, r4, r5, lr}
 800ef0e:	4d06      	ldr	r5, [pc, #24]	@ (800ef28 <_isatty_r+0x1c>)
 800ef10:	2300      	movs	r3, #0
 800ef12:	4604      	mov	r4, r0
 800ef14:	4608      	mov	r0, r1
 800ef16:	602b      	str	r3, [r5, #0]
 800ef18:	f7f6 fe36 	bl	8005b88 <_isatty>
 800ef1c:	1c43      	adds	r3, r0, #1
 800ef1e:	d102      	bne.n	800ef26 <_isatty_r+0x1a>
 800ef20:	682b      	ldr	r3, [r5, #0]
 800ef22:	b103      	cbz	r3, 800ef26 <_isatty_r+0x1a>
 800ef24:	6023      	str	r3, [r4, #0]
 800ef26:	bd38      	pop	{r3, r4, r5, pc}
 800ef28:	20000c98 	.word	0x20000c98

0800ef2c <atan2>:
 800ef2c:	f000 b9d0 	b.w	800f2d0 <__ieee754_atan2>

0800ef30 <sqrt>:
 800ef30:	b538      	push	{r3, r4, r5, lr}
 800ef32:	ed2d 8b02 	vpush	{d8}
 800ef36:	ec55 4b10 	vmov	r4, r5, d0
 800ef3a:	f000 f8a5 	bl	800f088 <__ieee754_sqrt>
 800ef3e:	4622      	mov	r2, r4
 800ef40:	462b      	mov	r3, r5
 800ef42:	4620      	mov	r0, r4
 800ef44:	4629      	mov	r1, r5
 800ef46:	eeb0 8a40 	vmov.f32	s16, s0
 800ef4a:	eef0 8a60 	vmov.f32	s17, s1
 800ef4e:	f7f1 fe0d 	bl	8000b6c <__aeabi_dcmpun>
 800ef52:	b990      	cbnz	r0, 800ef7a <sqrt+0x4a>
 800ef54:	2200      	movs	r2, #0
 800ef56:	2300      	movs	r3, #0
 800ef58:	4620      	mov	r0, r4
 800ef5a:	4629      	mov	r1, r5
 800ef5c:	f7f1 fdde 	bl	8000b1c <__aeabi_dcmplt>
 800ef60:	b158      	cbz	r0, 800ef7a <sqrt+0x4a>
 800ef62:	f7fd faf5 	bl	800c550 <__errno>
 800ef66:	2321      	movs	r3, #33	@ 0x21
 800ef68:	6003      	str	r3, [r0, #0]
 800ef6a:	2200      	movs	r2, #0
 800ef6c:	2300      	movs	r3, #0
 800ef6e:	4610      	mov	r0, r2
 800ef70:	4619      	mov	r1, r3
 800ef72:	f7f1 fc8b 	bl	800088c <__aeabi_ddiv>
 800ef76:	ec41 0b18 	vmov	d8, r0, r1
 800ef7a:	eeb0 0a48 	vmov.f32	s0, s16
 800ef7e:	eef0 0a68 	vmov.f32	s1, s17
 800ef82:	ecbd 8b02 	vpop	{d8}
 800ef86:	bd38      	pop	{r3, r4, r5, pc}

0800ef88 <powf>:
 800ef88:	b508      	push	{r3, lr}
 800ef8a:	ed2d 8b04 	vpush	{d8-d9}
 800ef8e:	eeb0 8a60 	vmov.f32	s16, s1
 800ef92:	eeb0 9a40 	vmov.f32	s18, s0
 800ef96:	f000 fc03 	bl	800f7a0 <__ieee754_powf>
 800ef9a:	eeb4 8a48 	vcmp.f32	s16, s16
 800ef9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efa2:	eef0 8a40 	vmov.f32	s17, s0
 800efa6:	d63e      	bvs.n	800f026 <powf+0x9e>
 800efa8:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800efac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efb0:	d112      	bne.n	800efd8 <powf+0x50>
 800efb2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800efb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efba:	d039      	beq.n	800f030 <powf+0xa8>
 800efbc:	eeb0 0a48 	vmov.f32	s0, s16
 800efc0:	f000 f858 	bl	800f074 <finitef>
 800efc4:	b378      	cbz	r0, 800f026 <powf+0x9e>
 800efc6:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800efca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800efce:	d52a      	bpl.n	800f026 <powf+0x9e>
 800efd0:	f7fd fabe 	bl	800c550 <__errno>
 800efd4:	2322      	movs	r3, #34	@ 0x22
 800efd6:	e014      	b.n	800f002 <powf+0x7a>
 800efd8:	f000 f84c 	bl	800f074 <finitef>
 800efdc:	b998      	cbnz	r0, 800f006 <powf+0x7e>
 800efde:	eeb0 0a49 	vmov.f32	s0, s18
 800efe2:	f000 f847 	bl	800f074 <finitef>
 800efe6:	b170      	cbz	r0, 800f006 <powf+0x7e>
 800efe8:	eeb0 0a48 	vmov.f32	s0, s16
 800efec:	f000 f842 	bl	800f074 <finitef>
 800eff0:	b148      	cbz	r0, 800f006 <powf+0x7e>
 800eff2:	eef4 8a68 	vcmp.f32	s17, s17
 800eff6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800effa:	d7e9      	bvc.n	800efd0 <powf+0x48>
 800effc:	f7fd faa8 	bl	800c550 <__errno>
 800f000:	2321      	movs	r3, #33	@ 0x21
 800f002:	6003      	str	r3, [r0, #0]
 800f004:	e00f      	b.n	800f026 <powf+0x9e>
 800f006:	eef5 8a40 	vcmp.f32	s17, #0.0
 800f00a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f00e:	d10a      	bne.n	800f026 <powf+0x9e>
 800f010:	eeb0 0a49 	vmov.f32	s0, s18
 800f014:	f000 f82e 	bl	800f074 <finitef>
 800f018:	b128      	cbz	r0, 800f026 <powf+0x9e>
 800f01a:	eeb0 0a48 	vmov.f32	s0, s16
 800f01e:	f000 f829 	bl	800f074 <finitef>
 800f022:	2800      	cmp	r0, #0
 800f024:	d1d4      	bne.n	800efd0 <powf+0x48>
 800f026:	eeb0 0a68 	vmov.f32	s0, s17
 800f02a:	ecbd 8b04 	vpop	{d8-d9}
 800f02e:	bd08      	pop	{r3, pc}
 800f030:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800f034:	e7f7      	b.n	800f026 <powf+0x9e>
	...

0800f038 <sqrtf>:
 800f038:	b508      	push	{r3, lr}
 800f03a:	ed2d 8b02 	vpush	{d8}
 800f03e:	eeb0 8a40 	vmov.f32	s16, s0
 800f042:	f000 f8fb 	bl	800f23c <__ieee754_sqrtf>
 800f046:	eeb4 8a48 	vcmp.f32	s16, s16
 800f04a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f04e:	d60c      	bvs.n	800f06a <sqrtf+0x32>
 800f050:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800f070 <sqrtf+0x38>
 800f054:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800f058:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f05c:	d505      	bpl.n	800f06a <sqrtf+0x32>
 800f05e:	f7fd fa77 	bl	800c550 <__errno>
 800f062:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800f066:	2321      	movs	r3, #33	@ 0x21
 800f068:	6003      	str	r3, [r0, #0]
 800f06a:	ecbd 8b02 	vpop	{d8}
 800f06e:	bd08      	pop	{r3, pc}
 800f070:	00000000 	.word	0x00000000

0800f074 <finitef>:
 800f074:	ee10 3a10 	vmov	r3, s0
 800f078:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800f07c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800f080:	bfac      	ite	ge
 800f082:	2000      	movge	r0, #0
 800f084:	2001      	movlt	r0, #1
 800f086:	4770      	bx	lr

0800f088 <__ieee754_sqrt>:
 800f088:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f08c:	4a68      	ldr	r2, [pc, #416]	@ (800f230 <__ieee754_sqrt+0x1a8>)
 800f08e:	ec55 4b10 	vmov	r4, r5, d0
 800f092:	43aa      	bics	r2, r5
 800f094:	462b      	mov	r3, r5
 800f096:	4621      	mov	r1, r4
 800f098:	d110      	bne.n	800f0bc <__ieee754_sqrt+0x34>
 800f09a:	4622      	mov	r2, r4
 800f09c:	4620      	mov	r0, r4
 800f09e:	4629      	mov	r1, r5
 800f0a0:	f7f1 faca 	bl	8000638 <__aeabi_dmul>
 800f0a4:	4602      	mov	r2, r0
 800f0a6:	460b      	mov	r3, r1
 800f0a8:	4620      	mov	r0, r4
 800f0aa:	4629      	mov	r1, r5
 800f0ac:	f7f1 f90e 	bl	80002cc <__adddf3>
 800f0b0:	4604      	mov	r4, r0
 800f0b2:	460d      	mov	r5, r1
 800f0b4:	ec45 4b10 	vmov	d0, r4, r5
 800f0b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f0bc:	2d00      	cmp	r5, #0
 800f0be:	dc0e      	bgt.n	800f0de <__ieee754_sqrt+0x56>
 800f0c0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800f0c4:	4322      	orrs	r2, r4
 800f0c6:	d0f5      	beq.n	800f0b4 <__ieee754_sqrt+0x2c>
 800f0c8:	b19d      	cbz	r5, 800f0f2 <__ieee754_sqrt+0x6a>
 800f0ca:	4622      	mov	r2, r4
 800f0cc:	4620      	mov	r0, r4
 800f0ce:	4629      	mov	r1, r5
 800f0d0:	f7f1 f8fa 	bl	80002c8 <__aeabi_dsub>
 800f0d4:	4602      	mov	r2, r0
 800f0d6:	460b      	mov	r3, r1
 800f0d8:	f7f1 fbd8 	bl	800088c <__aeabi_ddiv>
 800f0dc:	e7e8      	b.n	800f0b0 <__ieee754_sqrt+0x28>
 800f0de:	152a      	asrs	r2, r5, #20
 800f0e0:	d115      	bne.n	800f10e <__ieee754_sqrt+0x86>
 800f0e2:	2000      	movs	r0, #0
 800f0e4:	e009      	b.n	800f0fa <__ieee754_sqrt+0x72>
 800f0e6:	0acb      	lsrs	r3, r1, #11
 800f0e8:	3a15      	subs	r2, #21
 800f0ea:	0549      	lsls	r1, r1, #21
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d0fa      	beq.n	800f0e6 <__ieee754_sqrt+0x5e>
 800f0f0:	e7f7      	b.n	800f0e2 <__ieee754_sqrt+0x5a>
 800f0f2:	462a      	mov	r2, r5
 800f0f4:	e7fa      	b.n	800f0ec <__ieee754_sqrt+0x64>
 800f0f6:	005b      	lsls	r3, r3, #1
 800f0f8:	3001      	adds	r0, #1
 800f0fa:	02dc      	lsls	r4, r3, #11
 800f0fc:	d5fb      	bpl.n	800f0f6 <__ieee754_sqrt+0x6e>
 800f0fe:	1e44      	subs	r4, r0, #1
 800f100:	1b12      	subs	r2, r2, r4
 800f102:	f1c0 0420 	rsb	r4, r0, #32
 800f106:	fa21 f404 	lsr.w	r4, r1, r4
 800f10a:	4323      	orrs	r3, r4
 800f10c:	4081      	lsls	r1, r0
 800f10e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f112:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 800f116:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800f11a:	07d2      	lsls	r2, r2, #31
 800f11c:	bf5c      	itt	pl
 800f11e:	005b      	lslpl	r3, r3, #1
 800f120:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800f124:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f128:	bf58      	it	pl
 800f12a:	0049      	lslpl	r1, r1, #1
 800f12c:	2600      	movs	r6, #0
 800f12e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800f132:	106d      	asrs	r5, r5, #1
 800f134:	0049      	lsls	r1, r1, #1
 800f136:	2016      	movs	r0, #22
 800f138:	4632      	mov	r2, r6
 800f13a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800f13e:	1917      	adds	r7, r2, r4
 800f140:	429f      	cmp	r7, r3
 800f142:	bfde      	ittt	le
 800f144:	193a      	addle	r2, r7, r4
 800f146:	1bdb      	suble	r3, r3, r7
 800f148:	1936      	addle	r6, r6, r4
 800f14a:	0fcf      	lsrs	r7, r1, #31
 800f14c:	3801      	subs	r0, #1
 800f14e:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 800f152:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f156:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800f15a:	d1f0      	bne.n	800f13e <__ieee754_sqrt+0xb6>
 800f15c:	4604      	mov	r4, r0
 800f15e:	2720      	movs	r7, #32
 800f160:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800f164:	429a      	cmp	r2, r3
 800f166:	eb00 0e0c 	add.w	lr, r0, ip
 800f16a:	db02      	blt.n	800f172 <__ieee754_sqrt+0xea>
 800f16c:	d113      	bne.n	800f196 <__ieee754_sqrt+0x10e>
 800f16e:	458e      	cmp	lr, r1
 800f170:	d811      	bhi.n	800f196 <__ieee754_sqrt+0x10e>
 800f172:	f1be 0f00 	cmp.w	lr, #0
 800f176:	eb0e 000c 	add.w	r0, lr, ip
 800f17a:	da42      	bge.n	800f202 <__ieee754_sqrt+0x17a>
 800f17c:	2800      	cmp	r0, #0
 800f17e:	db40      	blt.n	800f202 <__ieee754_sqrt+0x17a>
 800f180:	f102 0801 	add.w	r8, r2, #1
 800f184:	1a9b      	subs	r3, r3, r2
 800f186:	458e      	cmp	lr, r1
 800f188:	bf88      	it	hi
 800f18a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800f18e:	eba1 010e 	sub.w	r1, r1, lr
 800f192:	4464      	add	r4, ip
 800f194:	4642      	mov	r2, r8
 800f196:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800f19a:	3f01      	subs	r7, #1
 800f19c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800f1a0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800f1a4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800f1a8:	d1dc      	bne.n	800f164 <__ieee754_sqrt+0xdc>
 800f1aa:	4319      	orrs	r1, r3
 800f1ac:	d01b      	beq.n	800f1e6 <__ieee754_sqrt+0x15e>
 800f1ae:	f8df a084 	ldr.w	sl, [pc, #132]	@ 800f234 <__ieee754_sqrt+0x1ac>
 800f1b2:	f8df b084 	ldr.w	fp, [pc, #132]	@ 800f238 <__ieee754_sqrt+0x1b0>
 800f1b6:	e9da 0100 	ldrd	r0, r1, [sl]
 800f1ba:	e9db 2300 	ldrd	r2, r3, [fp]
 800f1be:	f7f1 f883 	bl	80002c8 <__aeabi_dsub>
 800f1c2:	e9da 8900 	ldrd	r8, r9, [sl]
 800f1c6:	4602      	mov	r2, r0
 800f1c8:	460b      	mov	r3, r1
 800f1ca:	4640      	mov	r0, r8
 800f1cc:	4649      	mov	r1, r9
 800f1ce:	f7f1 fcaf 	bl	8000b30 <__aeabi_dcmple>
 800f1d2:	b140      	cbz	r0, 800f1e6 <__ieee754_sqrt+0x15e>
 800f1d4:	f1b4 3fff 	cmp.w	r4, #4294967295
 800f1d8:	e9da 0100 	ldrd	r0, r1, [sl]
 800f1dc:	e9db 2300 	ldrd	r2, r3, [fp]
 800f1e0:	d111      	bne.n	800f206 <__ieee754_sqrt+0x17e>
 800f1e2:	3601      	adds	r6, #1
 800f1e4:	463c      	mov	r4, r7
 800f1e6:	1072      	asrs	r2, r6, #1
 800f1e8:	0863      	lsrs	r3, r4, #1
 800f1ea:	07f1      	lsls	r1, r6, #31
 800f1ec:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 800f1f0:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 800f1f4:	bf48      	it	mi
 800f1f6:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 800f1fa:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 800f1fe:	4618      	mov	r0, r3
 800f200:	e756      	b.n	800f0b0 <__ieee754_sqrt+0x28>
 800f202:	4690      	mov	r8, r2
 800f204:	e7be      	b.n	800f184 <__ieee754_sqrt+0xfc>
 800f206:	f7f1 f861 	bl	80002cc <__adddf3>
 800f20a:	e9da 8900 	ldrd	r8, r9, [sl]
 800f20e:	4602      	mov	r2, r0
 800f210:	460b      	mov	r3, r1
 800f212:	4640      	mov	r0, r8
 800f214:	4649      	mov	r1, r9
 800f216:	f7f1 fc81 	bl	8000b1c <__aeabi_dcmplt>
 800f21a:	b120      	cbz	r0, 800f226 <__ieee754_sqrt+0x19e>
 800f21c:	1ca0      	adds	r0, r4, #2
 800f21e:	bf08      	it	eq
 800f220:	3601      	addeq	r6, #1
 800f222:	3402      	adds	r4, #2
 800f224:	e7df      	b.n	800f1e6 <__ieee754_sqrt+0x15e>
 800f226:	1c63      	adds	r3, r4, #1
 800f228:	f023 0401 	bic.w	r4, r3, #1
 800f22c:	e7db      	b.n	800f1e6 <__ieee754_sqrt+0x15e>
 800f22e:	bf00      	nop
 800f230:	7ff00000 	.word	0x7ff00000
 800f234:	200002b0 	.word	0x200002b0
 800f238:	200002a8 	.word	0x200002a8

0800f23c <__ieee754_sqrtf>:
 800f23c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800f240:	4770      	bx	lr
	...

0800f244 <round>:
 800f244:	ec51 0b10 	vmov	r0, r1, d0
 800f248:	b570      	push	{r4, r5, r6, lr}
 800f24a:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800f24e:	f2a4 32ff 	subw	r2, r4, #1023	@ 0x3ff
 800f252:	2a13      	cmp	r2, #19
 800f254:	460b      	mov	r3, r1
 800f256:	4605      	mov	r5, r0
 800f258:	dc1b      	bgt.n	800f292 <round+0x4e>
 800f25a:	2a00      	cmp	r2, #0
 800f25c:	da0b      	bge.n	800f276 <round+0x32>
 800f25e:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 800f262:	3201      	adds	r2, #1
 800f264:	bf04      	itt	eq
 800f266:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 800f26a:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 800f26e:	2200      	movs	r2, #0
 800f270:	4619      	mov	r1, r3
 800f272:	4610      	mov	r0, r2
 800f274:	e015      	b.n	800f2a2 <round+0x5e>
 800f276:	4c15      	ldr	r4, [pc, #84]	@ (800f2cc <round+0x88>)
 800f278:	4114      	asrs	r4, r2
 800f27a:	ea04 0601 	and.w	r6, r4, r1
 800f27e:	4306      	orrs	r6, r0
 800f280:	d00f      	beq.n	800f2a2 <round+0x5e>
 800f282:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 800f286:	fa41 f202 	asr.w	r2, r1, r2
 800f28a:	4413      	add	r3, r2
 800f28c:	ea23 0304 	bic.w	r3, r3, r4
 800f290:	e7ed      	b.n	800f26e <round+0x2a>
 800f292:	2a33      	cmp	r2, #51	@ 0x33
 800f294:	dd08      	ble.n	800f2a8 <round+0x64>
 800f296:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 800f29a:	d102      	bne.n	800f2a2 <round+0x5e>
 800f29c:	4602      	mov	r2, r0
 800f29e:	f7f1 f815 	bl	80002cc <__adddf3>
 800f2a2:	ec41 0b10 	vmov	d0, r0, r1
 800f2a6:	bd70      	pop	{r4, r5, r6, pc}
 800f2a8:	f2a4 4613 	subw	r6, r4, #1043	@ 0x413
 800f2ac:	f04f 34ff 	mov.w	r4, #4294967295
 800f2b0:	40f4      	lsrs	r4, r6
 800f2b2:	4204      	tst	r4, r0
 800f2b4:	d0f5      	beq.n	800f2a2 <round+0x5e>
 800f2b6:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 800f2ba:	2201      	movs	r2, #1
 800f2bc:	408a      	lsls	r2, r1
 800f2be:	1952      	adds	r2, r2, r5
 800f2c0:	bf28      	it	cs
 800f2c2:	3301      	addcs	r3, #1
 800f2c4:	ea22 0204 	bic.w	r2, r2, r4
 800f2c8:	e7d2      	b.n	800f270 <round+0x2c>
 800f2ca:	bf00      	nop
 800f2cc:	000fffff 	.word	0x000fffff

0800f2d0 <__ieee754_atan2>:
 800f2d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f2d4:	ec57 6b11 	vmov	r6, r7, d1
 800f2d8:	4273      	negs	r3, r6
 800f2da:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800f458 <__ieee754_atan2+0x188>
 800f2de:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800f2e2:	4333      	orrs	r3, r6
 800f2e4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800f2e8:	4543      	cmp	r3, r8
 800f2ea:	ec51 0b10 	vmov	r0, r1, d0
 800f2ee:	4635      	mov	r5, r6
 800f2f0:	d809      	bhi.n	800f306 <__ieee754_atan2+0x36>
 800f2f2:	4244      	negs	r4, r0
 800f2f4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f2f8:	4304      	orrs	r4, r0
 800f2fa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800f2fe:	4544      	cmp	r4, r8
 800f300:	468e      	mov	lr, r1
 800f302:	4681      	mov	r9, r0
 800f304:	d907      	bls.n	800f316 <__ieee754_atan2+0x46>
 800f306:	4632      	mov	r2, r6
 800f308:	463b      	mov	r3, r7
 800f30a:	f7f0 ffdf 	bl	80002cc <__adddf3>
 800f30e:	ec41 0b10 	vmov	d0, r0, r1
 800f312:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f316:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800f31a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800f31e:	4334      	orrs	r4, r6
 800f320:	d103      	bne.n	800f32a <__ieee754_atan2+0x5a>
 800f322:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f326:	f000 b89b 	b.w	800f460 <atan>
 800f32a:	17bc      	asrs	r4, r7, #30
 800f32c:	f004 0402 	and.w	r4, r4, #2
 800f330:	ea53 0909 	orrs.w	r9, r3, r9
 800f334:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800f338:	d107      	bne.n	800f34a <__ieee754_atan2+0x7a>
 800f33a:	2c02      	cmp	r4, #2
 800f33c:	d05f      	beq.n	800f3fe <__ieee754_atan2+0x12e>
 800f33e:	2c03      	cmp	r4, #3
 800f340:	d1e5      	bne.n	800f30e <__ieee754_atan2+0x3e>
 800f342:	a141      	add	r1, pc, #260	@ (adr r1, 800f448 <__ieee754_atan2+0x178>)
 800f344:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f348:	e7e1      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f34a:	4315      	orrs	r5, r2
 800f34c:	d106      	bne.n	800f35c <__ieee754_atan2+0x8c>
 800f34e:	f1be 0f00 	cmp.w	lr, #0
 800f352:	da5f      	bge.n	800f414 <__ieee754_atan2+0x144>
 800f354:	a13e      	add	r1, pc, #248	@ (adr r1, 800f450 <__ieee754_atan2+0x180>)
 800f356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f35a:	e7d8      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f35c:	4542      	cmp	r2, r8
 800f35e:	d10f      	bne.n	800f380 <__ieee754_atan2+0xb0>
 800f360:	4293      	cmp	r3, r2
 800f362:	f104 34ff 	add.w	r4, r4, #4294967295
 800f366:	d107      	bne.n	800f378 <__ieee754_atan2+0xa8>
 800f368:	2c02      	cmp	r4, #2
 800f36a:	d84c      	bhi.n	800f406 <__ieee754_atan2+0x136>
 800f36c:	4b34      	ldr	r3, [pc, #208]	@ (800f440 <__ieee754_atan2+0x170>)
 800f36e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f372:	e9d3 0100 	ldrd	r0, r1, [r3]
 800f376:	e7ca      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f378:	2c02      	cmp	r4, #2
 800f37a:	d848      	bhi.n	800f40e <__ieee754_atan2+0x13e>
 800f37c:	4b31      	ldr	r3, [pc, #196]	@ (800f444 <__ieee754_atan2+0x174>)
 800f37e:	e7f6      	b.n	800f36e <__ieee754_atan2+0x9e>
 800f380:	4543      	cmp	r3, r8
 800f382:	d0e4      	beq.n	800f34e <__ieee754_atan2+0x7e>
 800f384:	1a9b      	subs	r3, r3, r2
 800f386:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800f38a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800f38e:	da1e      	bge.n	800f3ce <__ieee754_atan2+0xfe>
 800f390:	2f00      	cmp	r7, #0
 800f392:	da01      	bge.n	800f398 <__ieee754_atan2+0xc8>
 800f394:	323c      	adds	r2, #60	@ 0x3c
 800f396:	db1e      	blt.n	800f3d6 <__ieee754_atan2+0x106>
 800f398:	4632      	mov	r2, r6
 800f39a:	463b      	mov	r3, r7
 800f39c:	f7f1 fa76 	bl	800088c <__aeabi_ddiv>
 800f3a0:	ec41 0b10 	vmov	d0, r0, r1
 800f3a4:	f000 f9f4 	bl	800f790 <fabs>
 800f3a8:	f000 f85a 	bl	800f460 <atan>
 800f3ac:	ec51 0b10 	vmov	r0, r1, d0
 800f3b0:	2c01      	cmp	r4, #1
 800f3b2:	d013      	beq.n	800f3dc <__ieee754_atan2+0x10c>
 800f3b4:	2c02      	cmp	r4, #2
 800f3b6:	d015      	beq.n	800f3e4 <__ieee754_atan2+0x114>
 800f3b8:	2c00      	cmp	r4, #0
 800f3ba:	d0a8      	beq.n	800f30e <__ieee754_atan2+0x3e>
 800f3bc:	a318      	add	r3, pc, #96	@ (adr r3, 800f420 <__ieee754_atan2+0x150>)
 800f3be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c2:	f7f0 ff81 	bl	80002c8 <__aeabi_dsub>
 800f3c6:	a318      	add	r3, pc, #96	@ (adr r3, 800f428 <__ieee754_atan2+0x158>)
 800f3c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3cc:	e014      	b.n	800f3f8 <__ieee754_atan2+0x128>
 800f3ce:	a118      	add	r1, pc, #96	@ (adr r1, 800f430 <__ieee754_atan2+0x160>)
 800f3d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f3d4:	e7ec      	b.n	800f3b0 <__ieee754_atan2+0xe0>
 800f3d6:	2000      	movs	r0, #0
 800f3d8:	2100      	movs	r1, #0
 800f3da:	e7e9      	b.n	800f3b0 <__ieee754_atan2+0xe0>
 800f3dc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f3e0:	4619      	mov	r1, r3
 800f3e2:	e794      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f3e4:	a30e      	add	r3, pc, #56	@ (adr r3, 800f420 <__ieee754_atan2+0x150>)
 800f3e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3ea:	f7f0 ff6d 	bl	80002c8 <__aeabi_dsub>
 800f3ee:	4602      	mov	r2, r0
 800f3f0:	460b      	mov	r3, r1
 800f3f2:	a10d      	add	r1, pc, #52	@ (adr r1, 800f428 <__ieee754_atan2+0x158>)
 800f3f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f3f8:	f7f0 ff66 	bl	80002c8 <__aeabi_dsub>
 800f3fc:	e787      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f3fe:	a10a      	add	r1, pc, #40	@ (adr r1, 800f428 <__ieee754_atan2+0x158>)
 800f400:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f404:	e783      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f406:	a10c      	add	r1, pc, #48	@ (adr r1, 800f438 <__ieee754_atan2+0x168>)
 800f408:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f40c:	e77f      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f40e:	2000      	movs	r0, #0
 800f410:	2100      	movs	r1, #0
 800f412:	e77c      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f414:	a106      	add	r1, pc, #24	@ (adr r1, 800f430 <__ieee754_atan2+0x160>)
 800f416:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f41a:	e778      	b.n	800f30e <__ieee754_atan2+0x3e>
 800f41c:	f3af 8000 	nop.w
 800f420:	33145c07 	.word	0x33145c07
 800f424:	3ca1a626 	.word	0x3ca1a626
 800f428:	54442d18 	.word	0x54442d18
 800f42c:	400921fb 	.word	0x400921fb
 800f430:	54442d18 	.word	0x54442d18
 800f434:	3ff921fb 	.word	0x3ff921fb
 800f438:	54442d18 	.word	0x54442d18
 800f43c:	3fe921fb 	.word	0x3fe921fb
 800f440:	080105c8 	.word	0x080105c8
 800f444:	080105b0 	.word	0x080105b0
 800f448:	54442d18 	.word	0x54442d18
 800f44c:	c00921fb 	.word	0xc00921fb
 800f450:	54442d18 	.word	0x54442d18
 800f454:	bff921fb 	.word	0xbff921fb
 800f458:	7ff00000 	.word	0x7ff00000
 800f45c:	00000000 	.word	0x00000000

0800f460 <atan>:
 800f460:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f464:	ec55 4b10 	vmov	r4, r5, d0
 800f468:	4bbf      	ldr	r3, [pc, #764]	@ (800f768 <atan+0x308>)
 800f46a:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800f46e:	429e      	cmp	r6, r3
 800f470:	46ab      	mov	fp, r5
 800f472:	d918      	bls.n	800f4a6 <atan+0x46>
 800f474:	4bbd      	ldr	r3, [pc, #756]	@ (800f76c <atan+0x30c>)
 800f476:	429e      	cmp	r6, r3
 800f478:	d801      	bhi.n	800f47e <atan+0x1e>
 800f47a:	d109      	bne.n	800f490 <atan+0x30>
 800f47c:	b144      	cbz	r4, 800f490 <atan+0x30>
 800f47e:	4622      	mov	r2, r4
 800f480:	462b      	mov	r3, r5
 800f482:	4620      	mov	r0, r4
 800f484:	4629      	mov	r1, r5
 800f486:	f7f0 ff21 	bl	80002cc <__adddf3>
 800f48a:	4604      	mov	r4, r0
 800f48c:	460d      	mov	r5, r1
 800f48e:	e006      	b.n	800f49e <atan+0x3e>
 800f490:	f1bb 0f00 	cmp.w	fp, #0
 800f494:	f340 812b 	ble.w	800f6ee <atan+0x28e>
 800f498:	a597      	add	r5, pc, #604	@ (adr r5, 800f6f8 <atan+0x298>)
 800f49a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f49e:	ec45 4b10 	vmov	d0, r4, r5
 800f4a2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4a6:	4bb2      	ldr	r3, [pc, #712]	@ (800f770 <atan+0x310>)
 800f4a8:	429e      	cmp	r6, r3
 800f4aa:	d813      	bhi.n	800f4d4 <atan+0x74>
 800f4ac:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800f4b0:	429e      	cmp	r6, r3
 800f4b2:	d80c      	bhi.n	800f4ce <atan+0x6e>
 800f4b4:	a392      	add	r3, pc, #584	@ (adr r3, 800f700 <atan+0x2a0>)
 800f4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ba:	4620      	mov	r0, r4
 800f4bc:	4629      	mov	r1, r5
 800f4be:	f7f0 ff05 	bl	80002cc <__adddf3>
 800f4c2:	4bac      	ldr	r3, [pc, #688]	@ (800f774 <atan+0x314>)
 800f4c4:	2200      	movs	r2, #0
 800f4c6:	f7f1 fb47 	bl	8000b58 <__aeabi_dcmpgt>
 800f4ca:	2800      	cmp	r0, #0
 800f4cc:	d1e7      	bne.n	800f49e <atan+0x3e>
 800f4ce:	f04f 3aff 	mov.w	sl, #4294967295
 800f4d2:	e029      	b.n	800f528 <atan+0xc8>
 800f4d4:	f000 f95c 	bl	800f790 <fabs>
 800f4d8:	4ba7      	ldr	r3, [pc, #668]	@ (800f778 <atan+0x318>)
 800f4da:	429e      	cmp	r6, r3
 800f4dc:	ec55 4b10 	vmov	r4, r5, d0
 800f4e0:	f200 80bc 	bhi.w	800f65c <atan+0x1fc>
 800f4e4:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800f4e8:	429e      	cmp	r6, r3
 800f4ea:	f200 809e 	bhi.w	800f62a <atan+0x1ca>
 800f4ee:	4622      	mov	r2, r4
 800f4f0:	462b      	mov	r3, r5
 800f4f2:	4620      	mov	r0, r4
 800f4f4:	4629      	mov	r1, r5
 800f4f6:	f7f0 fee9 	bl	80002cc <__adddf3>
 800f4fa:	4b9e      	ldr	r3, [pc, #632]	@ (800f774 <atan+0x314>)
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	f7f0 fee3 	bl	80002c8 <__aeabi_dsub>
 800f502:	2200      	movs	r2, #0
 800f504:	4606      	mov	r6, r0
 800f506:	460f      	mov	r7, r1
 800f508:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f50c:	4620      	mov	r0, r4
 800f50e:	4629      	mov	r1, r5
 800f510:	f7f0 fedc 	bl	80002cc <__adddf3>
 800f514:	4602      	mov	r2, r0
 800f516:	460b      	mov	r3, r1
 800f518:	4630      	mov	r0, r6
 800f51a:	4639      	mov	r1, r7
 800f51c:	f7f1 f9b6 	bl	800088c <__aeabi_ddiv>
 800f520:	f04f 0a00 	mov.w	sl, #0
 800f524:	4604      	mov	r4, r0
 800f526:	460d      	mov	r5, r1
 800f528:	4622      	mov	r2, r4
 800f52a:	462b      	mov	r3, r5
 800f52c:	4620      	mov	r0, r4
 800f52e:	4629      	mov	r1, r5
 800f530:	f7f1 f882 	bl	8000638 <__aeabi_dmul>
 800f534:	4602      	mov	r2, r0
 800f536:	460b      	mov	r3, r1
 800f538:	4680      	mov	r8, r0
 800f53a:	4689      	mov	r9, r1
 800f53c:	f7f1 f87c 	bl	8000638 <__aeabi_dmul>
 800f540:	a371      	add	r3, pc, #452	@ (adr r3, 800f708 <atan+0x2a8>)
 800f542:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f546:	4606      	mov	r6, r0
 800f548:	460f      	mov	r7, r1
 800f54a:	f7f1 f875 	bl	8000638 <__aeabi_dmul>
 800f54e:	a370      	add	r3, pc, #448	@ (adr r3, 800f710 <atan+0x2b0>)
 800f550:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f554:	f7f0 feba 	bl	80002cc <__adddf3>
 800f558:	4632      	mov	r2, r6
 800f55a:	463b      	mov	r3, r7
 800f55c:	f7f1 f86c 	bl	8000638 <__aeabi_dmul>
 800f560:	a36d      	add	r3, pc, #436	@ (adr r3, 800f718 <atan+0x2b8>)
 800f562:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f566:	f7f0 feb1 	bl	80002cc <__adddf3>
 800f56a:	4632      	mov	r2, r6
 800f56c:	463b      	mov	r3, r7
 800f56e:	f7f1 f863 	bl	8000638 <__aeabi_dmul>
 800f572:	a36b      	add	r3, pc, #428	@ (adr r3, 800f720 <atan+0x2c0>)
 800f574:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f578:	f7f0 fea8 	bl	80002cc <__adddf3>
 800f57c:	4632      	mov	r2, r6
 800f57e:	463b      	mov	r3, r7
 800f580:	f7f1 f85a 	bl	8000638 <__aeabi_dmul>
 800f584:	a368      	add	r3, pc, #416	@ (adr r3, 800f728 <atan+0x2c8>)
 800f586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58a:	f7f0 fe9f 	bl	80002cc <__adddf3>
 800f58e:	4632      	mov	r2, r6
 800f590:	463b      	mov	r3, r7
 800f592:	f7f1 f851 	bl	8000638 <__aeabi_dmul>
 800f596:	a366      	add	r3, pc, #408	@ (adr r3, 800f730 <atan+0x2d0>)
 800f598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59c:	f7f0 fe96 	bl	80002cc <__adddf3>
 800f5a0:	4642      	mov	r2, r8
 800f5a2:	464b      	mov	r3, r9
 800f5a4:	f7f1 f848 	bl	8000638 <__aeabi_dmul>
 800f5a8:	a363      	add	r3, pc, #396	@ (adr r3, 800f738 <atan+0x2d8>)
 800f5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ae:	4680      	mov	r8, r0
 800f5b0:	4689      	mov	r9, r1
 800f5b2:	4630      	mov	r0, r6
 800f5b4:	4639      	mov	r1, r7
 800f5b6:	f7f1 f83f 	bl	8000638 <__aeabi_dmul>
 800f5ba:	a361      	add	r3, pc, #388	@ (adr r3, 800f740 <atan+0x2e0>)
 800f5bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5c0:	f7f0 fe82 	bl	80002c8 <__aeabi_dsub>
 800f5c4:	4632      	mov	r2, r6
 800f5c6:	463b      	mov	r3, r7
 800f5c8:	f7f1 f836 	bl	8000638 <__aeabi_dmul>
 800f5cc:	a35e      	add	r3, pc, #376	@ (adr r3, 800f748 <atan+0x2e8>)
 800f5ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5d2:	f7f0 fe79 	bl	80002c8 <__aeabi_dsub>
 800f5d6:	4632      	mov	r2, r6
 800f5d8:	463b      	mov	r3, r7
 800f5da:	f7f1 f82d 	bl	8000638 <__aeabi_dmul>
 800f5de:	a35c      	add	r3, pc, #368	@ (adr r3, 800f750 <atan+0x2f0>)
 800f5e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5e4:	f7f0 fe70 	bl	80002c8 <__aeabi_dsub>
 800f5e8:	4632      	mov	r2, r6
 800f5ea:	463b      	mov	r3, r7
 800f5ec:	f7f1 f824 	bl	8000638 <__aeabi_dmul>
 800f5f0:	a359      	add	r3, pc, #356	@ (adr r3, 800f758 <atan+0x2f8>)
 800f5f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5f6:	f7f0 fe67 	bl	80002c8 <__aeabi_dsub>
 800f5fa:	4632      	mov	r2, r6
 800f5fc:	463b      	mov	r3, r7
 800f5fe:	f7f1 f81b 	bl	8000638 <__aeabi_dmul>
 800f602:	4602      	mov	r2, r0
 800f604:	460b      	mov	r3, r1
 800f606:	4640      	mov	r0, r8
 800f608:	4649      	mov	r1, r9
 800f60a:	f7f0 fe5f 	bl	80002cc <__adddf3>
 800f60e:	4622      	mov	r2, r4
 800f610:	462b      	mov	r3, r5
 800f612:	f7f1 f811 	bl	8000638 <__aeabi_dmul>
 800f616:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f61a:	4602      	mov	r2, r0
 800f61c:	460b      	mov	r3, r1
 800f61e:	d148      	bne.n	800f6b2 <atan+0x252>
 800f620:	4620      	mov	r0, r4
 800f622:	4629      	mov	r1, r5
 800f624:	f7f0 fe50 	bl	80002c8 <__aeabi_dsub>
 800f628:	e72f      	b.n	800f48a <atan+0x2a>
 800f62a:	4b52      	ldr	r3, [pc, #328]	@ (800f774 <atan+0x314>)
 800f62c:	2200      	movs	r2, #0
 800f62e:	4620      	mov	r0, r4
 800f630:	4629      	mov	r1, r5
 800f632:	f7f0 fe49 	bl	80002c8 <__aeabi_dsub>
 800f636:	4b4f      	ldr	r3, [pc, #316]	@ (800f774 <atan+0x314>)
 800f638:	4606      	mov	r6, r0
 800f63a:	460f      	mov	r7, r1
 800f63c:	2200      	movs	r2, #0
 800f63e:	4620      	mov	r0, r4
 800f640:	4629      	mov	r1, r5
 800f642:	f7f0 fe43 	bl	80002cc <__adddf3>
 800f646:	4602      	mov	r2, r0
 800f648:	460b      	mov	r3, r1
 800f64a:	4630      	mov	r0, r6
 800f64c:	4639      	mov	r1, r7
 800f64e:	f7f1 f91d 	bl	800088c <__aeabi_ddiv>
 800f652:	f04f 0a01 	mov.w	sl, #1
 800f656:	4604      	mov	r4, r0
 800f658:	460d      	mov	r5, r1
 800f65a:	e765      	b.n	800f528 <atan+0xc8>
 800f65c:	4b47      	ldr	r3, [pc, #284]	@ (800f77c <atan+0x31c>)
 800f65e:	429e      	cmp	r6, r3
 800f660:	d21c      	bcs.n	800f69c <atan+0x23c>
 800f662:	4b47      	ldr	r3, [pc, #284]	@ (800f780 <atan+0x320>)
 800f664:	2200      	movs	r2, #0
 800f666:	4620      	mov	r0, r4
 800f668:	4629      	mov	r1, r5
 800f66a:	f7f0 fe2d 	bl	80002c8 <__aeabi_dsub>
 800f66e:	4b44      	ldr	r3, [pc, #272]	@ (800f780 <atan+0x320>)
 800f670:	4606      	mov	r6, r0
 800f672:	460f      	mov	r7, r1
 800f674:	2200      	movs	r2, #0
 800f676:	4620      	mov	r0, r4
 800f678:	4629      	mov	r1, r5
 800f67a:	f7f0 ffdd 	bl	8000638 <__aeabi_dmul>
 800f67e:	4b3d      	ldr	r3, [pc, #244]	@ (800f774 <atan+0x314>)
 800f680:	2200      	movs	r2, #0
 800f682:	f7f0 fe23 	bl	80002cc <__adddf3>
 800f686:	4602      	mov	r2, r0
 800f688:	460b      	mov	r3, r1
 800f68a:	4630      	mov	r0, r6
 800f68c:	4639      	mov	r1, r7
 800f68e:	f7f1 f8fd 	bl	800088c <__aeabi_ddiv>
 800f692:	f04f 0a02 	mov.w	sl, #2
 800f696:	4604      	mov	r4, r0
 800f698:	460d      	mov	r5, r1
 800f69a:	e745      	b.n	800f528 <atan+0xc8>
 800f69c:	4622      	mov	r2, r4
 800f69e:	462b      	mov	r3, r5
 800f6a0:	4938      	ldr	r1, [pc, #224]	@ (800f784 <atan+0x324>)
 800f6a2:	2000      	movs	r0, #0
 800f6a4:	f7f1 f8f2 	bl	800088c <__aeabi_ddiv>
 800f6a8:	f04f 0a03 	mov.w	sl, #3
 800f6ac:	4604      	mov	r4, r0
 800f6ae:	460d      	mov	r5, r1
 800f6b0:	e73a      	b.n	800f528 <atan+0xc8>
 800f6b2:	4b35      	ldr	r3, [pc, #212]	@ (800f788 <atan+0x328>)
 800f6b4:	4e35      	ldr	r6, [pc, #212]	@ (800f78c <atan+0x32c>)
 800f6b6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800f6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6be:	f7f0 fe03 	bl	80002c8 <__aeabi_dsub>
 800f6c2:	4622      	mov	r2, r4
 800f6c4:	462b      	mov	r3, r5
 800f6c6:	f7f0 fdff 	bl	80002c8 <__aeabi_dsub>
 800f6ca:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f6ce:	4602      	mov	r2, r0
 800f6d0:	460b      	mov	r3, r1
 800f6d2:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f6d6:	f7f0 fdf7 	bl	80002c8 <__aeabi_dsub>
 800f6da:	f1bb 0f00 	cmp.w	fp, #0
 800f6de:	4604      	mov	r4, r0
 800f6e0:	460d      	mov	r5, r1
 800f6e2:	f6bf aedc 	bge.w	800f49e <atan+0x3e>
 800f6e6:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800f6ea:	461d      	mov	r5, r3
 800f6ec:	e6d7      	b.n	800f49e <atan+0x3e>
 800f6ee:	a51c      	add	r5, pc, #112	@ (adr r5, 800f760 <atan+0x300>)
 800f6f0:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f6f4:	e6d3      	b.n	800f49e <atan+0x3e>
 800f6f6:	bf00      	nop
 800f6f8:	54442d18 	.word	0x54442d18
 800f6fc:	3ff921fb 	.word	0x3ff921fb
 800f700:	8800759c 	.word	0x8800759c
 800f704:	7e37e43c 	.word	0x7e37e43c
 800f708:	e322da11 	.word	0xe322da11
 800f70c:	3f90ad3a 	.word	0x3f90ad3a
 800f710:	24760deb 	.word	0x24760deb
 800f714:	3fa97b4b 	.word	0x3fa97b4b
 800f718:	a0d03d51 	.word	0xa0d03d51
 800f71c:	3fb10d66 	.word	0x3fb10d66
 800f720:	c54c206e 	.word	0xc54c206e
 800f724:	3fb745cd 	.word	0x3fb745cd
 800f728:	920083ff 	.word	0x920083ff
 800f72c:	3fc24924 	.word	0x3fc24924
 800f730:	5555550d 	.word	0x5555550d
 800f734:	3fd55555 	.word	0x3fd55555
 800f738:	2c6a6c2f 	.word	0x2c6a6c2f
 800f73c:	bfa2b444 	.word	0xbfa2b444
 800f740:	52defd9a 	.word	0x52defd9a
 800f744:	3fadde2d 	.word	0x3fadde2d
 800f748:	af749a6d 	.word	0xaf749a6d
 800f74c:	3fb3b0f2 	.word	0x3fb3b0f2
 800f750:	fe231671 	.word	0xfe231671
 800f754:	3fbc71c6 	.word	0x3fbc71c6
 800f758:	9998ebc4 	.word	0x9998ebc4
 800f75c:	3fc99999 	.word	0x3fc99999
 800f760:	54442d18 	.word	0x54442d18
 800f764:	bff921fb 	.word	0xbff921fb
 800f768:	440fffff 	.word	0x440fffff
 800f76c:	7ff00000 	.word	0x7ff00000
 800f770:	3fdbffff 	.word	0x3fdbffff
 800f774:	3ff00000 	.word	0x3ff00000
 800f778:	3ff2ffff 	.word	0x3ff2ffff
 800f77c:	40038000 	.word	0x40038000
 800f780:	3ff80000 	.word	0x3ff80000
 800f784:	bff00000 	.word	0xbff00000
 800f788:	080105e0 	.word	0x080105e0
 800f78c:	08010600 	.word	0x08010600

0800f790 <fabs>:
 800f790:	ec51 0b10 	vmov	r0, r1, d0
 800f794:	4602      	mov	r2, r0
 800f796:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f79a:	ec43 2b10 	vmov	d0, r2, r3
 800f79e:	4770      	bx	lr

0800f7a0 <__ieee754_powf>:
 800f7a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f7a4:	ee10 4a90 	vmov	r4, s1
 800f7a8:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800f7ac:	ed2d 8b02 	vpush	{d8}
 800f7b0:	ee10 6a10 	vmov	r6, s0
 800f7b4:	eeb0 8a40 	vmov.f32	s16, s0
 800f7b8:	eef0 8a60 	vmov.f32	s17, s1
 800f7bc:	d10c      	bne.n	800f7d8 <__ieee754_powf+0x38>
 800f7be:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800f7c2:	0076      	lsls	r6, r6, #1
 800f7c4:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800f7c8:	f240 829c 	bls.w	800fd04 <__ieee754_powf+0x564>
 800f7cc:	ee38 0a28 	vadd.f32	s0, s16, s17
 800f7d0:	ecbd 8b02 	vpop	{d8}
 800f7d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f7d8:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800f7dc:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800f7e0:	d802      	bhi.n	800f7e8 <__ieee754_powf+0x48>
 800f7e2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f7e6:	d908      	bls.n	800f7fa <__ieee754_powf+0x5a>
 800f7e8:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800f7ec:	d1ee      	bne.n	800f7cc <__ieee754_powf+0x2c>
 800f7ee:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800f7f2:	0064      	lsls	r4, r4, #1
 800f7f4:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800f7f8:	e7e6      	b.n	800f7c8 <__ieee754_powf+0x28>
 800f7fa:	2e00      	cmp	r6, #0
 800f7fc:	da1e      	bge.n	800f83c <__ieee754_powf+0x9c>
 800f7fe:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800f802:	d22b      	bcs.n	800f85c <__ieee754_powf+0xbc>
 800f804:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f808:	d332      	bcc.n	800f870 <__ieee754_powf+0xd0>
 800f80a:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800f80e:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800f812:	fa49 f503 	asr.w	r5, r9, r3
 800f816:	fa05 f303 	lsl.w	r3, r5, r3
 800f81a:	454b      	cmp	r3, r9
 800f81c:	d126      	bne.n	800f86c <__ieee754_powf+0xcc>
 800f81e:	f005 0501 	and.w	r5, r5, #1
 800f822:	f1c5 0502 	rsb	r5, r5, #2
 800f826:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800f82a:	d122      	bne.n	800f872 <__ieee754_powf+0xd2>
 800f82c:	2c00      	cmp	r4, #0
 800f82e:	f280 826f 	bge.w	800fd10 <__ieee754_powf+0x570>
 800f832:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f836:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800f83a:	e7c9      	b.n	800f7d0 <__ieee754_powf+0x30>
 800f83c:	2500      	movs	r5, #0
 800f83e:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800f842:	d1f0      	bne.n	800f826 <__ieee754_powf+0x86>
 800f844:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800f848:	f000 825c 	beq.w	800fd04 <__ieee754_powf+0x564>
 800f84c:	d908      	bls.n	800f860 <__ieee754_powf+0xc0>
 800f84e:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800fbb0 <__ieee754_powf+0x410>
 800f852:	2c00      	cmp	r4, #0
 800f854:	bfa8      	it	ge
 800f856:	eeb0 0a68 	vmovge.f32	s0, s17
 800f85a:	e7b9      	b.n	800f7d0 <__ieee754_powf+0x30>
 800f85c:	2502      	movs	r5, #2
 800f85e:	e7ee      	b.n	800f83e <__ieee754_powf+0x9e>
 800f860:	2c00      	cmp	r4, #0
 800f862:	f280 8252 	bge.w	800fd0a <__ieee754_powf+0x56a>
 800f866:	eeb1 0a68 	vneg.f32	s0, s17
 800f86a:	e7b1      	b.n	800f7d0 <__ieee754_powf+0x30>
 800f86c:	2500      	movs	r5, #0
 800f86e:	e7da      	b.n	800f826 <__ieee754_powf+0x86>
 800f870:	2500      	movs	r5, #0
 800f872:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800f876:	d102      	bne.n	800f87e <__ieee754_powf+0xde>
 800f878:	ee28 0a08 	vmul.f32	s0, s16, s16
 800f87c:	e7a8      	b.n	800f7d0 <__ieee754_powf+0x30>
 800f87e:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800f882:	d109      	bne.n	800f898 <__ieee754_powf+0xf8>
 800f884:	2e00      	cmp	r6, #0
 800f886:	db07      	blt.n	800f898 <__ieee754_powf+0xf8>
 800f888:	eeb0 0a48 	vmov.f32	s0, s16
 800f88c:	ecbd 8b02 	vpop	{d8}
 800f890:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f894:	f7ff bcd2 	b.w	800f23c <__ieee754_sqrtf>
 800f898:	eeb0 0a48 	vmov.f32	s0, s16
 800f89c:	f000 fa50 	bl	800fd40 <fabsf>
 800f8a0:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800f8a4:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800f8a8:	4647      	mov	r7, r8
 800f8aa:	d002      	beq.n	800f8b2 <__ieee754_powf+0x112>
 800f8ac:	f1b8 0f00 	cmp.w	r8, #0
 800f8b0:	d117      	bne.n	800f8e2 <__ieee754_powf+0x142>
 800f8b2:	2c00      	cmp	r4, #0
 800f8b4:	bfbc      	itt	lt
 800f8b6:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800f8ba:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800f8be:	2e00      	cmp	r6, #0
 800f8c0:	da86      	bge.n	800f7d0 <__ieee754_powf+0x30>
 800f8c2:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800f8c6:	ea58 0805 	orrs.w	r8, r8, r5
 800f8ca:	d104      	bne.n	800f8d6 <__ieee754_powf+0x136>
 800f8cc:	ee70 7a40 	vsub.f32	s15, s0, s0
 800f8d0:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800f8d4:	e77c      	b.n	800f7d0 <__ieee754_powf+0x30>
 800f8d6:	2d01      	cmp	r5, #1
 800f8d8:	f47f af7a 	bne.w	800f7d0 <__ieee754_powf+0x30>
 800f8dc:	eeb1 0a40 	vneg.f32	s0, s0
 800f8e0:	e776      	b.n	800f7d0 <__ieee754_powf+0x30>
 800f8e2:	0ff0      	lsrs	r0, r6, #31
 800f8e4:	3801      	subs	r0, #1
 800f8e6:	ea55 0300 	orrs.w	r3, r5, r0
 800f8ea:	d104      	bne.n	800f8f6 <__ieee754_powf+0x156>
 800f8ec:	ee38 8a48 	vsub.f32	s16, s16, s16
 800f8f0:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800f8f4:	e76c      	b.n	800f7d0 <__ieee754_powf+0x30>
 800f8f6:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800f8fa:	d973      	bls.n	800f9e4 <__ieee754_powf+0x244>
 800f8fc:	4bad      	ldr	r3, [pc, #692]	@ (800fbb4 <__ieee754_powf+0x414>)
 800f8fe:	4598      	cmp	r8, r3
 800f900:	d808      	bhi.n	800f914 <__ieee754_powf+0x174>
 800f902:	2c00      	cmp	r4, #0
 800f904:	da0b      	bge.n	800f91e <__ieee754_powf+0x17e>
 800f906:	2000      	movs	r0, #0
 800f908:	ecbd 8b02 	vpop	{d8}
 800f90c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f910:	f000 baa4 	b.w	800fe5c <__math_oflowf>
 800f914:	4ba8      	ldr	r3, [pc, #672]	@ (800fbb8 <__ieee754_powf+0x418>)
 800f916:	4598      	cmp	r8, r3
 800f918:	d908      	bls.n	800f92c <__ieee754_powf+0x18c>
 800f91a:	2c00      	cmp	r4, #0
 800f91c:	dcf3      	bgt.n	800f906 <__ieee754_powf+0x166>
 800f91e:	2000      	movs	r0, #0
 800f920:	ecbd 8b02 	vpop	{d8}
 800f924:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f928:	f000 ba92 	b.w	800fe50 <__math_uflowf>
 800f92c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800f930:	ee30 0a67 	vsub.f32	s0, s0, s15
 800f934:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800fbbc <__ieee754_powf+0x41c>
 800f938:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800f93c:	eee0 6a67 	vfms.f32	s13, s0, s15
 800f940:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f944:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800f948:	ee20 7a00 	vmul.f32	s14, s0, s0
 800f94c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800f950:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800fbc0 <__ieee754_powf+0x420>
 800f954:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800f958:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800fbc4 <__ieee754_powf+0x424>
 800f95c:	eee0 7a07 	vfma.f32	s15, s0, s14
 800f960:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800fbc8 <__ieee754_powf+0x428>
 800f964:	eef0 6a67 	vmov.f32	s13, s15
 800f968:	eee0 6a07 	vfma.f32	s13, s0, s14
 800f96c:	ee16 3a90 	vmov	r3, s13
 800f970:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800f974:	f023 030f 	bic.w	r3, r3, #15
 800f978:	ee06 3a90 	vmov	s13, r3
 800f97c:	eee0 6a47 	vfms.f32	s13, s0, s14
 800f980:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f984:	3d01      	subs	r5, #1
 800f986:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800f98a:	4305      	orrs	r5, r0
 800f98c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800f990:	f024 040f 	bic.w	r4, r4, #15
 800f994:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800f998:	bf18      	it	ne
 800f99a:	eeb0 8a47 	vmovne.f32	s16, s14
 800f99e:	ee07 4a10 	vmov	s14, r4
 800f9a2:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800f9a6:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800f9aa:	ee07 3a90 	vmov	s15, r3
 800f9ae:	eee7 0a27 	vfma.f32	s1, s14, s15
 800f9b2:	ee07 4a10 	vmov	s14, r4
 800f9b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f9ba:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800f9be:	ee17 1a10 	vmov	r1, s14
 800f9c2:	2900      	cmp	r1, #0
 800f9c4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800f9c8:	f340 80dd 	ble.w	800fb86 <__ieee754_powf+0x3e6>
 800f9cc:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800f9d0:	f240 80ca 	bls.w	800fb68 <__ieee754_powf+0x3c8>
 800f9d4:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800f9d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f9dc:	bf4c      	ite	mi
 800f9de:	2001      	movmi	r0, #1
 800f9e0:	2000      	movpl	r0, #0
 800f9e2:	e791      	b.n	800f908 <__ieee754_powf+0x168>
 800f9e4:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800f9e8:	bf01      	itttt	eq
 800f9ea:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800fbcc <__ieee754_powf+0x42c>
 800f9ee:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800f9f2:	f06f 0317 	mvneq.w	r3, #23
 800f9f6:	ee17 7a90 	vmoveq	r7, s15
 800f9fa:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800f9fe:	bf18      	it	ne
 800fa00:	2300      	movne	r3, #0
 800fa02:	3a7f      	subs	r2, #127	@ 0x7f
 800fa04:	441a      	add	r2, r3
 800fa06:	4b72      	ldr	r3, [pc, #456]	@ (800fbd0 <__ieee754_powf+0x430>)
 800fa08:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800fa0c:	429f      	cmp	r7, r3
 800fa0e:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800fa12:	dd06      	ble.n	800fa22 <__ieee754_powf+0x282>
 800fa14:	4b6f      	ldr	r3, [pc, #444]	@ (800fbd4 <__ieee754_powf+0x434>)
 800fa16:	429f      	cmp	r7, r3
 800fa18:	f340 80a4 	ble.w	800fb64 <__ieee754_powf+0x3c4>
 800fa1c:	3201      	adds	r2, #1
 800fa1e:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800fa22:	2600      	movs	r6, #0
 800fa24:	4b6c      	ldr	r3, [pc, #432]	@ (800fbd8 <__ieee754_powf+0x438>)
 800fa26:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800fa2a:	ee07 1a10 	vmov	s14, r1
 800fa2e:	edd3 5a00 	vldr	s11, [r3]
 800fa32:	4b6a      	ldr	r3, [pc, #424]	@ (800fbdc <__ieee754_powf+0x43c>)
 800fa34:	ee75 7a87 	vadd.f32	s15, s11, s14
 800fa38:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800fa3c:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800fa40:	1049      	asrs	r1, r1, #1
 800fa42:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800fa46:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800fa4a:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800fa4e:	ee37 6a65 	vsub.f32	s12, s14, s11
 800fa52:	ee07 1a90 	vmov	s15, r1
 800fa56:	ee26 5a24 	vmul.f32	s10, s12, s9
 800fa5a:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800fa5e:	ee15 7a10 	vmov	r7, s10
 800fa62:	401f      	ands	r7, r3
 800fa64:	ee06 7a90 	vmov	s13, r7
 800fa68:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800fa6c:	ee37 7a65 	vsub.f32	s14, s14, s11
 800fa70:	ee65 7a05 	vmul.f32	s15, s10, s10
 800fa74:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800fa78:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800fbe0 <__ieee754_powf+0x440>
 800fa7c:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800fbe4 <__ieee754_powf+0x444>
 800fa80:	eee7 5a87 	vfma.f32	s11, s15, s14
 800fa84:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800fbe8 <__ieee754_powf+0x448>
 800fa88:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800fa8c:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800fbbc <__ieee754_powf+0x41c>
 800fa90:	eee7 5a27 	vfma.f32	s11, s14, s15
 800fa94:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800fbec <__ieee754_powf+0x44c>
 800fa98:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800fa9c:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800fbf0 <__ieee754_powf+0x450>
 800faa0:	ee26 6a24 	vmul.f32	s12, s12, s9
 800faa4:	eee7 5a27 	vfma.f32	s11, s14, s15
 800faa8:	ee35 7a26 	vadd.f32	s14, s10, s13
 800faac:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800fab0:	ee27 7a06 	vmul.f32	s14, s14, s12
 800fab4:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800fab8:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800fabc:	eef0 5a67 	vmov.f32	s11, s15
 800fac0:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800fac4:	ee75 5a87 	vadd.f32	s11, s11, s14
 800fac8:	ee15 1a90 	vmov	r1, s11
 800facc:	4019      	ands	r1, r3
 800face:	ee05 1a90 	vmov	s11, r1
 800fad2:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800fad6:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800fada:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fade:	ee67 7a85 	vmul.f32	s15, s15, s10
 800fae2:	eee6 7a25 	vfma.f32	s15, s12, s11
 800fae6:	eeb0 6a67 	vmov.f32	s12, s15
 800faea:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800faee:	ee16 1a10 	vmov	r1, s12
 800faf2:	4019      	ands	r1, r3
 800faf4:	ee06 1a10 	vmov	s12, r1
 800faf8:	eeb0 7a46 	vmov.f32	s14, s12
 800fafc:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800fb00:	493c      	ldr	r1, [pc, #240]	@ (800fbf4 <__ieee754_powf+0x454>)
 800fb02:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800fb06:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fb0a:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800fbf8 <__ieee754_powf+0x458>
 800fb0e:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800fbfc <__ieee754_powf+0x45c>
 800fb12:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fb16:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800fc00 <__ieee754_powf+0x460>
 800fb1a:	eee6 7a07 	vfma.f32	s15, s12, s14
 800fb1e:	ed91 7a00 	vldr	s14, [r1]
 800fb22:	ee77 7a87 	vadd.f32	s15, s15, s14
 800fb26:	ee07 2a10 	vmov	s14, r2
 800fb2a:	eef0 6a67 	vmov.f32	s13, s15
 800fb2e:	4a35      	ldr	r2, [pc, #212]	@ (800fc04 <__ieee754_powf+0x464>)
 800fb30:	eee6 6a25 	vfma.f32	s13, s12, s11
 800fb34:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800fb38:	ed92 5a00 	vldr	s10, [r2]
 800fb3c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800fb40:	ee76 6a85 	vadd.f32	s13, s13, s10
 800fb44:	ee76 6a87 	vadd.f32	s13, s13, s14
 800fb48:	ee16 2a90 	vmov	r2, s13
 800fb4c:	4013      	ands	r3, r2
 800fb4e:	ee06 3a90 	vmov	s13, r3
 800fb52:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800fb56:	ee37 7a45 	vsub.f32	s14, s14, s10
 800fb5a:	eea6 7a65 	vfms.f32	s14, s12, s11
 800fb5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fb62:	e70f      	b.n	800f984 <__ieee754_powf+0x1e4>
 800fb64:	2601      	movs	r6, #1
 800fb66:	e75d      	b.n	800fa24 <__ieee754_powf+0x284>
 800fb68:	d152      	bne.n	800fc10 <__ieee754_powf+0x470>
 800fb6a:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800fc08 <__ieee754_powf+0x468>
 800fb6e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fb72:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800fb76:	eef4 6ac7 	vcmpe.f32	s13, s14
 800fb7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb7e:	f73f af29 	bgt.w	800f9d4 <__ieee754_powf+0x234>
 800fb82:	2386      	movs	r3, #134	@ 0x86
 800fb84:	e048      	b.n	800fc18 <__ieee754_powf+0x478>
 800fb86:	4a21      	ldr	r2, [pc, #132]	@ (800fc0c <__ieee754_powf+0x46c>)
 800fb88:	4293      	cmp	r3, r2
 800fb8a:	d907      	bls.n	800fb9c <__ieee754_powf+0x3fc>
 800fb8c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800fb90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fb94:	bf4c      	ite	mi
 800fb96:	2001      	movmi	r0, #1
 800fb98:	2000      	movpl	r0, #0
 800fb9a:	e6c1      	b.n	800f920 <__ieee754_powf+0x180>
 800fb9c:	d138      	bne.n	800fc10 <__ieee754_powf+0x470>
 800fb9e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800fba2:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800fba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800fbaa:	dbea      	blt.n	800fb82 <__ieee754_powf+0x3e2>
 800fbac:	e7ee      	b.n	800fb8c <__ieee754_powf+0x3ec>
 800fbae:	bf00      	nop
 800fbb0:	00000000 	.word	0x00000000
 800fbb4:	3f7ffff3 	.word	0x3f7ffff3
 800fbb8:	3f800007 	.word	0x3f800007
 800fbbc:	3eaaaaab 	.word	0x3eaaaaab
 800fbc0:	3fb8aa3b 	.word	0x3fb8aa3b
 800fbc4:	36eca570 	.word	0x36eca570
 800fbc8:	3fb8aa00 	.word	0x3fb8aa00
 800fbcc:	4b800000 	.word	0x4b800000
 800fbd0:	001cc471 	.word	0x001cc471
 800fbd4:	005db3d6 	.word	0x005db3d6
 800fbd8:	08010630 	.word	0x08010630
 800fbdc:	fffff000 	.word	0xfffff000
 800fbe0:	3e6c3255 	.word	0x3e6c3255
 800fbe4:	3e53f142 	.word	0x3e53f142
 800fbe8:	3e8ba305 	.word	0x3e8ba305
 800fbec:	3edb6db7 	.word	0x3edb6db7
 800fbf0:	3f19999a 	.word	0x3f19999a
 800fbf4:	08010620 	.word	0x08010620
 800fbf8:	3f76384f 	.word	0x3f76384f
 800fbfc:	3f763800 	.word	0x3f763800
 800fc00:	369dc3a0 	.word	0x369dc3a0
 800fc04:	08010628 	.word	0x08010628
 800fc08:	3338aa3c 	.word	0x3338aa3c
 800fc0c:	43160000 	.word	0x43160000
 800fc10:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800fc14:	d971      	bls.n	800fcfa <__ieee754_powf+0x55a>
 800fc16:	15db      	asrs	r3, r3, #23
 800fc18:	3b7e      	subs	r3, #126	@ 0x7e
 800fc1a:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800fc1e:	4118      	asrs	r0, r3
 800fc20:	4408      	add	r0, r1
 800fc22:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800fc26:	4a3c      	ldr	r2, [pc, #240]	@ (800fd18 <__ieee754_powf+0x578>)
 800fc28:	3b7f      	subs	r3, #127	@ 0x7f
 800fc2a:	411a      	asrs	r2, r3
 800fc2c:	4002      	ands	r2, r0
 800fc2e:	ee07 2a10 	vmov	s14, r2
 800fc32:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800fc36:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800fc3a:	f1c3 0317 	rsb	r3, r3, #23
 800fc3e:	4118      	asrs	r0, r3
 800fc40:	2900      	cmp	r1, #0
 800fc42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800fc46:	bfb8      	it	lt
 800fc48:	4240      	neglt	r0, r0
 800fc4a:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800fc4e:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800fd1c <__ieee754_powf+0x57c>
 800fc52:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800fd20 <__ieee754_powf+0x580>
 800fc56:	ee17 3a10 	vmov	r3, s14
 800fc5a:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800fc5e:	f023 030f 	bic.w	r3, r3, #15
 800fc62:	ee07 3a10 	vmov	s14, r3
 800fc66:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fc6a:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fc6e:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800fc72:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800fd24 <__ieee754_powf+0x584>
 800fc76:	ee67 7a27 	vmul.f32	s15, s14, s15
 800fc7a:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800fc7e:	eef0 6a67 	vmov.f32	s13, s15
 800fc82:	eee7 6a06 	vfma.f32	s13, s14, s12
 800fc86:	eef0 5a66 	vmov.f32	s11, s13
 800fc8a:	eee7 5a46 	vfms.f32	s11, s14, s12
 800fc8e:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800fc92:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800fc96:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800fd28 <__ieee754_powf+0x588>
 800fc9a:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800fd2c <__ieee754_powf+0x58c>
 800fc9e:	eea7 6a25 	vfma.f32	s12, s14, s11
 800fca2:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800fd30 <__ieee754_powf+0x590>
 800fca6:	eee6 5a07 	vfma.f32	s11, s12, s14
 800fcaa:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800fd34 <__ieee754_powf+0x594>
 800fcae:	eea5 6a87 	vfma.f32	s12, s11, s14
 800fcb2:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800fd38 <__ieee754_powf+0x598>
 800fcb6:	eee6 5a07 	vfma.f32	s11, s12, s14
 800fcba:	eeb0 6a66 	vmov.f32	s12, s13
 800fcbe:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800fcc2:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800fcc6:	ee66 5a86 	vmul.f32	s11, s13, s12
 800fcca:	ee36 6a47 	vsub.f32	s12, s12, s14
 800fcce:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800fcd2:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800fcd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800fcda:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800fcde:	ee30 0a67 	vsub.f32	s0, s0, s15
 800fce2:	ee10 3a10 	vmov	r3, s0
 800fce6:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800fcea:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800fcee:	da06      	bge.n	800fcfe <__ieee754_powf+0x55e>
 800fcf0:	f000 f82e 	bl	800fd50 <scalbnf>
 800fcf4:	ee20 0a08 	vmul.f32	s0, s0, s16
 800fcf8:	e56a      	b.n	800f7d0 <__ieee754_powf+0x30>
 800fcfa:	2000      	movs	r0, #0
 800fcfc:	e7a5      	b.n	800fc4a <__ieee754_powf+0x4aa>
 800fcfe:	ee00 3a10 	vmov	s0, r3
 800fd02:	e7f7      	b.n	800fcf4 <__ieee754_powf+0x554>
 800fd04:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800fd08:	e562      	b.n	800f7d0 <__ieee754_powf+0x30>
 800fd0a:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800fd3c <__ieee754_powf+0x59c>
 800fd0e:	e55f      	b.n	800f7d0 <__ieee754_powf+0x30>
 800fd10:	eeb0 0a48 	vmov.f32	s0, s16
 800fd14:	e55c      	b.n	800f7d0 <__ieee754_powf+0x30>
 800fd16:	bf00      	nop
 800fd18:	ff800000 	.word	0xff800000
 800fd1c:	3f317218 	.word	0x3f317218
 800fd20:	3f317200 	.word	0x3f317200
 800fd24:	35bfbe8c 	.word	0x35bfbe8c
 800fd28:	b5ddea0e 	.word	0xb5ddea0e
 800fd2c:	3331bb4c 	.word	0x3331bb4c
 800fd30:	388ab355 	.word	0x388ab355
 800fd34:	bb360b61 	.word	0xbb360b61
 800fd38:	3e2aaaab 	.word	0x3e2aaaab
 800fd3c:	00000000 	.word	0x00000000

0800fd40 <fabsf>:
 800fd40:	ee10 3a10 	vmov	r3, s0
 800fd44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800fd48:	ee00 3a10 	vmov	s0, r3
 800fd4c:	4770      	bx	lr
	...

0800fd50 <scalbnf>:
 800fd50:	ee10 3a10 	vmov	r3, s0
 800fd54:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800fd58:	d02b      	beq.n	800fdb2 <scalbnf+0x62>
 800fd5a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800fd5e:	d302      	bcc.n	800fd66 <scalbnf+0x16>
 800fd60:	ee30 0a00 	vadd.f32	s0, s0, s0
 800fd64:	4770      	bx	lr
 800fd66:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800fd6a:	d123      	bne.n	800fdb4 <scalbnf+0x64>
 800fd6c:	4b24      	ldr	r3, [pc, #144]	@ (800fe00 <scalbnf+0xb0>)
 800fd6e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800fe04 <scalbnf+0xb4>
 800fd72:	4298      	cmp	r0, r3
 800fd74:	ee20 0a27 	vmul.f32	s0, s0, s15
 800fd78:	db17      	blt.n	800fdaa <scalbnf+0x5a>
 800fd7a:	ee10 3a10 	vmov	r3, s0
 800fd7e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800fd82:	3a19      	subs	r2, #25
 800fd84:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800fd88:	4288      	cmp	r0, r1
 800fd8a:	dd15      	ble.n	800fdb8 <scalbnf+0x68>
 800fd8c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800fe08 <scalbnf+0xb8>
 800fd90:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800fe0c <scalbnf+0xbc>
 800fd94:	ee10 3a10 	vmov	r3, s0
 800fd98:	eeb0 7a67 	vmov.f32	s14, s15
 800fd9c:	2b00      	cmp	r3, #0
 800fd9e:	bfb8      	it	lt
 800fda0:	eef0 7a66 	vmovlt.f32	s15, s13
 800fda4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800fda8:	4770      	bx	lr
 800fdaa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800fe10 <scalbnf+0xc0>
 800fdae:	ee27 0a80 	vmul.f32	s0, s15, s0
 800fdb2:	4770      	bx	lr
 800fdb4:	0dd2      	lsrs	r2, r2, #23
 800fdb6:	e7e5      	b.n	800fd84 <scalbnf+0x34>
 800fdb8:	4410      	add	r0, r2
 800fdba:	28fe      	cmp	r0, #254	@ 0xfe
 800fdbc:	dce6      	bgt.n	800fd8c <scalbnf+0x3c>
 800fdbe:	2800      	cmp	r0, #0
 800fdc0:	dd06      	ble.n	800fdd0 <scalbnf+0x80>
 800fdc2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800fdc6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800fdca:	ee00 3a10 	vmov	s0, r3
 800fdce:	4770      	bx	lr
 800fdd0:	f110 0f16 	cmn.w	r0, #22
 800fdd4:	da09      	bge.n	800fdea <scalbnf+0x9a>
 800fdd6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800fe10 <scalbnf+0xc0>
 800fdda:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800fe14 <scalbnf+0xc4>
 800fdde:	ee10 3a10 	vmov	r3, s0
 800fde2:	eeb0 7a67 	vmov.f32	s14, s15
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	e7d9      	b.n	800fd9e <scalbnf+0x4e>
 800fdea:	3019      	adds	r0, #25
 800fdec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800fdf0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800fdf4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800fe18 <scalbnf+0xc8>
 800fdf8:	ee07 3a90 	vmov	s15, r3
 800fdfc:	e7d7      	b.n	800fdae <scalbnf+0x5e>
 800fdfe:	bf00      	nop
 800fe00:	ffff3cb0 	.word	0xffff3cb0
 800fe04:	4c000000 	.word	0x4c000000
 800fe08:	7149f2ca 	.word	0x7149f2ca
 800fe0c:	f149f2ca 	.word	0xf149f2ca
 800fe10:	0da24260 	.word	0x0da24260
 800fe14:	8da24260 	.word	0x8da24260
 800fe18:	33000000 	.word	0x33000000

0800fe1c <with_errnof>:
 800fe1c:	b510      	push	{r4, lr}
 800fe1e:	ed2d 8b02 	vpush	{d8}
 800fe22:	eeb0 8a40 	vmov.f32	s16, s0
 800fe26:	4604      	mov	r4, r0
 800fe28:	f7fc fb92 	bl	800c550 <__errno>
 800fe2c:	eeb0 0a48 	vmov.f32	s0, s16
 800fe30:	ecbd 8b02 	vpop	{d8}
 800fe34:	6004      	str	r4, [r0, #0]
 800fe36:	bd10      	pop	{r4, pc}

0800fe38 <xflowf>:
 800fe38:	b130      	cbz	r0, 800fe48 <xflowf+0x10>
 800fe3a:	eef1 7a40 	vneg.f32	s15, s0
 800fe3e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800fe42:	2022      	movs	r0, #34	@ 0x22
 800fe44:	f7ff bfea 	b.w	800fe1c <with_errnof>
 800fe48:	eef0 7a40 	vmov.f32	s15, s0
 800fe4c:	e7f7      	b.n	800fe3e <xflowf+0x6>
	...

0800fe50 <__math_uflowf>:
 800fe50:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fe58 <__math_uflowf+0x8>
 800fe54:	f7ff bff0 	b.w	800fe38 <xflowf>
 800fe58:	10000000 	.word	0x10000000

0800fe5c <__math_oflowf>:
 800fe5c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fe64 <__math_oflowf+0x8>
 800fe60:	f7ff bfea 	b.w	800fe38 <xflowf>
 800fe64:	70000000 	.word	0x70000000

0800fe68 <_init>:
 800fe68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe6a:	bf00      	nop
 800fe6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe6e:	bc08      	pop	{r3}
 800fe70:	469e      	mov	lr, r3
 800fe72:	4770      	bx	lr

0800fe74 <_fini>:
 800fe74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fe76:	bf00      	nop
 800fe78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fe7a:	bc08      	pop	{r3}
 800fe7c:	469e      	mov	lr, r3
 800fe7e:	4770      	bx	lr
