library IEEE;
use ieee.std_logic_1164.all;
use work.cpu_package.all;

ENTITY ram IS 
  
   PORT( 
        adr : IN address_bus; 
        data : INOUT data_bus; 
        clk : IN std_logic; 
        oe_n : IN std_logic; -- active low 
        rw : IN std_logic); -- r=1, w=0 
         
END ENTITY ram; 

ARCHITECTURE RTL OF ram IS 

BEGIN
  process()
  begin
    
    
      
  end process;

END ARCHITECTURE;