#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55a4723bb930 .scope module, "test_threads" "test_threads" 2 3;
 .timescale 0 0;
v0x55a4723da380_0 .var "clk", 0 0;
v0x55a4723da440_0 .var "rst", 0 0;
v0x55a4723da500_0 .var "start", 0 0;
v0x55a4723da600_0 .net "t_cell1", 3 0, v0x55a4723d9520_0;  1 drivers
v0x55a4723da6d0_0 .net "t_cell2", 3 0, v0x55a4723d9620_0;  1 drivers
v0x55a4723da7c0_0 .net "t_done", 0 0, v0x55a4723d97a0_0;  1 drivers
v0x55a4723da890_0 .net "t_th", 1 0, v0x55a4723da0e0_0;  1 drivers
v0x55a4723da960_0 .net "t_v", 0 0, v0x55a4723da1c0_0;  1 drivers
S_0x55a4723bbab0 .scope module, "_4_threads_16_cells" "_4_threads_16_cells" 2 18, 2 60 0, S_0x55a4723bb930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "start"
    .port_info 3 /OUTPUT 1 "done"
    .port_info 4 /OUTPUT 2 "th"
    .port_info 5 /OUTPUT 1 "v"
    .port_info 6 /OUTPUT 4 "cell1"
    .port_info 7 /OUTPUT 4 "cell2"
v0x55a4723d9520_0 .var "cell1", 3 0;
v0x55a4723d9620_0 .var "cell2", 3 0;
v0x55a4723d9700_0 .net "clk", 0 0, v0x55a4723da380_0;  1 drivers
v0x55a4723d97a0_0 .var "done", 0 0;
v0x55a4723d9840_0 .var "done_mem", 3 0;
v0x55a4723d9900_0 .var "init_mem", 3 0;
v0x55a4723d99e0_0 .net "m_out", 7 0, v0x55a47239e2e0_0;  1 drivers
v0x55a4723d9aa0_0 .var "m_rd", 0 0;
v0x55a4723d9b40_0 .var "m_rd_addr", 1 0;
v0x55a4723d9be0_0 .var "m_wr", 0 0;
v0x55a4723d9c80_0 .var "m_wr_addr", 1 0;
v0x55a4723d9d50_0 .var "m_wr_data", 7 0;
v0x55a4723d9e20_0 .var "p_addr", 1 0;
v0x55a4723d9ec0_0 .var "p_rd", 0 0;
v0x55a4723d9f60_0 .net "rst", 0 0, v0x55a4723da440_0;  1 drivers
v0x55a4723da020_0 .net "start", 0 0, v0x55a4723da500_0;  1 drivers
v0x55a4723da0e0_0 .var "th", 1 0;
v0x55a4723da1c0_0 .var "v", 0 0;
S_0x55a472386130 .scope module, "mem_2r_1w_width8_depth2" "mem_2r_1w_width8_depth2" 2 146, 2 180 0, S_0x55a4723bbab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rd"
    .port_info 2 /INPUT 2 "rd_addr1"
    .port_info 3 /INPUT 2 "rd_addr2"
    .port_info 4 /OUTPUT 8 "out1"
    .port_info 5 /OUTPUT 8 "out2"
    .port_info 6 /INPUT 1 "wr"
    .port_info 7 /INPUT 2 "wr_addr"
    .port_info 8 /INPUT 8 "wr_data"
P_0x55a472386300 .param/str "init_file" 0 2 182, "mem_file.txt";
v0x55a4723a2d80_0 .net "clk", 0 0, v0x55a4723da380_0;  alias, 1 drivers
v0x55a4723a2f70_0 .var/i "i", 31 0;
v0x55a4723a3180 .array "mem", 3 0, 7 0;
v0x55a47239e2e0_0 .var "out1", 7 0;
v0x55a47239f330_0 .var "out2", 7 0;
v0x55a4723a1220_0 .net "rd", 0 0, v0x55a4723d9aa0_0;  1 drivers
v0x55a4723d8fc0_0 .net "rd_addr1", 1 0, v0x55a4723d9b40_0;  1 drivers
o0x7f303effa138 .functor BUFZ 2, C4<zz>; HiZ drive
v0x55a4723d90a0_0 .net "rd_addr2", 1 0, o0x7f303effa138;  0 drivers
v0x55a4723d9180_0 .net "wr", 0 0, v0x55a4723d9be0_0;  1 drivers
v0x55a4723d9240_0 .net "wr_addr", 1 0, v0x55a4723d9c80_0;  1 drivers
v0x55a4723d9320_0 .net "wr_data", 7 0, v0x55a4723d9d50_0;  1 drivers
E_0x55a4723aefd0 .event posedge, v0x55a4723a2d80_0;
    .scope S_0x55a472386130;
T_0 ;
    %wait E_0x55a4723aefd0;
    %load/vec4 v0x55a4723a1220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55a4723d8fc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55a4723a3180, 4;
    %assign/vec4 v0x55a47239e2e0_0, 0;
    %load/vec4 v0x55a4723d90a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x55a4723a3180, 4;
    %assign/vec4 v0x55a47239f330_0, 0;
T_0.0 ;
    %load/vec4 v0x55a4723d9180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x55a4723d9320_0;
    %load/vec4 v0x55a4723d9240_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55a4723a3180, 0, 4;
T_0.2 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55a472386130;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a47239e2e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a47239f330_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55a4723a2f70_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x55a4723a2f70_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55a4723a2f70_0;
    %store/vec4a v0x55a4723a3180, 4, 0;
    %load/vec4 v0x55a4723a2f70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55a4723a2f70_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 2 216 "$readmemh", P_0x55a472386300, v0x55a4723a3180 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55a4723bbab0;
T_2 ;
    %wait E_0x55a4723aefd0;
    %load/vec4 v0x55a4723d9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4723d97a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55a4723d9840_0;
    %and/r;
    %assign/vec4 v0x55a4723d97a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55a4723bbab0;
T_3 ;
    %wait E_0x55a4723aefd0;
    %load/vec4 v0x55a4723d9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55a4723d9b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4723d9aa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4723d9ec0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a4723d9e20_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55a4723da020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4723d9aa0_0, 0;
    %load/vec4 v0x55a4723d9b40_0;
    %assign/vec4 v0x55a4723d9e20_0, 0;
    %load/vec4 v0x55a4723d9aa0_0;
    %assign/vec4 v0x55a4723d9ec0_0, 0;
    %load/vec4 v0x55a4723d9b40_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55a4723d9b40_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55a4723d9b40_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55a4723d9b40_0, 0;
T_3.5 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55a4723bbab0;
T_4 ;
    %wait E_0x55a4723aefd0;
    %load/vec4 v0x55a4723d9f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4723d9900_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4723d9840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55a4723da1c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4723d9520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4723d9620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55a4723d9ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55a4723d9900_0;
    %load/vec4 v0x55a4723d9e20_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x55a4723d99e0_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0x55a4723d9520_0, 0;
    %load/vec4 v0x55a4723d99e0_0;
    %parti/s 4, 4, 4;
    %assign/vec4 v0x55a4723d9620_0, 0;
    %load/vec4 v0x55a4723d99e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55a4723d9d50_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55a4723d9e20_0;
    %assign/vec4/off/d v0x55a4723d9900_0, 4, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55a4723d9520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55a4723d9620_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x55a4723d9d50_0, 0;
T_4.5 ;
    %load/vec4 v0x55a4723d99e0_0;
    %pad/u 32;
    %cmpi/e 254, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x55a4723d9e20_0;
    %assign/vec4/off/d v0x55a4723d9840_0, 4, 5;
T_4.6 ;
    %load/vec4 v0x55a4723d9e20_0;
    %assign/vec4 v0x55a4723d9c80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55a4723d9be0_0, 0;
    %load/vec4 v0x55a4723d9e20_0;
    %assign/vec4 v0x55a4723da0e0_0, 0;
    %load/vec4 v0x55a4723d9840_0;
    %load/vec4 v0x55a4723d9e20_0;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %pad/s 1;
    %assign/vec4 v0x55a4723da1c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55a4723bbab0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723d97a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4723da0e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723da1c0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a4723d9520_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a4723d9620_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723d9aa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4723d9b40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723d9be0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4723d9c80_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55a4723d9d50_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a4723d9900_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55a4723d9840_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55a4723d9e20_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723d9ec0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x55a4723bb930;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723da380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4723da440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723da500_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55a4723bb930;
T_7 ;
    %vpi_call 2 39 "$dumpfile", "uut.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x55a4723bb930;
T_8 ;
    %wait E_0x55a4723aefd0;
    %wait E_0x55a4723aefd0;
    %wait E_0x55a4723aefd0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55a4723da440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55a4723da500_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55a4723bb930;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x55a4723da380_0;
    %inv;
    %store/vec4 v0x55a4723da380_0, 0, 1;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/tmp/tmpzlj__pnv";
