

================================================================
== Synthesis Summary Report of 'r2plus1d'
================================================================
+ General Information: 
    * Date:           Fri Nov  4 20:46:12 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        R2plus1D
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+---------+----------+-----------------+-----------+--------------+--------------+-----+
    |                                               Modules                                               |  Issue |       |   Latency   |  Latency  | Iteration|             |   Trip  |          |                 |           |              |              |     |
    |                                               & Loops                                               |  Type  | Slack |   (cycles)  |    (ns)   |  Latency |   Interval  |  Count  | Pipelined|      BRAM       |    DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+---------+----------+-----------------+-----------+--------------+--------------+-----+
    |+ r2plus1d                                                                                           |  Timing|  -0.99|            -|          -|         -|            -|        -|        no|  202927 (32520%)|  445 (25%)|  102271 (22%)|  190875 (82%)|    -|
    | + grp_Conv3d_fu_2404                                                                                |  Timing|  -0.00|    738339856|  7.383e+09|         -|    738339856|        -|        no|                -|    5 (~0%)|    1077 (~0%)|     2892 (1%)|    -|
    |  + grp_Conv3d_Pipeline_VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_271                      |  Timing|  -0.00|          307|  3.070e+03|         -|          307|        -|        no|                -|    1 (~0%)|     559 (~0%)|    1204 (~0%)|    -|
    |   o VITIS_LOOP_36_7_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                                |      II|   7.30|          305|  3.050e+03|        14|            2|      147|       yes|                -|          -|             -|             -|    -|
    |  o VITIS_LOOP_28_2_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                                  |       -|   7.30|    738339844|  7.383e+09|       327|            -|  2257920|        no|                -|          -|             -|             -|    -|
    | + grp_BatchNorm3d_5_fu_2419                                                                         |  Timing|  -0.00|    166521601|  1.665e+09|         -|    166521601|        -|        no|          4 (~0%)|    19 (1%)|    2792 (~0%)|     5309 (2%)|    -|
    |  + grp_BatchNorm3d_5_Pipeline_VITIS_LOOP_18_5_fu_229                                                |       -|   0.10|         4091|  4.091e+04|         -|         4091|        -|        no|          4 (~0%)|   16 (~0%)|    1305 (~0%)|     2618 (1%)|    -|
    |   o VITIS_LOOP_18_5                                                                                 |      II|   7.30|         4089|  4.089e+04|        75|           73|       56|       yes|                -|          -|             -|             -|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                  |       -|   7.30|    166521600|  1.665e+09|      4130|            -|    40320|        no|                -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_1_fu_2434                                                      |       -|   3.58|      2257923|  2.258e+07|         -|      2257923|        -|        no|                -|          -|      48 (~0%)|      87 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|      2257921|  2.258e+07|         2|            1|  2257921|       yes|                -|          -|             -|             -|    -|
    | + grp_Conv3d_12_fu_2439                                                                             |  Timing|  -0.00|    529858572|  5.299e+09|         -|    529858572|        -|        no|                -|    1 (~0%)|     949 (~0%)|     3621 (1%)|    -|
    |  + grp_Conv3d_12_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_277   |  Timing|  -0.00|          148|  1.480e+03|         -|          148|        -|        no|                -|    1 (~0%)|     491 (~0%)|    1600 (~0%)|    -|
    |   o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                                |       -|   7.30|          146|  1.460e+03|        13|            1|      135|       yes|                -|          -|             -|             -|    -|
    |  o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                  |       -|   7.30|    529858560|  5.299e+09|       165|            -|  3211264|        no|                -|          -|             -|             -|    -|
    | + grp_BatchNorm3d_4_fu_2454                                                                         |  Timing|  -0.00|    236830724|  2.368e+09|         -|    236830724|        -|        no|          4 (~0%)|    19 (1%)|    2930 (~0%)|     5280 (2%)|    -|
    |  + grp_BatchNorm3d_4_Pipeline_VITIS_LOOP_18_5_fu_254                                                |       -|   0.10|         4091|  4.091e+04|         -|         4091|        -|        no|          4 (~0%)|   16 (~0%)|    1312 (~0%)|     2618 (1%)|    -|
    |   o VITIS_LOOP_18_5                                                                                 |      II|   7.30|         4089|  4.089e+04|        75|           73|       56|       yes|                -|          -|             -|             -|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                  |       -|   7.30|    236830720|  2.368e+09|      4130|            -|    57344|        no|                -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_7_11_fu_2477                                                     |       -|   3.58|      3211267|  3.211e+07|         -|      3211267|        -|        no|                -|          -|      48 (~0%)|      87 (~0%)|    -|
    |  o VITIS_LOOP_7_1                                                                                   |       -|   7.30|      3211265|  3.211e+07|         2|            1|  3211265|       yes|                -|          -|             -|             -|    -|
    | + grp_Sequential_fu_2482                                                                            |  Timing|  -0.99|            -|          -|         -|            -|        -|        no|  200212 (32085%)|  366 (21%)|   64935 (14%)|  141178 (61%)|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_57_1_fu_2052                                                  |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|        -|        no|                -|          -|      47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_57_1                                                                                 |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_6_fu_2060                                                                        |  Timing|  -0.99|  11265538851|  1.127e+11|         -|  11265538851|        -|        no|    28228 (4523%)|    34 (1%)|     6439 (1%)|    14124 (6%)|    -|
    |   + grp_Conv3d_2_fu_222                                                                             |  Timing|  -0.00|     68302092|  6.830e+08|         -|     68302092|        -|        no|                -|    6 (~0%)|    1351 (~0%)|     3986 (1%)|    -|
    |    + grp_Conv3d_2_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_311  |  Timing|  -0.00|          589|  5.890e+03|         -|          589|        -|        no|                -|    1 (~0%)|     524 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|          587|  5.870e+03|        13|            1|      576|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|     68302080|  6.830e+08|       605|            -|   112896|        no|                -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_252                                                                          |  Timing|  -0.00|      1967620|  1.968e+07|         -|      1967620|        -|        no|          4 (~0%)|    22 (1%)|    3550 (~0%)|     5533 (2%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           82|    820.000|         -|           82|        -|        no|          4 (~0%)|    19 (1%)|    1927 (~0%)|     2892 (1%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           80|    800.000|        75|            1|        7|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1967616|  1.968e+07|       122|            -|    16128|        no|                -|          -|             -|             -|    -|
    |   + grp_Conv3d_1_fu_277                                                                             |  Timing|  -0.00|  11188043788|  1.119e+11|         -|  11188043788|        -|        no|                -|    1 (~0%)|    1116 (~0%)|     3683 (1%)|    -|
    |    + grp_Conv3d_1_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_317  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|                -|    1 (~0%)|     580 (~0%)|    1535 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|  11188043776|  1.119e+11|      3484|            -|  3211264|        no|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      7225345|  7.225e+07|         2|            1|  7225345|       yes|                -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_4_fu_2155                                                                        |  Timing|  -0.00|    236830724|  2.368e+09|         -|    236830724|        -|        no|          4 (~0%)|    19 (1%)|    2930 (~0%)|     5280 (2%)|    -|
    |   + grp_BatchNorm3d_4_Pipeline_VITIS_LOOP_18_5_fu_254                                               |       -|   0.10|         4091|  4.091e+04|         -|         4091|        -|        no|          4 (~0%)|   16 (~0%)|    1312 (~0%)|     2618 (1%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|         4089|  4.089e+04|        75|           73|       56|       yes|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|    236830720|  2.368e+09|      4130|            -|    57344|        no|                -|          -|             -|             -|    -|
    |  + grp_ReLU_3_fu_2206                                                                               |       -|   3.58|      3211267|  3.211e+07|         -|      3211267|        -|        no|                -|          -|      55 (~0%)|      87 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      3211265|  3.211e+07|         2|            1|  3211265|       yes|                -|          -|             -|             -|    -|
    |  + grp_Residual_3_fu_2217                                                                           |       -|   0.01|      3211293|  3.211e+07|         -|      3211293|        -|        no|                -|   10 (~0%)|    1202 (~0%)|    1443 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      3211288|  3.211e+07|        26|            1|  3211264|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_75_2_fu_2246                                                  |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|        -|        no|                -|          -|      47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_75_2                                                                                 |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_97_3_fu_2253                                                  |       -|   4.83|      3211266|  3.211e+07|         -|      3211266|        -|        no|                -|          -|      47 (~0%)|      82 (~0%)|    -|
    |   o VITIS_LOOP_97_3                                                                                 |       -|   7.30|      3211264|  3.211e+07|         2|            1|  3211264|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_5_fu_2260                                                                        |  Timing|  -0.99|   2875785510|  2.876e+10|         -|   2875785510|        -|        no|    28228 (4523%)|    36 (2%)|     6430 (1%)|    14008 (6%)|    -|
    |   + grp_Conv3d_2_fu_174                                                                             |  Timing|  -0.00|     68302092|  6.830e+08|         -|     68302092|        -|        no|                -|    6 (~0%)|    1351 (~0%)|     3986 (1%)|    -|
    |    + grp_Conv3d_2_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_311  |  Timing|  -0.00|          589|  5.890e+03|         -|          589|        -|        no|                -|    1 (~0%)|     524 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|          587|  5.870e+03|        13|            1|      576|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|     68302080|  6.830e+08|       605|            -|   112896|        no|                -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_204                                                                          |  Timing|  -0.00|      1967620|  1.968e+07|         -|      1967620|        -|        no|          4 (~0%)|    22 (1%)|    3550 (~0%)|     5533 (2%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           82|    820.000|         -|           82|        -|        no|          4 (~0%)|    19 (1%)|    1927 (~0%)|     2892 (1%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           80|    800.000|        75|            1|        7|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1967616|  1.968e+07|       122|            -|    16128|        no|                -|          -|             -|             -|    -|
    |   + grp_Conv3d_3_fu_231                                                                             |  Timing|  -0.00|   2802630671|  2.803e+10|         -|   2802630671|        -|        no|                -|    8 (~0%)|    1471 (~0%)|     3990 (1%)|    -|
    |    + grp_Conv3d_3_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_327  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|                -|    1 (~0%)|     574 (~0%)|    1542 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|   2802630659|  2.803e+10|      3491|            -|   802816|        no|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|      2885121|  2.885e+07|         2|            1|  2885121|       yes|                -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_3_fu_2293                                                                        |  Timing|  -0.00|     59809796|  5.981e+08|         -|     59809796|        -|        no|          4 (~0%)|    19 (1%)|    2919 (~0%)|     5262 (2%)|    -|
    |   + grp_BatchNorm3d_3_Pipeline_VITIS_LOOP_18_5_fu_252                                               |       -|   0.10|         2047|  2.047e+04|         -|         2047|        -|        no|          4 (~0%)|   16 (~0%)|    1307 (~0%)|     2614 (1%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|         2045|  2.045e+04|        75|           73|       28|       yes|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|     59809792|  5.981e+08|      2086|            -|    28672|        no|                -|          -|             -|             -|    -|
    |  + grp_ReLU_2_fu_2352                                                                               |       -|   3.58|       802819|  8.028e+06|         -|       802819|        -|        no|                -|          -|      51 (~0%)|      85 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       802817|  8.028e+06|         2|            1|   802817|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_4_fu_2362                                                                        |  Timing|  -0.99|            -|          -|         -|            -|        -|        no|    28228 (4523%)|    36 (2%)|     6515 (1%)|    14157 (6%)|    -|
    |   + grp_Conv3d_4_fu_250                                                                             |  Timing|  -0.00|    133330188|  1.333e+09|         -|    133330188|        -|        no|                -|    6 (~0%)|    1349 (~0%)|     3987 (1%)|    -|
    |    + grp_Conv3d_4_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_311  |  Timing|  -0.00|         1165|  1.165e+04|         -|         1165|        -|        no|                -|    1 (~0%)|     522 (~0%)|    1749 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         1163|  1.163e+04|        13|            1|     1152|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    133330176|  1.333e+09|      1181|            -|   112896|        no|                -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_280                                                                          |  Timing|  -0.00|      1967620|  1.968e+07|         -|      1967620|        -|        no|          4 (~0%)|    22 (1%)|    3550 (~0%)|     5533 (2%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           82|    820.000|         -|           82|        -|        no|          4 (~0%)|    19 (1%)|    1927 (~0%)|     2892 (1%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           80|    800.000|        75|            1|        7|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1967616|  1.968e+07|       122|            -|    16128|        no|                -|          -|             -|             -|    -|
    |   + grp_Conv3d_3_fu_305                                                                             |  Timing|  -0.00|   2802630671|  2.803e+10|         -|   2802630671|        -|        no|                -|    8 (~0%)|    1471 (~0%)|     3990 (1%)|    -|
    |    + grp_Conv3d_3_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_327  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|                -|    1 (~0%)|     574 (~0%)|    1542 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|   2802630659|  2.803e+10|      3491|            -|   802816|        no|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|        -|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv3d_11_fu_2444                                                                            |  Timing|  -0.00|     74661900|  7.466e+08|         -|     74661900|        -|        no|                -|    1 (~0%)|     828 (~0%)|     3026 (1%)|    -|
    |   + grp_Conv3d_11_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_267  |  Timing|  -0.00|           77|    770.000|         -|           77|        -|        no|                -|    1 (~0%)|     387 (~0%)|    1149 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|           75|    750.000|        13|            1|       64|       yes|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|     74661888|  7.466e+08|        93|            -|   802816|        no|                -|          -|             -|             -|    -|
    |  + grp_Residual_2_fu_2460                                                                           |       -|   0.01|       802845|  8.028e+06|         -|       802845|        -|        no|                -|   10 (~0%)|    1197 (~0%)|    1441 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       802840|  8.028e+06|        26|            1|   802816|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_121_4_fu_2488                                                 |       -|   4.83|       802818|  8.028e+06|         -|       802818|        -|        no|                -|          -|      43 (~0%)|      79 (~0%)|    -|
    |   o VITIS_LOOP_121_4                                                                                |       -|   7.30|       802816|  8.028e+06|         2|            1|   802816|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_143_5_fu_2494                                                 |       -|   4.83|       802818|  8.028e+06|         -|       802818|        -|        no|                -|          -|      43 (~0%)|      79 (~0%)|    -|
    |   o VITIS_LOOP_143_5                                                                                |       -|   7.30|       802816|  8.028e+06|         2|            1|   802816|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_3_fu_2500                                                                        |  Timing|  -0.99|    835472547|  8.355e+09|         -|    835472547|        -|        no|    28228 (4523%)|    34 (1%)|     6400 (1%)|    13983 (6%)|    -|
    |   + grp_Conv3d_4_fu_174                                                                             |  Timing|  -0.00|    133330188|  1.333e+09|         -|    133330188|        -|        no|                -|    6 (~0%)|    1349 (~0%)|     3987 (1%)|    -|
    |    + grp_Conv3d_4_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_311  |  Timing|  -0.00|         1165|  1.165e+04|         -|         1165|        -|        no|                -|    1 (~0%)|     522 (~0%)|    1749 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         1163|  1.163e+04|        13|            1|     1152|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    133330176|  1.333e+09|      1181|            -|   112896|        no|                -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_204                                                                          |  Timing|  -0.00|      1967620|  1.968e+07|         -|      1967620|        -|        no|          4 (~0%)|    22 (1%)|    3550 (~0%)|     5533 (2%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           82|    820.000|         -|           82|        -|        no|          4 (~0%)|    19 (1%)|    1927 (~0%)|     2892 (1%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           80|    800.000|        75|            1|        7|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1967616|  1.968e+07|       122|            -|    16128|        no|                -|          -|             -|             -|    -|
    |   + grp_Conv3d_5_fu_231                                                                             |  Timing|  -0.00|    699453452|  6.995e+09|         -|    699453452|        -|        no|                -|    6 (~0%)|    1447 (~0%)|     3966 (1%)|    -|
    |    + grp_Conv3d_5_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_323  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|                -|    1 (~0%)|     574 (~0%)|    1547 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    699453440|  6.995e+09|      3485|            -|   200704|        no|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       721281|  7.213e+06|         2|            1|   721281|       yes|                -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_2_fu_2532                                                                        |  Timing|  -0.00|     15253508|  1.525e+08|         -|     15253508|        -|        no|          4 (~0%)|    19 (1%)|    2908 (~0%)|     5240 (2%)|    -|
    |   + grp_BatchNorm3d_2_Pipeline_VITIS_LOOP_18_5_fu_252                                               |       -|   0.10|         1025|  1.025e+04|         -|         1025|        -|        no|          4 (~0%)|   16 (~0%)|    1302 (~0%)|     2612 (1%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|         1023|  1.023e+04|        75|           73|       14|       yes|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|     15253504|  1.525e+08|      1064|            -|    14336|        no|                -|          -|             -|             -|    -|
    |  + grp_ReLU_1_fu_2590                                                                               |       -|   3.58|       200707|  2.007e+06|         -|       200707|        -|        no|                -|          -|      46 (~0%)|      83 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       200705|  2.007e+06|         2|            1|   200705|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_2_fu_2600                                                                        |  Timing|  -0.99|            -|          -|         -|            -|        -|        no|    28228 (4523%)|    34 (1%)|     6490 (1%)|    14129 (6%)|    -|
    |   + grp_Conv3d_6_fu_256                                                                             |  Timing|  -0.00|    263499276|  2.635e+09|         -|    263499276|        -|        no|                -|    6 (~0%)|    1348 (~0%)|     3986 (1%)|    -|
    |    + grp_Conv3d_6_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_313  |  Timing|  -0.00|         2318|  2.318e+04|         -|         2318|        -|        no|                -|    1 (~0%)|     521 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         2316|  2.316e+04|        14|            1|     2304|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    263499264|  2.635e+09|      2334|            -|   112896|        no|                -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_286                                                                          |  Timing|  -0.00|      1967620|  1.968e+07|         -|      1967620|        -|        no|          4 (~0%)|    22 (1%)|    3550 (~0%)|     5533 (2%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           82|    820.000|         -|           82|        -|        no|          4 (~0%)|    19 (1%)|    1927 (~0%)|     2892 (1%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           80|    800.000|        75|            1|        7|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1967616|  1.968e+07|       122|            -|    16128|        no|                -|          -|             -|             -|    -|
    |   + grp_Conv3d_5_fu_311                                                                             |  Timing|  -0.00|    699453452|  6.995e+09|         -|    699453452|        -|        no|                -|    6 (~0%)|    1447 (~0%)|     3966 (1%)|    -|
    |    + grp_Conv3d_5_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_323  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|                -|    1 (~0%)|     574 (~0%)|    1547 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    699453440|  6.995e+09|      3485|            -|   200704|        no|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|        -|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv3d_10_fu_2682                                                                            |  Timing|  -0.00|     31510540|  3.151e+08|         -|     31510540|        -|        no|                -|    1 (~0%)|     812 (~0%)|     2950 (1%)|    -|
    |   + grp_Conv3d_10_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_269  |  Timing|  -0.00|          141|  1.410e+03|         -|          141|        -|        no|                -|    1 (~0%)|     389 (~0%)|    1127 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|          139|  1.390e+03|        13|            1|      128|       yes|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|     31510528|  3.151e+08|       157|            -|   200704|        no|                -|          -|             -|             -|    -|
    |  + grp_Residual_1_fu_2698                                                                           |       -|   0.01|       200733|  2.007e+06|         -|       200733|        -|        no|                -|   10 (~0%)|    1193 (~0%)|    1439 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       200728|  2.007e+06|        26|            1|   200704|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_163_6_fu_2726                                                 |       -|   4.83|       200706|  2.007e+06|         -|       200706|        -|        no|                -|          -|      39 (~0%)|      76 (~0%)|    -|
    |   o VITIS_LOOP_163_6                                                                                |       -|   7.30|       200704|  2.007e+06|         2|            1|   200704|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_185_7_fu_2732                                                 |       -|   4.83|       200706|  2.007e+06|         -|       200706|        -|        no|                -|          -|      39 (~0%)|      76 (~0%)|    -|
    |   o VITIS_LOOP_185_7                                                                                |       -|   7.30|       200704|  2.007e+06|         2|            1|   200704|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_1_fu_2738                                                                        |  Timing|  -0.99|    440460615|  4.405e+09|         -|    440460615|        -|        no|    28228 (4523%)|    34 (1%)|     6333 (1%)|    13873 (6%)|    -|
    |   + grp_Conv3d_6_fu_174                                                                             |  Timing|  -0.00|    263499276|  2.635e+09|         -|    263499276|        -|        no|                -|    6 (~0%)|    1348 (~0%)|     3986 (1%)|    -|
    |    + grp_Conv3d_6_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_313  |  Timing|  -0.00|         2318|  2.318e+04|         -|         2318|        -|        no|                -|    1 (~0%)|     521 (~0%)|    1748 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         2316|  2.316e+04|        14|            1|     2304|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    263499264|  2.635e+09|      2334|            -|   112896|        no|                -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_204                                                                          |  Timing|  -0.00|      1967620|  1.968e+07|         -|      1967620|        -|        no|          4 (~0%)|    22 (1%)|    3550 (~0%)|     5533 (2%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           82|    820.000|         -|           82|        -|        no|          4 (~0%)|    19 (1%)|    1927 (~0%)|     2892 (1%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           80|    800.000|        75|            1|        7|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1967616|  1.968e+07|       122|            -|    16128|        no|                -|          -|             -|             -|    -|
    |   + grp_Conv3d_7_fu_231                                                                             |  Timing|  -0.00|    174813196|  1.748e+09|         -|    174813196|        -|        no|                -|    6 (~0%)|    1385 (~0%)|     3859 (1%)|    -|
    |    + grp_Conv3d_7_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_313  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|                -|    1 (~0%)|     577 (~0%)|    1528 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    174813184|  1.748e+09|      3484|            -|    50176|        no|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|       180517|  1.805e+06|         2|            1|   180517|       yes|                -|          -|             -|             -|    -|
    |  + grp_BatchNorm3d_1_fu_2770                                                                        |  Timing|  -0.00|      3963908|  3.964e+07|         -|      3963908|        -|        no|          4 (~0%)|    19 (1%)|    2896 (~0%)|     5214 (2%)|    -|
    |   + grp_BatchNorm3d_1_Pipeline_VITIS_LOOP_18_5_fu_242                                               |       -|   0.10|          514|  5.140e+03|         -|          514|        -|        no|          4 (~0%)|   16 (~0%)|    1296 (~0%)|     2607 (1%)|    -|
    |    o VITIS_LOOP_18_5                                                                                |      II|   7.30|          512|  5.120e+03|        75|           73|        7|       yes|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                 |       -|   7.30|      3963904|  3.964e+07|       553|            -|     7168|        no|                -|          -|             -|             -|    -|
    |  + grp_ReLU_fu_2828                                                                                 |       -|   3.58|        50179|  5.018e+05|         -|        50179|        -|        no|                -|          -|      43 (~0%)|      81 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|        50177|  5.018e+05|         2|            1|    50177|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv2Plus1D_fu_2838                                                                          |  Timing|  -0.99|            -|          -|         -|            -|        -|        no|    28228 (4523%)|    34 (1%)|     6398 (1%)|    14096 (6%)|    -|
    |   + grp_Conv3d_8_fu_252                                                                             |  Timing|  -0.00|    523498764|  5.235e+09|         -|    523498764|        -|        no|                -|    1 (~0%)|     963 (~0%)|     3678 (1%)|    -|
    |    + grp_Conv3d_8_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_293  |  Timing|  -0.00|         4622|  4.622e+04|         -|         4622|        -|        no|                -|    1 (~0%)|     510 (~0%)|    1819 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         4620|  4.620e+04|        14|            1|     4608|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    523498752|  5.235e+09|      4637|            -|   112896|        no|                -|          -|             -|             -|    -|
    |   + grp_BatchNorm3d_fu_278                                                                          |  Timing|  -0.00|      1967620|  1.968e+07|         -|      1967620|        -|        no|          4 (~0%)|    22 (1%)|    3550 (~0%)|     5533 (2%)|    -|
    |    + grp_BatchNorm3d_Pipeline_VITIS_LOOP_18_5_fu_248                                                |       -|   0.10|           82|    820.000|         -|           82|        -|        no|          4 (~0%)|    19 (1%)|    1927 (~0%)|     2892 (1%)|    -|
    |     o VITIS_LOOP_18_5                                                                               |       -|   7.30|           80|    800.000|        75|            1|        7|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_14_1_VITIS_LOOP_16_3_VITIS_LOOP_17_4                                                |       -|   7.30|      1967616|  1.968e+07|       122|            -|    16128|        no|                -|          -|             -|             -|    -|
    |   + grp_Conv3d_7_fu_303                                                                             |  Timing|  -0.00|    174813196|  1.748e+09|         -|    174813196|        -|        no|                -|    6 (~0%)|    1385 (~0%)|     3859 (1%)|    -|
    |    + grp_Conv3d_7_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_313  |  Timing|  -0.00|         3469|  3.469e+04|         -|         3469|        -|        no|                -|    1 (~0%)|     577 (~0%)|    1528 (~0%)|    -|
    |     o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                              |       -|   7.30|         3467|  3.467e+04|        13|            1|     3456|       yes|                -|          -|             -|             -|    -|
    |    o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                |       -|   7.30|    174813184|  1.748e+09|      3484|            -|    50176|        no|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|            -|          -|         2|            1|        -|       yes|                -|          -|             -|             -|    -|
    |  + grp_Conv3d_9_fu_2920                                                                             |  Timing|  -0.00|     14249996|  1.425e+08|         -|     14249996|        -|        no|                -|    1 (~0%)|     759 (~0%)|     2876 (1%)|    -|
    |   + grp_Conv3d_9_Pipeline_VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10_fu_255   |  Timing|  -0.00|          269|  2.690e+03|         -|          269|        -|        no|                -|    1 (~0%)|     391 (~0%)|    1105 (~0%)|    -|
    |    o VITIS_LOOP_35_6_VITIS_LOOP_37_8_VITIS_LOOP_38_9_VITIS_LOOP_39_10                               |       -|   7.30|          267|  2.670e+03|        13|            1|      256|       yes|                -|          -|             -|             -|    -|
    |   o VITIS_LOOP_27_1_VITIS_LOOP_29_3_VITIS_LOOP_30_4_VITIS_LOOP_31_5                                 |       -|   7.30|     14249984|  1.425e+08|       284|            -|    50176|        no|                -|          -|             -|             -|    -|
    |  + grp_Residual_fu_2936                                                                             |       -|   0.01|        50205|  5.020e+05|         -|        50205|        -|        no|                -|   10 (~0%)|    1188 (~0%)|    1437 (~0%)|    -|
    |   o VITIS_LOOP_7_1                                                                                  |       -|   7.30|        50200|  5.020e+05|        26|            1|    50176|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_205_8_fu_2964                                                 |       -|   4.83|        50178|  5.018e+05|         -|        50178|        -|        no|                -|          -|      35 (~0%)|      74 (~0%)|    -|
    |   o VITIS_LOOP_205_8                                                                                |       -|   7.30|        50176|  5.018e+05|         2|            1|    50176|       yes|                -|          -|             -|             -|    -|
    |  + grp_Sequential_Pipeline_VITIS_LOOP_224_9_fu_2970                                                 |       -|   4.83|        50178|  5.018e+05|         -|        50178|        -|        no|                -|          -|      35 (~0%)|      74 (~0%)|    -|
    |   o VITIS_LOOP_224_9                                                                                |       -|   7.30|        50176|  5.018e+05|         2|            1|    50176|       yes|                -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_29_6_VITIS_LOOP_30_7_VITIS_LOOP_31_8_fu_2743                     |       -|   2.78|          103|  1.030e+03|         -|          103|        -|        no|                -|    1 (~0%)|     175 (~0%)|     373 (~0%)|    -|
    |  o VITIS_LOOP_29_6_VITIS_LOOP_30_7_VITIS_LOOP_31_8                                                  |       -|   7.30|          101|  1.010e+03|         5|            1|       98|       yes|                -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_40_3_fu_2750                                     |  Timing|  -0.00|         5180|  5.180e+04|         -|         5180|        -|        no|                -|    23 (1%)|    1850 (~0%)|     2516 (1%)|    -|
    |  o VITIS_LOOP_37_2_VITIS_LOOP_40_3                                                                  |       -|   7.30|         5178|  5.178e+04|        60|            1|     5120|       yes|                -|          -|             -|             -|    -|
    | + grp_r2plus1d_Pipeline_VITIS_LOOP_315_1_fu_2767                                                    |  Timing|  -0.00|           18|    180.000|         -|           18|        -|        no|                -|          -|     121 (~0%)|     275 (~0%)|    -|
    |  o VITIS_LOOP_315_1                                                                                 |       -|   7.30|           16|    160.000|         8|            1|       10|       yes|                -|          -|             -|             -|    -|
    | o VITIS_LOOP_24_2                                                                                   |       -|   7.30|        61952|  6.195e+05|       121|            -|      512|        no|                -|          -|             -|             -|    -|
    +-----------------------------------------------------------------------------------------------------+--------+-------+-------------+-----------+----------+-------------+---------+----------+-----------------+-----------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 8 -> 32    | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 12            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* REGISTER
+----------------------------------+---------+----------+
| Interface                        | Mode    | Bitwidth |
+----------------------------------+---------+----------+
| Kernel_linear_scale              | ap_none | 32       |
| Kernel_seq1_0_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq1_0_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq1_0_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq1_0_conv2_0_3_scale    | ap_none | 32       |
| Kernel_seq1_1_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq1_1_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq1_1_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq1_1_conv2_0_3_scale    | ap_none | 32       |
| Kernel_seq2_0_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq2_0_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq2_0_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq2_0_conv2_0_3_scale    | ap_none | 32       |
| Kernel_seq2_0_downsample_0_scale | ap_none | 32       |
| Kernel_seq2_1_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq2_1_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq2_1_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq2_1_conv2_0_3_scale    | ap_none | 32       |
| Kernel_seq3_0_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq3_0_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq3_0_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq3_0_conv2_0_3_scale    | ap_none | 32       |
| Kernel_seq3_0_downsample_0_scale | ap_none | 32       |
| Kernel_seq3_1_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq3_1_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq3_1_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq3_1_conv2_0_3_scale    | ap_none | 32       |
| Kernel_seq4_0_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq4_0_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq4_0_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq4_0_conv2_0_3_scale    | ap_none | 32       |
| Kernel_seq4_0_downsample_0_scale | ap_none | 32       |
| Kernel_seq4_1_conv1_0_0_scale    | ap_none | 32       |
| Kernel_seq4_1_conv1_0_3_scale    | ap_none | 32       |
| Kernel_seq4_1_conv2_0_0_scale    | ap_none | 32       |
| Kernel_seq4_1_conv2_0_3_scale    | ap_none | 32       |
| Kernel_stem_0_scale              | ap_none | 32       |
| Kernel_stem_3_scale              | ap_none | 32       |
+----------------------------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------------------+-----------+----------------+
| Argument                         | Direction | Datatype       |
+----------------------------------+-----------+----------------+
| X                                | inout     | unsigned char* |
| Y                                | inout     | unsigned char* |
| Kernel_stem_0                    | inout     | signed char*   |
| Kernel_stem_3                    | inout     | signed char*   |
| Kernel_stem_0_scale              | in        | float*         |
| Kernel_stem_3_scale              | in        | float*         |
| Mu_stem_1                        | inout     | float*         |
| Mu_stem_4                        | inout     | float*         |
| Var_stem_1                       | inout     | float*         |
| Var_stem_4                       | inout     | float*         |
| Gamma_stem_1                     | inout     | float*         |
| Gamma_stem_4                     | inout     | float*         |
| Bias_stem_1                      | inout     | float*         |
| Bias_stem_4                      | inout     | float*         |
| Kernel_seq1_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq1_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq1_0_conv1_0_0_scale    | in        | float*         |
| Kernel_seq1_0_conv1_0_3_scale    | in        | float*         |
| Kernel_seq1_0_conv2_0_0_scale    | in        | float*         |
| Kernel_seq1_0_conv2_0_3_scale    | in        | float*         |
| Kernel_seq1_1_conv1_0_0_scale    | in        | float*         |
| Kernel_seq1_1_conv1_0_3_scale    | in        | float*         |
| Kernel_seq1_1_conv2_0_0_scale    | in        | float*         |
| Kernel_seq1_1_conv2_0_3_scale    | in        | float*         |
| Mu_seq1_0_conv1_0_1              | inout     | float*         |
| Mu_seq1_0_conv1_1                | inout     | float*         |
| Mu_seq1_0_conv2_0_1              | inout     | float*         |
| Mu_seq1_0_conv2_1                | inout     | float*         |
| Mu_seq1_1_conv1_0_1              | inout     | float*         |
| Mu_seq1_1_conv1_1                | inout     | float*         |
| Mu_seq1_1_conv2_0_1              | inout     | float*         |
| Mu_seq1_1_conv2_1                | inout     | float*         |
| Var_seq1_0_conv1_0_1             | inout     | float*         |
| Var_seq1_0_conv1_1               | inout     | float*         |
| Var_seq1_0_conv2_0_1             | inout     | float*         |
| Var_seq1_0_conv2_1               | inout     | float*         |
| Var_seq1_1_conv1_0_1             | inout     | float*         |
| Var_seq1_1_conv1_1               | inout     | float*         |
| Var_seq1_1_conv2_0_1             | inout     | float*         |
| Var_seq1_1_conv2_1               | inout     | float*         |
| Gamma_seq1_0_conv1_0_1           | inout     | float*         |
| Gamma_seq1_0_conv1_1             | inout     | float*         |
| Gamma_seq1_0_conv2_0_1           | inout     | float*         |
| Gamma_seq1_0_conv2_1             | inout     | float*         |
| Gamma_seq1_1_conv1_0_1           | inout     | float*         |
| Gamma_seq1_1_conv1_1             | inout     | float*         |
| Gamma_seq1_1_conv2_0_1           | inout     | float*         |
| Gamma_seq1_1_conv2_1             | inout     | float*         |
| Bias_seq1_0_conv1_0_1            | inout     | float*         |
| Bias_seq1_0_conv1_1              | inout     | float*         |
| Bias_seq1_0_conv2_0_1            | inout     | float*         |
| Bias_seq1_0_conv2_1              | inout     | float*         |
| Bias_seq1_1_conv1_0_1            | inout     | float*         |
| Bias_seq1_1_conv1_1              | inout     | float*         |
| Bias_seq1_1_conv2_0_1            | inout     | float*         |
| Bias_seq1_1_conv2_1              | inout     | float*         |
| Kernel_seq2_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_downsample_0       | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq2_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq2_0_conv1_0_0_scale    | in        | float*         |
| Kernel_seq2_0_conv1_0_3_scale    | in        | float*         |
| Kernel_seq2_0_conv2_0_0_scale    | in        | float*         |
| Kernel_seq2_0_conv2_0_3_scale    | in        | float*         |
| Kernel_seq2_0_downsample_0_scale | in        | float*         |
| Kernel_seq2_1_conv1_0_0_scale    | in        | float*         |
| Kernel_seq2_1_conv1_0_3_scale    | in        | float*         |
| Kernel_seq2_1_conv2_0_0_scale    | in        | float*         |
| Kernel_seq2_1_conv2_0_3_scale    | in        | float*         |
| Mu_seq2_0_conv1_0_1              | inout     | float*         |
| Mu_seq2_0_conv1_1                | inout     | float*         |
| Mu_seq2_0_conv2_0_1              | inout     | float*         |
| Mu_seq2_0_conv2_1                | inout     | float*         |
| Mu_seq2_0_downsample_1           | inout     | float*         |
| Mu_seq2_1_conv1_0_1              | inout     | float*         |
| Mu_seq2_1_conv1_1                | inout     | float*         |
| Mu_seq2_1_conv2_0_1              | inout     | float*         |
| Mu_seq2_1_conv2_1                | inout     | float*         |
| Var_seq2_0_conv1_0_1             | inout     | float*         |
| Var_seq2_0_conv1_1               | inout     | float*         |
| Var_seq2_0_conv2_0_1             | inout     | float*         |
| Var_seq2_0_conv2_1               | inout     | float*         |
| Var_seq2_0_downsample_1          | inout     | float*         |
| Var_seq2_1_conv1_0_1             | inout     | float*         |
| Var_seq2_1_conv1_1               | inout     | float*         |
| Var_seq2_1_conv2_0_1             | inout     | float*         |
| Var_seq2_1_conv2_1               | inout     | float*         |
| Gamma_seq2_0_conv1_0_1           | inout     | float*         |
| Gamma_seq2_0_conv1_1             | inout     | float*         |
| Gamma_seq2_0_conv2_0_1           | inout     | float*         |
| Gamma_seq2_0_conv2_1             | inout     | float*         |
| Gamma_seq2_0_downsample_1        | inout     | float*         |
| Gamma_seq2_1_conv1_0_1           | inout     | float*         |
| Gamma_seq2_1_conv1_1             | inout     | float*         |
| Gamma_seq2_1_conv2_0_1           | inout     | float*         |
| Gamma_seq2_1_conv2_1             | inout     | float*         |
| Bias_seq2_0_conv1_0_1            | inout     | float*         |
| Bias_seq2_0_conv1_1              | inout     | float*         |
| Bias_seq2_0_conv2_0_1            | inout     | float*         |
| Bias_seq2_0_conv2_1              | inout     | float*         |
| Bias_seq2_0_downsample_1         | inout     | float*         |
| Bias_seq2_1_conv1_0_1            | inout     | float*         |
| Bias_seq2_1_conv1_1              | inout     | float*         |
| Bias_seq2_1_conv2_0_1            | inout     | float*         |
| Bias_seq2_1_conv2_1              | inout     | float*         |
| Kernel_seq3_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_downsample_0       | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq3_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq3_0_conv1_0_0_scale    | in        | float*         |
| Kernel_seq3_0_conv1_0_3_scale    | in        | float*         |
| Kernel_seq3_0_conv2_0_0_scale    | in        | float*         |
| Kernel_seq3_0_conv2_0_3_scale    | in        | float*         |
| Kernel_seq3_0_downsample_0_scale | in        | float*         |
| Kernel_seq3_1_conv1_0_0_scale    | in        | float*         |
| Kernel_seq3_1_conv1_0_3_scale    | in        | float*         |
| Kernel_seq3_1_conv2_0_0_scale    | in        | float*         |
| Kernel_seq3_1_conv2_0_3_scale    | in        | float*         |
| Mu_seq3_0_conv1_0_1              | inout     | float*         |
| Mu_seq3_0_conv1_1                | inout     | float*         |
| Mu_seq3_0_conv2_0_1              | inout     | float*         |
| Mu_seq3_0_conv2_1                | inout     | float*         |
| Mu_seq3_0_downsample_1           | inout     | float*         |
| Mu_seq3_1_conv1_0_1              | inout     | float*         |
| Mu_seq3_1_conv1_1                | inout     | float*         |
| Mu_seq3_1_conv2_0_1              | inout     | float*         |
| Mu_seq3_1_conv2_1                | inout     | float*         |
| Var_seq3_0_conv1_0_1             | inout     | float*         |
| Var_seq3_0_conv1_1               | inout     | float*         |
| Var_seq3_0_conv2_0_1             | inout     | float*         |
| Var_seq3_0_conv2_1               | inout     | float*         |
| Var_seq3_0_downsample_1          | inout     | float*         |
| Var_seq3_1_conv1_0_1             | inout     | float*         |
| Var_seq3_1_conv1_1               | inout     | float*         |
| Var_seq3_1_conv2_0_1             | inout     | float*         |
| Var_seq3_1_conv2_1               | inout     | float*         |
| Gamma_seq3_0_conv1_0_1           | inout     | float*         |
| Gamma_seq3_0_conv1_1             | inout     | float*         |
| Gamma_seq3_0_conv2_0_1           | inout     | float*         |
| Gamma_seq3_0_conv2_1             | inout     | float*         |
| Gamma_seq3_0_downsample_1        | inout     | float*         |
| Gamma_seq3_1_conv1_0_1           | inout     | float*         |
| Gamma_seq3_1_conv1_1             | inout     | float*         |
| Gamma_seq3_1_conv2_0_1           | inout     | float*         |
| Gamma_seq3_1_conv2_1             | inout     | float*         |
| Bias_seq3_0_conv1_0_1            | inout     | float*         |
| Bias_seq3_0_conv1_1              | inout     | float*         |
| Bias_seq3_0_conv2_0_1            | inout     | float*         |
| Bias_seq3_0_conv2_1              | inout     | float*         |
| Bias_seq3_0_downsample_1         | inout     | float*         |
| Bias_seq3_1_conv1_0_1            | inout     | float*         |
| Bias_seq3_1_conv1_1              | inout     | float*         |
| Bias_seq3_1_conv2_0_1            | inout     | float*         |
| Bias_seq3_1_conv2_1              | inout     | float*         |
| Kernel_seq4_0_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_0_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_downsample_0       | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv1_0_3          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_0          | inout     | signed char*   |
| Kernel_seq4_1_conv2_0_3          | inout     | signed char*   |
| Kernel_seq4_0_conv1_0_0_scale    | in        | float*         |
| Kernel_seq4_0_conv1_0_3_scale    | in        | float*         |
| Kernel_seq4_0_conv2_0_0_scale    | in        | float*         |
| Kernel_seq4_0_conv2_0_3_scale    | in        | float*         |
| Kernel_seq4_0_downsample_0_scale | in        | float*         |
| Kernel_seq4_1_conv1_0_0_scale    | in        | float*         |
| Kernel_seq4_1_conv1_0_3_scale    | in        | float*         |
| Kernel_seq4_1_conv2_0_0_scale    | in        | float*         |
| Kernel_seq4_1_conv2_0_3_scale    | in        | float*         |
| Mu_seq4_0_conv1_0_1              | inout     | float*         |
| Mu_seq4_0_conv1_1                | inout     | float*         |
| Mu_seq4_0_conv2_0_1              | inout     | float*         |
| Mu_seq4_0_conv2_1                | inout     | float*         |
| Mu_seq4_0_downsample_1           | inout     | float*         |
| Mu_seq4_1_conv1_0_1              | inout     | float*         |
| Mu_seq4_1_conv1_1                | inout     | float*         |
| Mu_seq4_1_conv2_0_1              | inout     | float*         |
| Mu_seq4_1_conv2_1                | inout     | float*         |
| Var_seq4_0_conv1_0_1             | inout     | float*         |
| Var_seq4_0_conv1_1               | inout     | float*         |
| Var_seq4_0_conv2_0_1             | inout     | float*         |
| Var_seq4_0_conv2_1               | inout     | float*         |
| Var_seq4_0_downsample_1          | inout     | float*         |
| Var_seq4_1_conv1_0_1             | inout     | float*         |
| Var_seq4_1_conv1_1               | inout     | float*         |
| Var_seq4_1_conv2_0_1             | inout     | float*         |
| Var_seq4_1_conv2_1               | inout     | float*         |
| Gamma_seq4_0_conv1_0_1           | inout     | float*         |
| Gamma_seq4_0_conv1_1             | inout     | float*         |
| Gamma_seq4_0_conv2_0_1           | inout     | float*         |
| Gamma_seq4_0_conv2_1             | inout     | float*         |
| Gamma_seq4_0_downsample_1        | inout     | float*         |
| Gamma_seq4_1_conv1_0_1           | inout     | float*         |
| Gamma_seq4_1_conv1_1             | inout     | float*         |
| Gamma_seq4_1_conv2_0_1           | inout     | float*         |
| Gamma_seq4_1_conv2_1             | inout     | float*         |
| Bias_seq4_0_conv1_0_1            | inout     | float*         |
| Bias_seq4_0_conv1_1              | inout     | float*         |
| Bias_seq4_0_conv2_0_1            | inout     | float*         |
| Bias_seq4_0_conv2_1              | inout     | float*         |
| Bias_seq4_0_downsample_1         | inout     | float*         |
| Bias_seq4_1_conv1_0_1            | inout     | float*         |
| Bias_seq4_1_conv1_1              | inout     | float*         |
| Bias_seq4_1_conv2_0_1            | inout     | float*         |
| Bias_seq4_1_conv2_1              | inout     | float*         |
| Kernel_linear                    | inout     | signed char*   |
| Kernel_linear_scale              | in        | float*         |
+----------------------------------+-----------+----------------+

* SW-to-HW Mapping
+----------------------------------+--------------------------------------------+-----------+----------+------------------------+
| Argument                         | HW Name                                    | HW Type   | HW Usage | HW Info                |
+----------------------------------+--------------------------------------------+-----------+----------+------------------------+
| X                                | m_axi_gmem                                 | interface |          |                        |
| X                                | s_axi_control X_1                          | register  | offset   | offset=0x10, range=32  |
| X                                | s_axi_control X_2                          | register  | offset   | offset=0x14, range=32  |
| Y                                | m_axi_gmem                                 | interface |          |                        |
| Y                                | s_axi_control Y_1                          | register  | offset   | offset=0x1c, range=32  |
| Y                                | s_axi_control Y_2                          | register  | offset   | offset=0x20, range=32  |
| Kernel_stem_0                    | m_axi_gmem                                 | interface |          |                        |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_1              | register  | offset   | offset=0x28, range=32  |
| Kernel_stem_0                    | s_axi_control Kernel_stem_0_2              | register  | offset   | offset=0x2c, range=32  |
| Kernel_stem_3                    | m_axi_gmem                                 | interface |          |                        |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_1              | register  | offset   | offset=0x34, range=32  |
| Kernel_stem_3                    | s_axi_control Kernel_stem_3_2              | register  | offset   | offset=0x38, range=32  |
| Kernel_stem_0_scale              | Kernel_stem_0_scale                        | port      |          |                        |
| Kernel_stem_3_scale              | Kernel_stem_3_scale                        | port      |          |                        |
| Mu_stem_1                        | m_axi_gmem                                 | interface |          |                        |
| Mu_stem_1                        | s_axi_control Mu_stem_1_1                  | register  | offset   | offset=0x40, range=32  |
| Mu_stem_1                        | s_axi_control Mu_stem_1_2                  | register  | offset   | offset=0x44, range=32  |
| Mu_stem_4                        | m_axi_gmem                                 | interface |          |                        |
| Mu_stem_4                        | s_axi_control Mu_stem_4_1                  | register  | offset   | offset=0x4c, range=32  |
| Mu_stem_4                        | s_axi_control Mu_stem_4_2                  | register  | offset   | offset=0x50, range=32  |
| Var_stem_1                       | m_axi_gmem                                 | interface |          |                        |
| Var_stem_1                       | s_axi_control Var_stem_1_1                 | register  | offset   | offset=0x58, range=32  |
| Var_stem_1                       | s_axi_control Var_stem_1_2                 | register  | offset   | offset=0x5c, range=32  |
| Var_stem_4                       | m_axi_gmem                                 | interface |          |                        |
| Var_stem_4                       | s_axi_control Var_stem_4_1                 | register  | offset   | offset=0x64, range=32  |
| Var_stem_4                       | s_axi_control Var_stem_4_2                 | register  | offset   | offset=0x68, range=32  |
| Gamma_stem_1                     | m_axi_gmem                                 | interface |          |                        |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_1               | register  | offset   | offset=0x70, range=32  |
| Gamma_stem_1                     | s_axi_control Gamma_stem_1_2               | register  | offset   | offset=0x74, range=32  |
| Gamma_stem_4                     | m_axi_gmem                                 | interface |          |                        |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_1               | register  | offset   | offset=0x7c, range=32  |
| Gamma_stem_4                     | s_axi_control Gamma_stem_4_2               | register  | offset   | offset=0x80, range=32  |
| Bias_stem_1                      | m_axi_gmem                                 | interface |          |                        |
| Bias_stem_1                      | s_axi_control Bias_stem_1_1                | register  | offset   | offset=0x88, range=32  |
| Bias_stem_1                      | s_axi_control Bias_stem_1_2                | register  | offset   | offset=0x8c, range=32  |
| Bias_stem_4                      | m_axi_gmem                                 | interface |          |                        |
| Bias_stem_4                      | s_axi_control Bias_stem_4_1                | register  | offset   | offset=0x94, range=32  |
| Bias_stem_4                      | s_axi_control Bias_stem_4_2                | register  | offset   | offset=0x98, range=32  |
| Kernel_seq1_0_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_1    | register  | offset   | offset=0xa0, range=32  |
| Kernel_seq1_0_conv1_0_0          | s_axi_control Kernel_seq1_0_conv1_0_0_2    | register  | offset   | offset=0xa4, range=32  |
| Kernel_seq1_0_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_1    | register  | offset   | offset=0xac, range=32  |
| Kernel_seq1_0_conv1_0_3          | s_axi_control Kernel_seq1_0_conv1_0_3_2    | register  | offset   | offset=0xb0, range=32  |
| Kernel_seq1_0_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_1    | register  | offset   | offset=0xb8, range=32  |
| Kernel_seq1_0_conv2_0_0          | s_axi_control Kernel_seq1_0_conv2_0_0_2    | register  | offset   | offset=0xbc, range=32  |
| Kernel_seq1_0_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_1    | register  | offset   | offset=0xc4, range=32  |
| Kernel_seq1_0_conv2_0_3          | s_axi_control Kernel_seq1_0_conv2_0_3_2    | register  | offset   | offset=0xc8, range=32  |
| Kernel_seq1_1_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_1    | register  | offset   | offset=0xd0, range=32  |
| Kernel_seq1_1_conv1_0_0          | s_axi_control Kernel_seq1_1_conv1_0_0_2    | register  | offset   | offset=0xd4, range=32  |
| Kernel_seq1_1_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_1    | register  | offset   | offset=0xdc, range=32  |
| Kernel_seq1_1_conv1_0_3          | s_axi_control Kernel_seq1_1_conv1_0_3_2    | register  | offset   | offset=0xe0, range=32  |
| Kernel_seq1_1_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_1    | register  | offset   | offset=0xe8, range=32  |
| Kernel_seq1_1_conv2_0_0          | s_axi_control Kernel_seq1_1_conv2_0_0_2    | register  | offset   | offset=0xec, range=32  |
| Kernel_seq1_1_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_1    | register  | offset   | offset=0xf4, range=32  |
| Kernel_seq1_1_conv2_0_3          | s_axi_control Kernel_seq1_1_conv2_0_3_2    | register  | offset   | offset=0xf8, range=32  |
| Kernel_seq1_0_conv1_0_0_scale    | Kernel_seq1_0_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq1_0_conv1_0_3_scale    | Kernel_seq1_0_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq1_0_conv2_0_0_scale    | Kernel_seq1_0_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq1_0_conv2_0_3_scale    | Kernel_seq1_0_conv2_0_3_scale              | port      |          |                        |
| Kernel_seq1_1_conv1_0_0_scale    | Kernel_seq1_1_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq1_1_conv1_0_3_scale    | Kernel_seq1_1_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq1_1_conv2_0_0_scale    | Kernel_seq1_1_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq1_1_conv2_0_3_scale    | Kernel_seq1_1_conv2_0_3_scale              | port      |          |                        |
| Mu_seq1_0_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_1        | register  | offset   | offset=0x100, range=32 |
| Mu_seq1_0_conv1_0_1              | s_axi_control Mu_seq1_0_conv1_0_1_2        | register  | offset   | offset=0x104, range=32 |
| Mu_seq1_0_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_1          | register  | offset   | offset=0x10c, range=32 |
| Mu_seq1_0_conv1_1                | s_axi_control Mu_seq1_0_conv1_1_2          | register  | offset   | offset=0x110, range=32 |
| Mu_seq1_0_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_1        | register  | offset   | offset=0x118, range=32 |
| Mu_seq1_0_conv2_0_1              | s_axi_control Mu_seq1_0_conv2_0_1_2        | register  | offset   | offset=0x11c, range=32 |
| Mu_seq1_0_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_1          | register  | offset   | offset=0x124, range=32 |
| Mu_seq1_0_conv2_1                | s_axi_control Mu_seq1_0_conv2_1_2          | register  | offset   | offset=0x128, range=32 |
| Mu_seq1_1_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_1        | register  | offset   | offset=0x130, range=32 |
| Mu_seq1_1_conv1_0_1              | s_axi_control Mu_seq1_1_conv1_0_1_2        | register  | offset   | offset=0x134, range=32 |
| Mu_seq1_1_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_1          | register  | offset   | offset=0x13c, range=32 |
| Mu_seq1_1_conv1_1                | s_axi_control Mu_seq1_1_conv1_1_2          | register  | offset   | offset=0x140, range=32 |
| Mu_seq1_1_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_1        | register  | offset   | offset=0x148, range=32 |
| Mu_seq1_1_conv2_0_1              | s_axi_control Mu_seq1_1_conv2_0_1_2        | register  | offset   | offset=0x14c, range=32 |
| Mu_seq1_1_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_1          | register  | offset   | offset=0x154, range=32 |
| Mu_seq1_1_conv2_1                | s_axi_control Mu_seq1_1_conv2_1_2          | register  | offset   | offset=0x158, range=32 |
| Var_seq1_0_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_1       | register  | offset   | offset=0x160, range=32 |
| Var_seq1_0_conv1_0_1             | s_axi_control Var_seq1_0_conv1_0_1_2       | register  | offset   | offset=0x164, range=32 |
| Var_seq1_0_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_1         | register  | offset   | offset=0x16c, range=32 |
| Var_seq1_0_conv1_1               | s_axi_control Var_seq1_0_conv1_1_2         | register  | offset   | offset=0x170, range=32 |
| Var_seq1_0_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_1       | register  | offset   | offset=0x178, range=32 |
| Var_seq1_0_conv2_0_1             | s_axi_control Var_seq1_0_conv2_0_1_2       | register  | offset   | offset=0x17c, range=32 |
| Var_seq1_0_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_1         | register  | offset   | offset=0x184, range=32 |
| Var_seq1_0_conv2_1               | s_axi_control Var_seq1_0_conv2_1_2         | register  | offset   | offset=0x188, range=32 |
| Var_seq1_1_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_1       | register  | offset   | offset=0x190, range=32 |
| Var_seq1_1_conv1_0_1             | s_axi_control Var_seq1_1_conv1_0_1_2       | register  | offset   | offset=0x194, range=32 |
| Var_seq1_1_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_1         | register  | offset   | offset=0x19c, range=32 |
| Var_seq1_1_conv1_1               | s_axi_control Var_seq1_1_conv1_1_2         | register  | offset   | offset=0x1a0, range=32 |
| Var_seq1_1_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_1       | register  | offset   | offset=0x1a8, range=32 |
| Var_seq1_1_conv2_0_1             | s_axi_control Var_seq1_1_conv2_0_1_2       | register  | offset   | offset=0x1ac, range=32 |
| Var_seq1_1_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_1         | register  | offset   | offset=0x1b4, range=32 |
| Var_seq1_1_conv2_1               | s_axi_control Var_seq1_1_conv2_1_2         | register  | offset   | offset=0x1b8, range=32 |
| Gamma_seq1_0_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_1     | register  | offset   | offset=0x1c0, range=32 |
| Gamma_seq1_0_conv1_0_1           | s_axi_control Gamma_seq1_0_conv1_0_1_2     | register  | offset   | offset=0x1c4, range=32 |
| Gamma_seq1_0_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_1       | register  | offset   | offset=0x1cc, range=32 |
| Gamma_seq1_0_conv1_1             | s_axi_control Gamma_seq1_0_conv1_1_2       | register  | offset   | offset=0x1d0, range=32 |
| Gamma_seq1_0_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_1     | register  | offset   | offset=0x1d8, range=32 |
| Gamma_seq1_0_conv2_0_1           | s_axi_control Gamma_seq1_0_conv2_0_1_2     | register  | offset   | offset=0x1dc, range=32 |
| Gamma_seq1_0_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_1       | register  | offset   | offset=0x1e4, range=32 |
| Gamma_seq1_0_conv2_1             | s_axi_control Gamma_seq1_0_conv2_1_2       | register  | offset   | offset=0x1e8, range=32 |
| Gamma_seq1_1_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_1     | register  | offset   | offset=0x1f0, range=32 |
| Gamma_seq1_1_conv1_0_1           | s_axi_control Gamma_seq1_1_conv1_0_1_2     | register  | offset   | offset=0x1f4, range=32 |
| Gamma_seq1_1_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_1       | register  | offset   | offset=0x1fc, range=32 |
| Gamma_seq1_1_conv1_1             | s_axi_control Gamma_seq1_1_conv1_1_2       | register  | offset   | offset=0x200, range=32 |
| Gamma_seq1_1_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_1     | register  | offset   | offset=0x208, range=32 |
| Gamma_seq1_1_conv2_0_1           | s_axi_control Gamma_seq1_1_conv2_0_1_2     | register  | offset   | offset=0x20c, range=32 |
| Gamma_seq1_1_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_1       | register  | offset   | offset=0x214, range=32 |
| Gamma_seq1_1_conv2_1             | s_axi_control Gamma_seq1_1_conv2_1_2       | register  | offset   | offset=0x218, range=32 |
| Bias_seq1_0_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_1      | register  | offset   | offset=0x220, range=32 |
| Bias_seq1_0_conv1_0_1            | s_axi_control Bias_seq1_0_conv1_0_1_2      | register  | offset   | offset=0x224, range=32 |
| Bias_seq1_0_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_1        | register  | offset   | offset=0x22c, range=32 |
| Bias_seq1_0_conv1_1              | s_axi_control Bias_seq1_0_conv1_1_2        | register  | offset   | offset=0x230, range=32 |
| Bias_seq1_0_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_1      | register  | offset   | offset=0x238, range=32 |
| Bias_seq1_0_conv2_0_1            | s_axi_control Bias_seq1_0_conv2_0_1_2      | register  | offset   | offset=0x23c, range=32 |
| Bias_seq1_0_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_1        | register  | offset   | offset=0x244, range=32 |
| Bias_seq1_0_conv2_1              | s_axi_control Bias_seq1_0_conv2_1_2        | register  | offset   | offset=0x248, range=32 |
| Bias_seq1_1_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_1      | register  | offset   | offset=0x250, range=32 |
| Bias_seq1_1_conv1_0_1            | s_axi_control Bias_seq1_1_conv1_0_1_2      | register  | offset   | offset=0x254, range=32 |
| Bias_seq1_1_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_1        | register  | offset   | offset=0x25c, range=32 |
| Bias_seq1_1_conv1_1              | s_axi_control Bias_seq1_1_conv1_1_2        | register  | offset   | offset=0x260, range=32 |
| Bias_seq1_1_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_1      | register  | offset   | offset=0x268, range=32 |
| Bias_seq1_1_conv2_0_1            | s_axi_control Bias_seq1_1_conv2_0_1_2      | register  | offset   | offset=0x26c, range=32 |
| Bias_seq1_1_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_1        | register  | offset   | offset=0x274, range=32 |
| Bias_seq1_1_conv2_1              | s_axi_control Bias_seq1_1_conv2_1_2        | register  | offset   | offset=0x278, range=32 |
| Kernel_seq2_0_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_1    | register  | offset   | offset=0x280, range=32 |
| Kernel_seq2_0_conv1_0_0          | s_axi_control Kernel_seq2_0_conv1_0_0_2    | register  | offset   | offset=0x284, range=32 |
| Kernel_seq2_0_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_1    | register  | offset   | offset=0x28c, range=32 |
| Kernel_seq2_0_conv1_0_3          | s_axi_control Kernel_seq2_0_conv1_0_3_2    | register  | offset   | offset=0x290, range=32 |
| Kernel_seq2_0_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_1    | register  | offset   | offset=0x298, range=32 |
| Kernel_seq2_0_conv2_0_0          | s_axi_control Kernel_seq2_0_conv2_0_0_2    | register  | offset   | offset=0x29c, range=32 |
| Kernel_seq2_0_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_1    | register  | offset   | offset=0x2a4, range=32 |
| Kernel_seq2_0_conv2_0_3          | s_axi_control Kernel_seq2_0_conv2_0_3_2    | register  | offset   | offset=0x2a8, range=32 |
| Kernel_seq2_0_downsample_0       | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_1 | register  | offset   | offset=0x2b0, range=32 |
| Kernel_seq2_0_downsample_0       | s_axi_control Kernel_seq2_0_downsample_0_2 | register  | offset   | offset=0x2b4, range=32 |
| Kernel_seq2_1_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_1    | register  | offset   | offset=0x2bc, range=32 |
| Kernel_seq2_1_conv1_0_0          | s_axi_control Kernel_seq2_1_conv1_0_0_2    | register  | offset   | offset=0x2c0, range=32 |
| Kernel_seq2_1_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_1    | register  | offset   | offset=0x2c8, range=32 |
| Kernel_seq2_1_conv1_0_3          | s_axi_control Kernel_seq2_1_conv1_0_3_2    | register  | offset   | offset=0x2cc, range=32 |
| Kernel_seq2_1_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_1    | register  | offset   | offset=0x2d4, range=32 |
| Kernel_seq2_1_conv2_0_0          | s_axi_control Kernel_seq2_1_conv2_0_0_2    | register  | offset   | offset=0x2d8, range=32 |
| Kernel_seq2_1_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_1    | register  | offset   | offset=0x2e0, range=32 |
| Kernel_seq2_1_conv2_0_3          | s_axi_control Kernel_seq2_1_conv2_0_3_2    | register  | offset   | offset=0x2e4, range=32 |
| Kernel_seq2_0_conv1_0_0_scale    | Kernel_seq2_0_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq2_0_conv1_0_3_scale    | Kernel_seq2_0_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq2_0_conv2_0_0_scale    | Kernel_seq2_0_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq2_0_conv2_0_3_scale    | Kernel_seq2_0_conv2_0_3_scale              | port      |          |                        |
| Kernel_seq2_0_downsample_0_scale | Kernel_seq2_0_downsample_0_scale           | port      |          |                        |
| Kernel_seq2_1_conv1_0_0_scale    | Kernel_seq2_1_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq2_1_conv1_0_3_scale    | Kernel_seq2_1_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq2_1_conv2_0_0_scale    | Kernel_seq2_1_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq2_1_conv2_0_3_scale    | Kernel_seq2_1_conv2_0_3_scale              | port      |          |                        |
| Mu_seq2_0_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_1        | register  | offset   | offset=0x2ec, range=32 |
| Mu_seq2_0_conv1_0_1              | s_axi_control Mu_seq2_0_conv1_0_1_2        | register  | offset   | offset=0x2f0, range=32 |
| Mu_seq2_0_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_1          | register  | offset   | offset=0x2f8, range=32 |
| Mu_seq2_0_conv1_1                | s_axi_control Mu_seq2_0_conv1_1_2          | register  | offset   | offset=0x2fc, range=32 |
| Mu_seq2_0_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_1        | register  | offset   | offset=0x304, range=32 |
| Mu_seq2_0_conv2_0_1              | s_axi_control Mu_seq2_0_conv2_0_1_2        | register  | offset   | offset=0x308, range=32 |
| Mu_seq2_0_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_1          | register  | offset   | offset=0x310, range=32 |
| Mu_seq2_0_conv2_1                | s_axi_control Mu_seq2_0_conv2_1_2          | register  | offset   | offset=0x314, range=32 |
| Mu_seq2_0_downsample_1           | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_1     | register  | offset   | offset=0x31c, range=32 |
| Mu_seq2_0_downsample_1           | s_axi_control Mu_seq2_0_downsample_1_2     | register  | offset   | offset=0x320, range=32 |
| Mu_seq2_1_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_1        | register  | offset   | offset=0x328, range=32 |
| Mu_seq2_1_conv1_0_1              | s_axi_control Mu_seq2_1_conv1_0_1_2        | register  | offset   | offset=0x32c, range=32 |
| Mu_seq2_1_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_1          | register  | offset   | offset=0x334, range=32 |
| Mu_seq2_1_conv1_1                | s_axi_control Mu_seq2_1_conv1_1_2          | register  | offset   | offset=0x338, range=32 |
| Mu_seq2_1_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_1        | register  | offset   | offset=0x340, range=32 |
| Mu_seq2_1_conv2_0_1              | s_axi_control Mu_seq2_1_conv2_0_1_2        | register  | offset   | offset=0x344, range=32 |
| Mu_seq2_1_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_1          | register  | offset   | offset=0x34c, range=32 |
| Mu_seq2_1_conv2_1                | s_axi_control Mu_seq2_1_conv2_1_2          | register  | offset   | offset=0x350, range=32 |
| Var_seq2_0_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_1       | register  | offset   | offset=0x358, range=32 |
| Var_seq2_0_conv1_0_1             | s_axi_control Var_seq2_0_conv1_0_1_2       | register  | offset   | offset=0x35c, range=32 |
| Var_seq2_0_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_1         | register  | offset   | offset=0x364, range=32 |
| Var_seq2_0_conv1_1               | s_axi_control Var_seq2_0_conv1_1_2         | register  | offset   | offset=0x368, range=32 |
| Var_seq2_0_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_1       | register  | offset   | offset=0x370, range=32 |
| Var_seq2_0_conv2_0_1             | s_axi_control Var_seq2_0_conv2_0_1_2       | register  | offset   | offset=0x374, range=32 |
| Var_seq2_0_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_1         | register  | offset   | offset=0x37c, range=32 |
| Var_seq2_0_conv2_1               | s_axi_control Var_seq2_0_conv2_1_2         | register  | offset   | offset=0x380, range=32 |
| Var_seq2_0_downsample_1          | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_1    | register  | offset   | offset=0x388, range=32 |
| Var_seq2_0_downsample_1          | s_axi_control Var_seq2_0_downsample_1_2    | register  | offset   | offset=0x38c, range=32 |
| Var_seq2_1_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_1       | register  | offset   | offset=0x394, range=32 |
| Var_seq2_1_conv1_0_1             | s_axi_control Var_seq2_1_conv1_0_1_2       | register  | offset   | offset=0x398, range=32 |
| Var_seq2_1_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_1         | register  | offset   | offset=0x3a0, range=32 |
| Var_seq2_1_conv1_1               | s_axi_control Var_seq2_1_conv1_1_2         | register  | offset   | offset=0x3a4, range=32 |
| Var_seq2_1_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_1       | register  | offset   | offset=0x3ac, range=32 |
| Var_seq2_1_conv2_0_1             | s_axi_control Var_seq2_1_conv2_0_1_2       | register  | offset   | offset=0x3b0, range=32 |
| Var_seq2_1_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_1         | register  | offset   | offset=0x3b8, range=32 |
| Var_seq2_1_conv2_1               | s_axi_control Var_seq2_1_conv2_1_2         | register  | offset   | offset=0x3bc, range=32 |
| Gamma_seq2_0_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_1     | register  | offset   | offset=0x3c4, range=32 |
| Gamma_seq2_0_conv1_0_1           | s_axi_control Gamma_seq2_0_conv1_0_1_2     | register  | offset   | offset=0x3c8, range=32 |
| Gamma_seq2_0_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_1       | register  | offset   | offset=0x3d0, range=32 |
| Gamma_seq2_0_conv1_1             | s_axi_control Gamma_seq2_0_conv1_1_2       | register  | offset   | offset=0x3d4, range=32 |
| Gamma_seq2_0_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_1     | register  | offset   | offset=0x3dc, range=32 |
| Gamma_seq2_0_conv2_0_1           | s_axi_control Gamma_seq2_0_conv2_0_1_2     | register  | offset   | offset=0x3e0, range=32 |
| Gamma_seq2_0_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_1       | register  | offset   | offset=0x3e8, range=32 |
| Gamma_seq2_0_conv2_1             | s_axi_control Gamma_seq2_0_conv2_1_2       | register  | offset   | offset=0x3ec, range=32 |
| Gamma_seq2_0_downsample_1        | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_1  | register  | offset   | offset=0x3f4, range=32 |
| Gamma_seq2_0_downsample_1        | s_axi_control Gamma_seq2_0_downsample_1_2  | register  | offset   | offset=0x3f8, range=32 |
| Gamma_seq2_1_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_1     | register  | offset   | offset=0x400, range=32 |
| Gamma_seq2_1_conv1_0_1           | s_axi_control Gamma_seq2_1_conv1_0_1_2     | register  | offset   | offset=0x404, range=32 |
| Gamma_seq2_1_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_1       | register  | offset   | offset=0x40c, range=32 |
| Gamma_seq2_1_conv1_1             | s_axi_control Gamma_seq2_1_conv1_1_2       | register  | offset   | offset=0x410, range=32 |
| Gamma_seq2_1_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_1     | register  | offset   | offset=0x418, range=32 |
| Gamma_seq2_1_conv2_0_1           | s_axi_control Gamma_seq2_1_conv2_0_1_2     | register  | offset   | offset=0x41c, range=32 |
| Gamma_seq2_1_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_1       | register  | offset   | offset=0x424, range=32 |
| Gamma_seq2_1_conv2_1             | s_axi_control Gamma_seq2_1_conv2_1_2       | register  | offset   | offset=0x428, range=32 |
| Bias_seq2_0_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_1      | register  | offset   | offset=0x430, range=32 |
| Bias_seq2_0_conv1_0_1            | s_axi_control Bias_seq2_0_conv1_0_1_2      | register  | offset   | offset=0x434, range=32 |
| Bias_seq2_0_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_1        | register  | offset   | offset=0x43c, range=32 |
| Bias_seq2_0_conv1_1              | s_axi_control Bias_seq2_0_conv1_1_2        | register  | offset   | offset=0x440, range=32 |
| Bias_seq2_0_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_1      | register  | offset   | offset=0x448, range=32 |
| Bias_seq2_0_conv2_0_1            | s_axi_control Bias_seq2_0_conv2_0_1_2      | register  | offset   | offset=0x44c, range=32 |
| Bias_seq2_0_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_1        | register  | offset   | offset=0x454, range=32 |
| Bias_seq2_0_conv2_1              | s_axi_control Bias_seq2_0_conv2_1_2        | register  | offset   | offset=0x458, range=32 |
| Bias_seq2_0_downsample_1         | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_1   | register  | offset   | offset=0x460, range=32 |
| Bias_seq2_0_downsample_1         | s_axi_control Bias_seq2_0_downsample_1_2   | register  | offset   | offset=0x464, range=32 |
| Bias_seq2_1_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_1      | register  | offset   | offset=0x46c, range=32 |
| Bias_seq2_1_conv1_0_1            | s_axi_control Bias_seq2_1_conv1_0_1_2      | register  | offset   | offset=0x470, range=32 |
| Bias_seq2_1_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_1        | register  | offset   | offset=0x478, range=32 |
| Bias_seq2_1_conv1_1              | s_axi_control Bias_seq2_1_conv1_1_2        | register  | offset   | offset=0x47c, range=32 |
| Bias_seq2_1_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_1      | register  | offset   | offset=0x484, range=32 |
| Bias_seq2_1_conv2_0_1            | s_axi_control Bias_seq2_1_conv2_0_1_2      | register  | offset   | offset=0x488, range=32 |
| Bias_seq2_1_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_1        | register  | offset   | offset=0x490, range=32 |
| Bias_seq2_1_conv2_1              | s_axi_control Bias_seq2_1_conv2_1_2        | register  | offset   | offset=0x494, range=32 |
| Kernel_seq3_0_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_1    | register  | offset   | offset=0x49c, range=32 |
| Kernel_seq3_0_conv1_0_0          | s_axi_control Kernel_seq3_0_conv1_0_0_2    | register  | offset   | offset=0x4a0, range=32 |
| Kernel_seq3_0_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_1    | register  | offset   | offset=0x4a8, range=32 |
| Kernel_seq3_0_conv1_0_3          | s_axi_control Kernel_seq3_0_conv1_0_3_2    | register  | offset   | offset=0x4ac, range=32 |
| Kernel_seq3_0_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_1    | register  | offset   | offset=0x4b4, range=32 |
| Kernel_seq3_0_conv2_0_0          | s_axi_control Kernel_seq3_0_conv2_0_0_2    | register  | offset   | offset=0x4b8, range=32 |
| Kernel_seq3_0_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_1    | register  | offset   | offset=0x4c0, range=32 |
| Kernel_seq3_0_conv2_0_3          | s_axi_control Kernel_seq3_0_conv2_0_3_2    | register  | offset   | offset=0x4c4, range=32 |
| Kernel_seq3_0_downsample_0       | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_1 | register  | offset   | offset=0x4cc, range=32 |
| Kernel_seq3_0_downsample_0       | s_axi_control Kernel_seq3_0_downsample_0_2 | register  | offset   | offset=0x4d0, range=32 |
| Kernel_seq3_1_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_1    | register  | offset   | offset=0x4d8, range=32 |
| Kernel_seq3_1_conv1_0_0          | s_axi_control Kernel_seq3_1_conv1_0_0_2    | register  | offset   | offset=0x4dc, range=32 |
| Kernel_seq3_1_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_1    | register  | offset   | offset=0x4e4, range=32 |
| Kernel_seq3_1_conv1_0_3          | s_axi_control Kernel_seq3_1_conv1_0_3_2    | register  | offset   | offset=0x4e8, range=32 |
| Kernel_seq3_1_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_1    | register  | offset   | offset=0x4f0, range=32 |
| Kernel_seq3_1_conv2_0_0          | s_axi_control Kernel_seq3_1_conv2_0_0_2    | register  | offset   | offset=0x4f4, range=32 |
| Kernel_seq3_1_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_1    | register  | offset   | offset=0x4fc, range=32 |
| Kernel_seq3_1_conv2_0_3          | s_axi_control Kernel_seq3_1_conv2_0_3_2    | register  | offset   | offset=0x500, range=32 |
| Kernel_seq3_0_conv1_0_0_scale    | Kernel_seq3_0_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq3_0_conv1_0_3_scale    | Kernel_seq3_0_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq3_0_conv2_0_0_scale    | Kernel_seq3_0_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq3_0_conv2_0_3_scale    | Kernel_seq3_0_conv2_0_3_scale              | port      |          |                        |
| Kernel_seq3_0_downsample_0_scale | Kernel_seq3_0_downsample_0_scale           | port      |          |                        |
| Kernel_seq3_1_conv1_0_0_scale    | Kernel_seq3_1_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq3_1_conv1_0_3_scale    | Kernel_seq3_1_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq3_1_conv2_0_0_scale    | Kernel_seq3_1_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq3_1_conv2_0_3_scale    | Kernel_seq3_1_conv2_0_3_scale              | port      |          |                        |
| Mu_seq3_0_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_1        | register  | offset   | offset=0x508, range=32 |
| Mu_seq3_0_conv1_0_1              | s_axi_control Mu_seq3_0_conv1_0_1_2        | register  | offset   | offset=0x50c, range=32 |
| Mu_seq3_0_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_1          | register  | offset   | offset=0x514, range=32 |
| Mu_seq3_0_conv1_1                | s_axi_control Mu_seq3_0_conv1_1_2          | register  | offset   | offset=0x518, range=32 |
| Mu_seq3_0_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_1        | register  | offset   | offset=0x520, range=32 |
| Mu_seq3_0_conv2_0_1              | s_axi_control Mu_seq3_0_conv2_0_1_2        | register  | offset   | offset=0x524, range=32 |
| Mu_seq3_0_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_1          | register  | offset   | offset=0x52c, range=32 |
| Mu_seq3_0_conv2_1                | s_axi_control Mu_seq3_0_conv2_1_2          | register  | offset   | offset=0x530, range=32 |
| Mu_seq3_0_downsample_1           | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_1     | register  | offset   | offset=0x538, range=32 |
| Mu_seq3_0_downsample_1           | s_axi_control Mu_seq3_0_downsample_1_2     | register  | offset   | offset=0x53c, range=32 |
| Mu_seq3_1_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_1        | register  | offset   | offset=0x544, range=32 |
| Mu_seq3_1_conv1_0_1              | s_axi_control Mu_seq3_1_conv1_0_1_2        | register  | offset   | offset=0x548, range=32 |
| Mu_seq3_1_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_1          | register  | offset   | offset=0x550, range=32 |
| Mu_seq3_1_conv1_1                | s_axi_control Mu_seq3_1_conv1_1_2          | register  | offset   | offset=0x554, range=32 |
| Mu_seq3_1_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_1        | register  | offset   | offset=0x55c, range=32 |
| Mu_seq3_1_conv2_0_1              | s_axi_control Mu_seq3_1_conv2_0_1_2        | register  | offset   | offset=0x560, range=32 |
| Mu_seq3_1_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_1          | register  | offset   | offset=0x568, range=32 |
| Mu_seq3_1_conv2_1                | s_axi_control Mu_seq3_1_conv2_1_2          | register  | offset   | offset=0x56c, range=32 |
| Var_seq3_0_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_1       | register  | offset   | offset=0x574, range=32 |
| Var_seq3_0_conv1_0_1             | s_axi_control Var_seq3_0_conv1_0_1_2       | register  | offset   | offset=0x578, range=32 |
| Var_seq3_0_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_1         | register  | offset   | offset=0x580, range=32 |
| Var_seq3_0_conv1_1               | s_axi_control Var_seq3_0_conv1_1_2         | register  | offset   | offset=0x584, range=32 |
| Var_seq3_0_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_1       | register  | offset   | offset=0x58c, range=32 |
| Var_seq3_0_conv2_0_1             | s_axi_control Var_seq3_0_conv2_0_1_2       | register  | offset   | offset=0x590, range=32 |
| Var_seq3_0_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_1         | register  | offset   | offset=0x598, range=32 |
| Var_seq3_0_conv2_1               | s_axi_control Var_seq3_0_conv2_1_2         | register  | offset   | offset=0x59c, range=32 |
| Var_seq3_0_downsample_1          | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_1    | register  | offset   | offset=0x5a4, range=32 |
| Var_seq3_0_downsample_1          | s_axi_control Var_seq3_0_downsample_1_2    | register  | offset   | offset=0x5a8, range=32 |
| Var_seq3_1_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_1       | register  | offset   | offset=0x5b0, range=32 |
| Var_seq3_1_conv1_0_1             | s_axi_control Var_seq3_1_conv1_0_1_2       | register  | offset   | offset=0x5b4, range=32 |
| Var_seq3_1_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_1         | register  | offset   | offset=0x5bc, range=32 |
| Var_seq3_1_conv1_1               | s_axi_control Var_seq3_1_conv1_1_2         | register  | offset   | offset=0x5c0, range=32 |
| Var_seq3_1_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_1       | register  | offset   | offset=0x5c8, range=32 |
| Var_seq3_1_conv2_0_1             | s_axi_control Var_seq3_1_conv2_0_1_2       | register  | offset   | offset=0x5cc, range=32 |
| Var_seq3_1_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_1         | register  | offset   | offset=0x5d4, range=32 |
| Var_seq3_1_conv2_1               | s_axi_control Var_seq3_1_conv2_1_2         | register  | offset   | offset=0x5d8, range=32 |
| Gamma_seq3_0_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_1     | register  | offset   | offset=0x5e0, range=32 |
| Gamma_seq3_0_conv1_0_1           | s_axi_control Gamma_seq3_0_conv1_0_1_2     | register  | offset   | offset=0x5e4, range=32 |
| Gamma_seq3_0_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_1       | register  | offset   | offset=0x5ec, range=32 |
| Gamma_seq3_0_conv1_1             | s_axi_control Gamma_seq3_0_conv1_1_2       | register  | offset   | offset=0x5f0, range=32 |
| Gamma_seq3_0_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_1     | register  | offset   | offset=0x5f8, range=32 |
| Gamma_seq3_0_conv2_0_1           | s_axi_control Gamma_seq3_0_conv2_0_1_2     | register  | offset   | offset=0x5fc, range=32 |
| Gamma_seq3_0_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_1       | register  | offset   | offset=0x604, range=32 |
| Gamma_seq3_0_conv2_1             | s_axi_control Gamma_seq3_0_conv2_1_2       | register  | offset   | offset=0x608, range=32 |
| Gamma_seq3_0_downsample_1        | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_1  | register  | offset   | offset=0x610, range=32 |
| Gamma_seq3_0_downsample_1        | s_axi_control Gamma_seq3_0_downsample_1_2  | register  | offset   | offset=0x614, range=32 |
| Gamma_seq3_1_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_1     | register  | offset   | offset=0x61c, range=32 |
| Gamma_seq3_1_conv1_0_1           | s_axi_control Gamma_seq3_1_conv1_0_1_2     | register  | offset   | offset=0x620, range=32 |
| Gamma_seq3_1_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_1       | register  | offset   | offset=0x628, range=32 |
| Gamma_seq3_1_conv1_1             | s_axi_control Gamma_seq3_1_conv1_1_2       | register  | offset   | offset=0x62c, range=32 |
| Gamma_seq3_1_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_1     | register  | offset   | offset=0x634, range=32 |
| Gamma_seq3_1_conv2_0_1           | s_axi_control Gamma_seq3_1_conv2_0_1_2     | register  | offset   | offset=0x638, range=32 |
| Gamma_seq3_1_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_1       | register  | offset   | offset=0x640, range=32 |
| Gamma_seq3_1_conv2_1             | s_axi_control Gamma_seq3_1_conv2_1_2       | register  | offset   | offset=0x644, range=32 |
| Bias_seq3_0_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_1      | register  | offset   | offset=0x64c, range=32 |
| Bias_seq3_0_conv1_0_1            | s_axi_control Bias_seq3_0_conv1_0_1_2      | register  | offset   | offset=0x650, range=32 |
| Bias_seq3_0_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_1        | register  | offset   | offset=0x658, range=32 |
| Bias_seq3_0_conv1_1              | s_axi_control Bias_seq3_0_conv1_1_2        | register  | offset   | offset=0x65c, range=32 |
| Bias_seq3_0_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_1      | register  | offset   | offset=0x664, range=32 |
| Bias_seq3_0_conv2_0_1            | s_axi_control Bias_seq3_0_conv2_0_1_2      | register  | offset   | offset=0x668, range=32 |
| Bias_seq3_0_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_1        | register  | offset   | offset=0x670, range=32 |
| Bias_seq3_0_conv2_1              | s_axi_control Bias_seq3_0_conv2_1_2        | register  | offset   | offset=0x674, range=32 |
| Bias_seq3_0_downsample_1         | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_1   | register  | offset   | offset=0x67c, range=32 |
| Bias_seq3_0_downsample_1         | s_axi_control Bias_seq3_0_downsample_1_2   | register  | offset   | offset=0x680, range=32 |
| Bias_seq3_1_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_1      | register  | offset   | offset=0x688, range=32 |
| Bias_seq3_1_conv1_0_1            | s_axi_control Bias_seq3_1_conv1_0_1_2      | register  | offset   | offset=0x68c, range=32 |
| Bias_seq3_1_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_1        | register  | offset   | offset=0x694, range=32 |
| Bias_seq3_1_conv1_1              | s_axi_control Bias_seq3_1_conv1_1_2        | register  | offset   | offset=0x698, range=32 |
| Bias_seq3_1_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_1      | register  | offset   | offset=0x6a0, range=32 |
| Bias_seq3_1_conv2_0_1            | s_axi_control Bias_seq3_1_conv2_0_1_2      | register  | offset   | offset=0x6a4, range=32 |
| Bias_seq3_1_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_1        | register  | offset   | offset=0x6ac, range=32 |
| Bias_seq3_1_conv2_1              | s_axi_control Bias_seq3_1_conv2_1_2        | register  | offset   | offset=0x6b0, range=32 |
| Kernel_seq4_0_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_1    | register  | offset   | offset=0x6b8, range=32 |
| Kernel_seq4_0_conv1_0_0          | s_axi_control Kernel_seq4_0_conv1_0_0_2    | register  | offset   | offset=0x6bc, range=32 |
| Kernel_seq4_0_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_1    | register  | offset   | offset=0x6c4, range=32 |
| Kernel_seq4_0_conv1_0_3          | s_axi_control Kernel_seq4_0_conv1_0_3_2    | register  | offset   | offset=0x6c8, range=32 |
| Kernel_seq4_0_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_1    | register  | offset   | offset=0x6d0, range=32 |
| Kernel_seq4_0_conv2_0_0          | s_axi_control Kernel_seq4_0_conv2_0_0_2    | register  | offset   | offset=0x6d4, range=32 |
| Kernel_seq4_0_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_1    | register  | offset   | offset=0x6dc, range=32 |
| Kernel_seq4_0_conv2_0_3          | s_axi_control Kernel_seq4_0_conv2_0_3_2    | register  | offset   | offset=0x6e0, range=32 |
| Kernel_seq4_0_downsample_0       | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_1 | register  | offset   | offset=0x6e8, range=32 |
| Kernel_seq4_0_downsample_0       | s_axi_control Kernel_seq4_0_downsample_0_2 | register  | offset   | offset=0x6ec, range=32 |
| Kernel_seq4_1_conv1_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_1    | register  | offset   | offset=0x6f4, range=32 |
| Kernel_seq4_1_conv1_0_0          | s_axi_control Kernel_seq4_1_conv1_0_0_2    | register  | offset   | offset=0x6f8, range=32 |
| Kernel_seq4_1_conv1_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_1    | register  | offset   | offset=0x700, range=32 |
| Kernel_seq4_1_conv1_0_3          | s_axi_control Kernel_seq4_1_conv1_0_3_2    | register  | offset   | offset=0x704, range=32 |
| Kernel_seq4_1_conv2_0_0          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_1    | register  | offset   | offset=0x70c, range=32 |
| Kernel_seq4_1_conv2_0_0          | s_axi_control Kernel_seq4_1_conv2_0_0_2    | register  | offset   | offset=0x710, range=32 |
| Kernel_seq4_1_conv2_0_3          | m_axi_gmem                                 | interface |          |                        |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_1    | register  | offset   | offset=0x718, range=32 |
| Kernel_seq4_1_conv2_0_3          | s_axi_control Kernel_seq4_1_conv2_0_3_2    | register  | offset   | offset=0x71c, range=32 |
| Kernel_seq4_0_conv1_0_0_scale    | Kernel_seq4_0_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq4_0_conv1_0_3_scale    | Kernel_seq4_0_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq4_0_conv2_0_0_scale    | Kernel_seq4_0_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq4_0_conv2_0_3_scale    | Kernel_seq4_0_conv2_0_3_scale              | port      |          |                        |
| Kernel_seq4_0_downsample_0_scale | Kernel_seq4_0_downsample_0_scale           | port      |          |                        |
| Kernel_seq4_1_conv1_0_0_scale    | Kernel_seq4_1_conv1_0_0_scale              | port      |          |                        |
| Kernel_seq4_1_conv1_0_3_scale    | Kernel_seq4_1_conv1_0_3_scale              | port      |          |                        |
| Kernel_seq4_1_conv2_0_0_scale    | Kernel_seq4_1_conv2_0_0_scale              | port      |          |                        |
| Kernel_seq4_1_conv2_0_3_scale    | Kernel_seq4_1_conv2_0_3_scale              | port      |          |                        |
| Mu_seq4_0_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_1        | register  | offset   | offset=0x724, range=32 |
| Mu_seq4_0_conv1_0_1              | s_axi_control Mu_seq4_0_conv1_0_1_2        | register  | offset   | offset=0x728, range=32 |
| Mu_seq4_0_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_1          | register  | offset   | offset=0x730, range=32 |
| Mu_seq4_0_conv1_1                | s_axi_control Mu_seq4_0_conv1_1_2          | register  | offset   | offset=0x734, range=32 |
| Mu_seq4_0_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_1        | register  | offset   | offset=0x73c, range=32 |
| Mu_seq4_0_conv2_0_1              | s_axi_control Mu_seq4_0_conv2_0_1_2        | register  | offset   | offset=0x740, range=32 |
| Mu_seq4_0_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_1          | register  | offset   | offset=0x748, range=32 |
| Mu_seq4_0_conv2_1                | s_axi_control Mu_seq4_0_conv2_1_2          | register  | offset   | offset=0x74c, range=32 |
| Mu_seq4_0_downsample_1           | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_1     | register  | offset   | offset=0x754, range=32 |
| Mu_seq4_0_downsample_1           | s_axi_control Mu_seq4_0_downsample_1_2     | register  | offset   | offset=0x758, range=32 |
| Mu_seq4_1_conv1_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_1        | register  | offset   | offset=0x760, range=32 |
| Mu_seq4_1_conv1_0_1              | s_axi_control Mu_seq4_1_conv1_0_1_2        | register  | offset   | offset=0x764, range=32 |
| Mu_seq4_1_conv1_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_1          | register  | offset   | offset=0x76c, range=32 |
| Mu_seq4_1_conv1_1                | s_axi_control Mu_seq4_1_conv1_1_2          | register  | offset   | offset=0x770, range=32 |
| Mu_seq4_1_conv2_0_1              | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_1        | register  | offset   | offset=0x778, range=32 |
| Mu_seq4_1_conv2_0_1              | s_axi_control Mu_seq4_1_conv2_0_1_2        | register  | offset   | offset=0x77c, range=32 |
| Mu_seq4_1_conv2_1                | m_axi_gmem                                 | interface |          |                        |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_1          | register  | offset   | offset=0x784, range=32 |
| Mu_seq4_1_conv2_1                | s_axi_control Mu_seq4_1_conv2_1_2          | register  | offset   | offset=0x788, range=32 |
| Var_seq4_0_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_1       | register  | offset   | offset=0x790, range=32 |
| Var_seq4_0_conv1_0_1             | s_axi_control Var_seq4_0_conv1_0_1_2       | register  | offset   | offset=0x794, range=32 |
| Var_seq4_0_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_1         | register  | offset   | offset=0x79c, range=32 |
| Var_seq4_0_conv1_1               | s_axi_control Var_seq4_0_conv1_1_2         | register  | offset   | offset=0x7a0, range=32 |
| Var_seq4_0_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_1       | register  | offset   | offset=0x7a8, range=32 |
| Var_seq4_0_conv2_0_1             | s_axi_control Var_seq4_0_conv2_0_1_2       | register  | offset   | offset=0x7ac, range=32 |
| Var_seq4_0_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_1         | register  | offset   | offset=0x7b4, range=32 |
| Var_seq4_0_conv2_1               | s_axi_control Var_seq4_0_conv2_1_2         | register  | offset   | offset=0x7b8, range=32 |
| Var_seq4_0_downsample_1          | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_1    | register  | offset   | offset=0x7c0, range=32 |
| Var_seq4_0_downsample_1          | s_axi_control Var_seq4_0_downsample_1_2    | register  | offset   | offset=0x7c4, range=32 |
| Var_seq4_1_conv1_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_1       | register  | offset   | offset=0x7cc, range=32 |
| Var_seq4_1_conv1_0_1             | s_axi_control Var_seq4_1_conv1_0_1_2       | register  | offset   | offset=0x7d0, range=32 |
| Var_seq4_1_conv1_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_1         | register  | offset   | offset=0x7d8, range=32 |
| Var_seq4_1_conv1_1               | s_axi_control Var_seq4_1_conv1_1_2         | register  | offset   | offset=0x7dc, range=32 |
| Var_seq4_1_conv2_0_1             | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_1       | register  | offset   | offset=0x7e4, range=32 |
| Var_seq4_1_conv2_0_1             | s_axi_control Var_seq4_1_conv2_0_1_2       | register  | offset   | offset=0x7e8, range=32 |
| Var_seq4_1_conv2_1               | m_axi_gmem                                 | interface |          |                        |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_1         | register  | offset   | offset=0x7f0, range=32 |
| Var_seq4_1_conv2_1               | s_axi_control Var_seq4_1_conv2_1_2         | register  | offset   | offset=0x7f4, range=32 |
| Gamma_seq4_0_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_1     | register  | offset   | offset=0x7fc, range=32 |
| Gamma_seq4_0_conv1_0_1           | s_axi_control Gamma_seq4_0_conv1_0_1_2     | register  | offset   | offset=0x800, range=32 |
| Gamma_seq4_0_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_1       | register  | offset   | offset=0x808, range=32 |
| Gamma_seq4_0_conv1_1             | s_axi_control Gamma_seq4_0_conv1_1_2       | register  | offset   | offset=0x80c, range=32 |
| Gamma_seq4_0_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_1     | register  | offset   | offset=0x814, range=32 |
| Gamma_seq4_0_conv2_0_1           | s_axi_control Gamma_seq4_0_conv2_0_1_2     | register  | offset   | offset=0x818, range=32 |
| Gamma_seq4_0_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_1       | register  | offset   | offset=0x820, range=32 |
| Gamma_seq4_0_conv2_1             | s_axi_control Gamma_seq4_0_conv2_1_2       | register  | offset   | offset=0x824, range=32 |
| Gamma_seq4_0_downsample_1        | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_1  | register  | offset   | offset=0x82c, range=32 |
| Gamma_seq4_0_downsample_1        | s_axi_control Gamma_seq4_0_downsample_1_2  | register  | offset   | offset=0x830, range=32 |
| Gamma_seq4_1_conv1_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_1     | register  | offset   | offset=0x838, range=32 |
| Gamma_seq4_1_conv1_0_1           | s_axi_control Gamma_seq4_1_conv1_0_1_2     | register  | offset   | offset=0x83c, range=32 |
| Gamma_seq4_1_conv1_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_1       | register  | offset   | offset=0x844, range=32 |
| Gamma_seq4_1_conv1_1             | s_axi_control Gamma_seq4_1_conv1_1_2       | register  | offset   | offset=0x848, range=32 |
| Gamma_seq4_1_conv2_0_1           | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_1     | register  | offset   | offset=0x850, range=32 |
| Gamma_seq4_1_conv2_0_1           | s_axi_control Gamma_seq4_1_conv2_0_1_2     | register  | offset   | offset=0x854, range=32 |
| Gamma_seq4_1_conv2_1             | m_axi_gmem                                 | interface |          |                        |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_1       | register  | offset   | offset=0x85c, range=32 |
| Gamma_seq4_1_conv2_1             | s_axi_control Gamma_seq4_1_conv2_1_2       | register  | offset   | offset=0x860, range=32 |
| Bias_seq4_0_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_1      | register  | offset   | offset=0x868, range=32 |
| Bias_seq4_0_conv1_0_1            | s_axi_control Bias_seq4_0_conv1_0_1_2      | register  | offset   | offset=0x86c, range=32 |
| Bias_seq4_0_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_1        | register  | offset   | offset=0x874, range=32 |
| Bias_seq4_0_conv1_1              | s_axi_control Bias_seq4_0_conv1_1_2        | register  | offset   | offset=0x878, range=32 |
| Bias_seq4_0_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_1      | register  | offset   | offset=0x880, range=32 |
| Bias_seq4_0_conv2_0_1            | s_axi_control Bias_seq4_0_conv2_0_1_2      | register  | offset   | offset=0x884, range=32 |
| Bias_seq4_0_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_1        | register  | offset   | offset=0x88c, range=32 |
| Bias_seq4_0_conv2_1              | s_axi_control Bias_seq4_0_conv2_1_2        | register  | offset   | offset=0x890, range=32 |
| Bias_seq4_0_downsample_1         | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_1   | register  | offset   | offset=0x898, range=32 |
| Bias_seq4_0_downsample_1         | s_axi_control Bias_seq4_0_downsample_1_2   | register  | offset   | offset=0x89c, range=32 |
| Bias_seq4_1_conv1_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_1      | register  | offset   | offset=0x8a4, range=32 |
| Bias_seq4_1_conv1_0_1            | s_axi_control Bias_seq4_1_conv1_0_1_2      | register  | offset   | offset=0x8a8, range=32 |
| Bias_seq4_1_conv1_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_1        | register  | offset   | offset=0x8b0, range=32 |
| Bias_seq4_1_conv1_1              | s_axi_control Bias_seq4_1_conv1_1_2        | register  | offset   | offset=0x8b4, range=32 |
| Bias_seq4_1_conv2_0_1            | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_1      | register  | offset   | offset=0x8bc, range=32 |
| Bias_seq4_1_conv2_0_1            | s_axi_control Bias_seq4_1_conv2_0_1_2      | register  | offset   | offset=0x8c0, range=32 |
| Bias_seq4_1_conv2_1              | m_axi_gmem                                 | interface |          |                        |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_1        | register  | offset   | offset=0x8c8, range=32 |
| Bias_seq4_1_conv2_1              | s_axi_control Bias_seq4_1_conv2_1_2        | register  | offset   | offset=0x8cc, range=32 |
| Kernel_linear                    | m_axi_gmem                                 | interface |          |                        |
| Kernel_linear                    | s_axi_control Kernel_linear_1              | register  | offset   | offset=0x8d4, range=32 |
| Kernel_linear                    | s_axi_control Kernel_linear_2              | register  | offset   | offset=0x8d8, range=32 |
| Kernel_linear_scale              | Kernel_linear_scale                        | port      |          |                        |
+----------------------------------+--------------------------------------------+-----------+----------+------------------------+


================================================================
== M_AXI Burst Information
================================================================
* Bursts and Widening Missed
+--------------+---------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
| HW Interface | Variable      | Problem                                                                                                          | Location                                                                    |
+--------------+---------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+
| m_axi_gmem   | 1             | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'. | ../../../Users/Paul/Documents/GitHub/23th-project/R2+1D/r2plus1d.cpp:315:23 |
| m_axi_gmem   | Kernel_linear | Could not widen since the size of type 'i8' is greater than or equal to the max_widen_bitwidth threshold of '0'. | ../../../Users/Paul/Documents/GitHub/23th-project/R2+1D/Linear.cpp:37:26    |
+--------------+---------------+------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+


