ISim log file
Running: C:\Users\kirti\Documents\verilog\MyTestingGround\udp_body\udp_body_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/kirti/Documents/verilog/MyTestingGround/udp_body/udp_body_tb_isim_beh.wdb 
ISim P.28xd (signature 0xa0883be4)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
 B = 0 C = 0  A = 0
 B = 1 C = 0  A = 1
 B = 0 C = 0  A = 0
 B = 0 C = 1  A = 1
 B = x C = 1  A = 1
 B = x C = 0  A = x
 B = 1 C = 0  A = 1
 B = 1 C = x  A = 1
 B = 0 C = x  A = x
Stopped at time : 9 ns : File "C:/Users/kirti/Documents/verilog/MyTestingGround/udp_body/udp_body_test.v" Line 41
