{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714476401505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714476401510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 05:26:41 2024 " "Processing started: Tue Apr 30 05:26:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714476401510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476401510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem " "Command: quartus_map --read_settings_files=on --write_settings_files=off gumnut_with_mem -c gumnut_with_mem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476401510 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714476401778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714476401778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut-rtl_unpipelined.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut files/gumnut-rtl_unpipelined.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut-rtl_unpipelined " "Found design unit 1: gumnut-rtl_unpipelined" {  } { { "Gumnut Files/gumnut-rtl_unpipelined.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut-rtl_unpipelined.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut_with_mem-struct.vhd 1 0 " "Found 1 design units, including 0 entities, in source file gumnut files/gumnut_with_mem-struct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_with_mem-struct " "Found design unit 1: gumnut_with_mem-struct" {  } { { "Gumnut Files/gumnut_with_mem-struct.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_with_mem-struct.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut_with_mem.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/gumnut_with_mem.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut_with_mem " "Found entity 1: gumnut_with_mem" {  } { { "Gumnut Files/gumnut_with_mem.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_with_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut_defs.vhd 2 0 " "Found 2 design units, including 0 entities, in source file gumnut files/gumnut_defs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gumnut_defs " "Found design unit 1: gumnut_defs" {  } { { "Gumnut Files/gumnut_defs.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_defs.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gumnut_defs-body " "Found design unit 2: gumnut_defs-body" {  } { { "Gumnut Files/gumnut_defs.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_defs.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/gumnut.vhd 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/gumnut.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 gumnut " "Found entity 1: gumnut" {  } { { "Gumnut Files/gumnut.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "Gumnut Files/data_mem.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/test.v 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "Gumnut Files/test.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/test.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gumnut files/inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file gumnut files/inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "Gumnut Files/inst_mem.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/inst_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/spi_pll_bb.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/spi_pll_bb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_pll " "Found entity 1: spi_pll" {  } { { "Accelerometer Files/spi_pll_bb.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_pll_bb.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/spi_ee_config.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/spi_ee_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_ee_config " "Found entity 1: spi_ee_config" {  } { { "Accelerometer Files/spi_ee_config.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_ee_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ_MODE read_mode spi_param.h(8) " "Verilog HDL Declaration information at spi_param.h(8): object \"READ_MODE\" differs only in case from object \"read_mode\" in the same scope" {  } { { "Accelerometer Files/spi_param.h" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_param.h" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714476407949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/spi_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/spi_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_controller " "Found entity 1: spi_controller" {  } { { "Accelerometer Files/spi_controller.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_delay " "Found entity 1: reset_delay" {  } { { "Accelerometer Files/reset_delay.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/reset_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407951 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "3 led_driver.v(44) " "Verilog HDL Expression warning at led_driver.v(44): truncated literal to match 3 bits" {  } { { "Accelerometer Files/led_driver.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/led_driver.v" 44 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714476407953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer files/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer files/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "Accelerometer Files/led_driver.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/led_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-logic " "Found design unit 1: uart-logic" {  } { { "uart.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/uart.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407956 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-Behavior " "Found design unit 1: debounce-Behavior" {  } { { "debounce.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/debounce.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407957 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/debounce.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file accelerometer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 accelerometer-Structural " "Found design unit 1: accelerometer-Structural" {  } { { "accelerometer.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407959 ""} { "Info" "ISGN_ENTITY_NAME" "1 accelerometer " "Found entity 1: accelerometer" {  } { { "accelerometer.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_bcdto7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_bcdto7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder_BCDTo7Seg-Dataflow " "Found design unit 1: Decoder_BCDTo7Seg-Dataflow" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder_BCDTo7Seg " "Found entity 1: Decoder_BCDTo7Seg" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interface-Structural " "Found design unit 1: interface-Structural" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407962 ""} { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714476407962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476407962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Interface " "Elaborating entity \"Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714476407991 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "port_ack_i Interface.vhd(122) " "VHDL Signal Declaration warning at Interface.vhd(122): used implicit default value for signal \"port_ack_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 122 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714476407992 "|Interface"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "int_req Interface.vhd(125) " "VHDL Signal Declaration warning at Interface.vhd(125): used implicit default value for signal \"int_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 125 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714476407992 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_ack Interface.vhd(125) " "Verilog HDL or VHDL warning at Interface.vhd(125): object \"int_ack\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714476407992 "|Interface"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset_n_de10 Interface.vhd(129) " "VHDL Signal Declaration warning at Interface.vhd(129): used explicit default value for signal \"reset_n_de10\" because signal was never assigned a value" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 129 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1714476407992 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_busy_de10 Interface.vhd(132) " "Verilog HDL or VHDL warning at Interface.vhd(132): object \"rx_busy_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714476407993 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_error_de10 Interface.vhd(133) " "Verilog HDL or VHDL warning at Interface.vhd(133): object \"rx_error_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714476407993 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rx_data_de10 Interface.vhd(134) " "Verilog HDL or VHDL warning at Interface.vhd(134): object \"rx_data_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714476407993 "|Interface"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_busy_de10 Interface.vhd(135) " "Verilog HDL or VHDL warning at Interface.vhd(135): object \"tx_busy_de10\" assigned a value but never read" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714476407993 "|Interface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut_with_mem gumnut_with_mem:gumnut " "Elaborating entity \"gumnut_with_mem\" for hierarchy \"gumnut_with_mem:gumnut\"" {  } { { "Interface.vhd" "gumnut" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gumnut gumnut_with_mem:gumnut\|gumnut:core " "Elaborating entity \"gumnut\" for hierarchy \"gumnut_with_mem:gumnut\|gumnut:core\"" {  } { { "Gumnut Files/gumnut_with_mem-struct.vhd" "core" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_with_mem-struct.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem gumnut_with_mem:gumnut\|inst_mem:core_inst_mem " "Elaborating entity \"inst_mem\" for hierarchy \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\"" {  } { { "Gumnut Files/gumnut_with_mem-struct.vhd" "core_inst_mem" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_with_mem-struct.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(1) " "Verilog HDL assignment warning at gasm_text.dat(1): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(17) " "Verilog HDL assignment warning at gasm_text.dat(17): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(18) " "Verilog HDL assignment warning at gasm_text.dat(18): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(20) " "Verilog HDL assignment warning at gasm_text.dat(20): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(21) " "Verilog HDL assignment warning at gasm_text.dat(21): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(22) " "Verilog HDL assignment warning at gasm_text.dat(22): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(23) " "Verilog HDL assignment warning at gasm_text.dat(23): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(25) " "Verilog HDL assignment warning at gasm_text.dat(25): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408019 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(26) " "Verilog HDL assignment warning at gasm_text.dat(26): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(27) " "Verilog HDL assignment warning at gasm_text.dat(27): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(28) " "Verilog HDL assignment warning at gasm_text.dat(28): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(29) " "Verilog HDL assignment warning at gasm_text.dat(29): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(30) " "Verilog HDL assignment warning at gasm_text.dat(30): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(31) " "Verilog HDL assignment warning at gasm_text.dat(31): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(32) " "Verilog HDL assignment warning at gasm_text.dat(32): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(33) " "Verilog HDL assignment warning at gasm_text.dat(33): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(35) " "Verilog HDL assignment warning at gasm_text.dat(35): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(36) " "Verilog HDL assignment warning at gasm_text.dat(36): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(37) " "Verilog HDL assignment warning at gasm_text.dat(37): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(39) " "Verilog HDL assignment warning at gasm_text.dat(39): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(40) " "Verilog HDL assignment warning at gasm_text.dat(40): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(41) " "Verilog HDL assignment warning at gasm_text.dat(41): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(42) " "Verilog HDL assignment warning at gasm_text.dat(42): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(44) " "Verilog HDL assignment warning at gasm_text.dat(44): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(45) " "Verilog HDL assignment warning at gasm_text.dat(45): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(46) " "Verilog HDL assignment warning at gasm_text.dat(46): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(47) " "Verilog HDL assignment warning at gasm_text.dat(47): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(49) " "Verilog HDL assignment warning at gasm_text.dat(49): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(50) " "Verilog HDL assignment warning at gasm_text.dat(50): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(51) " "Verilog HDL assignment warning at gasm_text.dat(51): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(53) " "Verilog HDL assignment warning at gasm_text.dat(53): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 gasm_text.dat(54) " "Verilog HDL assignment warning at gasm_text.dat(54): truncated value with size 20 to match size of target (18)" {  } { { "Gumnut Files/gasm_text.dat" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gasm_text.dat" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408020 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.data_a 0 inst_mem.v(8) " "Net \"IMem.data_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Gumnut Files/inst_mem.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714476408089 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.waddr_a 0 inst_mem.v(8) " "Net \"IMem.waddr_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Gumnut Files/inst_mem.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714476408089 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IMem.we_a 0 inst_mem.v(8) " "Net \"IMem.we_a\" at inst_mem.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "Gumnut Files/inst_mem.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/inst_mem.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714476408089 "|Interface|gumnut_with_mem:gumnut|inst_mem:core_inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem gumnut_with_mem:gumnut\|data_mem:core_data_mem " "Elaborating entity \"data_mem\" for hierarchy \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\"" {  } { { "Gumnut Files/gumnut_with_mem-struct.vhd" "core_data_mem" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/gumnut_with_mem-struct.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:uart_0 " "Elaborating entity \"uart\" for hierarchy \"uart:uart_0\"" {  } { { "Interface.vhd" "uart_0" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408113 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "os_pulse uart.vhd(106) " "VHDL Process Statement warning at uart.vhd(106): signal \"os_pulse\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/uart.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1714476408114 "|Interface|uart:uart_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_BCDTo7Seg Decoder_BCDTo7Seg:decoder_0 " "Elaborating entity \"Decoder_BCDTo7Seg\" for hierarchy \"Decoder_BCDTo7Seg:decoder_0\"" {  } { { "Interface.vhd" "decoder_0" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408123 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[0\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[0\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[1\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[1\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[2\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[2\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[3\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[3\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[4\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[4\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[5\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[5\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[6\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[6\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[7\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[7\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[8\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[8\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408125 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[9\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[9\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408126 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[10\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[10\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408126 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[11\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[11\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408126 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[12\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[12\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408126 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Segments\[13\] Decoder_BCDTo7Seg.vhd(17) " "Inferred latch for \"Segments\[13\]\" at Decoder_BCDTo7Seg.vhd(17)" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476408126 "|Interface|Decoder_BCDTo7Seg:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:button_0 " "Elaborating entity \"debounce\" for hierarchy \"debounce:button_0\"" {  } { { "Interface.vhd" "button_0" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accelerometer accelerometer:acc_0 " "Elaborating entity \"accelerometer\" for hierarchy \"accelerometer:acc_0\"" {  } { { "Interface.vhd" "acc_0" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_delay accelerometer:acc_0\|reset_delay:reset " "Elaborating entity \"reset_delay\" for hierarchy \"accelerometer:acc_0\|reset_delay:reset\"" {  } { { "accelerometer.vhd" "reset" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_pll accelerometer:acc_0\|spi_pll:pll " "Elaborating entity \"spi_pll\" for hierarchy \"accelerometer:acc_0\|spi_pll:pll\"" {  } { { "accelerometer.vhd" "pll" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408151 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c0 spi_pll_bb.v(42) " "Output port \"c0\" at spi_pll_bb.v(42) has no driver" {  } { { "Accelerometer Files/spi_pll_bb.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_pll_bb.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714476408151 "|Interface|accelerometer:acc_0|spi_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "c1 spi_pll_bb.v(43) " "Output port \"c1\" at spi_pll_bb.v(43) has no driver" {  } { { "Accelerometer Files/spi_pll_bb.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_pll_bb.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714476408151 "|Interface|accelerometer:acc_0|spi_pll:pll"}
{ "Warning" "WSGN_EMPTY_SHELL" "spi_pll " "Entity \"spi_pll\" contains only dangling pins" {  } { { "accelerometer.vhd" "pll" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 90 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1714476408151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_ee_config accelerometer:acc_0\|spi_ee_config:spi_config " "Elaborating entity \"spi_ee_config\" for hierarchy \"accelerometer:acc_0\|spi_ee_config:spi_config\"" {  } { { "accelerometer.vhd" "spi_config" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408155 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 15 spi_ee_config.v(113) " "Verilog HDL assignment warning at spi_ee_config.v(113): truncated value with size 32 to match size of target (15)" {  } { { "Accelerometer Files/spi_ee_config.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_ee_config.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408158 "|Interface|accelerometer:acc_0|spi_ee_config:spi_config"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_controller accelerometer:acc_0\|spi_ee_config:spi_config\|spi_controller:u_spi_controller " "Elaborating entity \"spi_controller\" for hierarchy \"accelerometer:acc_0\|spi_ee_config:spi_config\|spi_controller:u_spi_controller\"" {  } { { "Accelerometer Files/spi_ee_config.v" "u_spi_controller" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/spi_ee_config.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_driver accelerometer:acc_0\|led_driver:led " "Elaborating entity \"led_driver\" for hierarchy \"accelerometer:acc_0\|led_driver:led\"" {  } { { "accelerometer.vhd" "led" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/accelerometer.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476408177 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int2_count_en led_driver.v(16) " "Verilog HDL or VHDL warning at led_driver.v(16): object \"int2_count_en\" assigned a value but never read" {  } { { "Accelerometer Files/led_driver.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/led_driver.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714476408177 "|Interface|accelerometer:acc_0|led_driver:led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 led_driver.v(69) " "Verilog HDL assignment warning at led_driver.v(69): truncated value with size 32 to match size of target (24)" {  } { { "Accelerometer Files/led_driver.v" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Accelerometer Files/led_driver.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714476408178 "|Interface|accelerometer:acc_0|led_driver:led"}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "Decoder_BCDTo7Seg:decoder_0\|Segments\[6\] " "LATCH primitive \"Decoder_BCDTo7Seg:decoder_0\|Segments\[6\]\" is permanently disabled" {  } { { "Decoder_BCDTo7Seg.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Decoder_BCDTo7Seg.vhd" 17 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1714476408261 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem " "RAM logic \"gumnut_with_mem:gumnut\|inst_mem:core_inst_mem\|IMem\" is uninferred because MIF is not supported for the selected family" {  } { { "Gumnut Files/inst_mem.v" "IMem" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/inst_mem.v" 8 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714476408405 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack " "RAM logic \"gumnut_with_mem:gumnut\|gumnut:core\|\\stack_mem:stack\" is uninferred due to inappropriate RAM size" {  } {  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1714476408405 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem " "RAM logic \"gumnut_with_mem:gumnut\|data_mem:core_data_mem\|DMem\" is uninferred because MIF is not supported for the selected family" {  } { { "Gumnut Files/data_mem.v" "DMem" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Gumnut Files/data_mem.v" 10 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1714476408405 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714476408405 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714476408744 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1714476408744 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_25 VCC " "Pin \"GPIO_25\" is stuck at VCC" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|GPIO_25"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[0\] GND " "Pin \"SEGMENTS\[0\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[1\] GND " "Pin \"SEGMENTS\[1\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[2\] GND " "Pin \"SEGMENTS\[2\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[3\] GND " "Pin \"SEGMENTS\[3\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[4\] GND " "Pin \"SEGMENTS\[4\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[5\] GND " "Pin \"SEGMENTS\[5\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[6\] VCC " "Pin \"SEGMENTS\[6\]\" is stuck at VCC" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[7\] GND " "Pin \"SEGMENTS\[7\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[8\] GND " "Pin \"SEGMENTS\[8\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[9\] GND " "Pin \"SEGMENTS\[9\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[10\] GND " "Pin \"SEGMENTS\[10\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[11\] GND " "Pin \"SEGMENTS\[11\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[12\] GND " "Pin \"SEGMENTS\[12\]\" is stuck at GND" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEGMENTS\[13\] VCC " "Pin \"SEGMENTS\[13\]\" is stuck at VCC" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|SEGMENTS[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N VCC " "Pin \"GSENSOR_CS_N\" is stuck at VCC" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK VCC " "Pin \"GSENSOR_SCLK\" is stuck at VCC" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714476408751 "|interface|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714476408751 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714476408793 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "186 " "186 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714476408990 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/gumnut_with_mem.map.smsg " "Generated suppressed messages file C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/gumnut_with_mem.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476409017 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714476409114 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714476409114 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_24 " "No output dependent on input pin \"GPIO_24\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|GPIO_24"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "Interface.vhd" "" { Text "C:/Users/fecte/Downloads/Projects/JohnDeereFPGA/FPGA_Controller_Gumnut/Interface.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714476409143 "|interface|GSENSOR_INT[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714476409143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714476409143 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714476409143 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714476409143 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714476409143 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714476409143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 88 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714476409161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 05:26:49 2024 " "Processing ended: Tue Apr 30 05:26:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714476409161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714476409161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714476409161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714476409161 ""}
