Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:51:25 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : sv_chip0_hierarchy_no_mem
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vidout_buf_reg[57]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.208ns (7.121%)  route 2.713ns (92.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 6.885 - 2.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y119        net (fo=11842, estimated)    1.827     5.288    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.165     5.453    horiz_reg[0]/Q
    SLICE_X66Y134        net (fo=127, estimated)      1.549     7.002    horiz_reg[0]_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.043     7.045    vidout_buf[63]_i_1/O
    SLICE_X69Y129        net (fo=64, estimated)       1.164     8.209    vidout_buf[63]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y129        net (fo=11842, estimated)    1.676     6.885    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.227    
                         clock uncertainty           -0.035     7.192    
    SLICE_X69Y129        FDRE (Setup_fdre_C_CE)      -0.148     7.044    vidout_buf_reg[57]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                 -1.165    

Slack (VIOLATED) :        -1.165ns  (required time - arrival time)
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            vidout_buf_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.208ns (7.121%)  route 2.713ns (92.879%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 6.885 - 2.000 ) 
    Source Clock Delay      (SCD):    5.288ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y119        net (fo=11842, estimated)    1.827     5.288    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y119        FDRE (Prop_fdre_C_Q)         0.165     5.453    horiz_reg[0]/Q
    SLICE_X66Y134        net (fo=127, estimated)      1.549     7.002    horiz_reg[0]_n_0
    SLICE_X66Y134        LUT4 (Prop_lut4_I2_O)        0.043     7.045    vidout_buf[63]_i_1/O
    SLICE_X69Y129        net (fo=64, estimated)       1.164     8.209    vidout_buf[63]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y129        net (fo=11842, estimated)    1.676     6.885    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.227    
                         clock uncertainty           -0.035     7.192    
    SLICE_X69Y129        FDRE (Setup_fdre_C_CE)      -0.148     7.044    vidout_buf_reg[9]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                 -1.165    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_green_reg[2]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_green_reg[3]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_green_reg[4]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.608ns  (logic 0.486ns (18.635%)  route 2.122ns (81.365%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 6.883 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y128        net (fo=32, estimated)       0.584     7.890    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y128        net (fo=11842, estimated)    1.674     6.883    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.251    
                         clock uncertainty           -0.035     7.216    
    SLICE_X69Y128        FDRE (Setup_fdre_C_R)       -0.299     6.917    tm3_vidout_green_reg[5]
  -------------------------------------------------------------------
                         required time                          6.917    
                         arrival time                          -7.890    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.299     6.915    tm3_vidout_blue_reg[2]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.299     6.915    tm3_vidout_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.299     6.915    tm3_vidout_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.299     6.915    tm3_vidout_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.299     6.915    tm3_vidout_green_reg[7]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDRE (Setup_fdre_C_R)       -0.299     6.915    tm3_vidout_green_reg[8]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDSE (Setup_fdse_C_S)       -0.299     6.915    tm3_vidout_red_reg[6]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.887ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.486ns (19.286%)  route 2.034ns (80.714%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 6.881 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y126        net (fo=32, estimated)       0.496     7.802    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y126        net (fo=11842, estimated)    1.672     6.881    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.249    
                         clock uncertainty           -0.035     7.214    
    SLICE_X67Y126        FDSE (Setup_fdse_C_S)       -0.299     6.915    tm3_vidout_red_reg[9]
  -------------------------------------------------------------------
                         required time                          6.915    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                 -0.887    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDRE (Setup_fdre_C_R)       -0.299     6.888    tm3_vidout_green_reg[6]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDRE (Setup_fdre_C_R)       -0.299     6.888    tm3_vidout_green_reg[9]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.299     6.888    tm3_vidout_red_reg[2]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.299     6.888    tm3_vidout_red_reg[3]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.299     6.888    tm3_vidout_red_reg[4]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.299     6.888    tm3_vidout_red_reg[5]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.299     6.888    tm3_vidout_red_reg[7]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.883ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            tm3_vidout_red_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.489ns  (logic 0.486ns (19.526%)  route 2.003ns (80.474%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 6.880 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X67Y124        net (fo=32, estimated)       0.465     7.771    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X67Y124        net (fo=11842, estimated)    1.671     6.880    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.342     7.222    
                         clock uncertainty           -0.035     7.187    
    SLICE_X67Y124        FDSE (Setup_fdse_C_S)       -0.299     6.888    tm3_vidout_red_reg[8]
  -------------------------------------------------------------------
                         required time                          6.888    
                         arrival time                          -7.771    
  -------------------------------------------------------------------
                         slack                                 -0.883    

Slack (VIOLATED) :        -0.769ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            depth_out_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.486ns (19.029%)  route 2.068ns (80.971%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 6.882 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y127        net (fo=32, estimated)       0.530     7.836    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y127        net (fo=11842, estimated)    1.673     6.882    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.148     7.067    depth_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                 -0.769    

Slack (VIOLATED) :        -0.769ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            depth_out_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.486ns (19.029%)  route 2.068ns (80.971%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 6.882 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y127        net (fo=32, estimated)       0.530     7.836    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y127        net (fo=11842, estimated)    1.673     6.882    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.148     7.067    depth_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                 -0.769    

Slack (VIOLATED) :        -0.769ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            depth_out_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.486ns (19.029%)  route 2.068ns (80.971%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 6.882 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y127        net (fo=32, estimated)       0.530     7.836    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y127        net (fo=11842, estimated)    1.673     6.882    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.148     7.067    depth_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                 -0.769    

Slack (VIOLATED) :        -0.769ns  (required time - arrival time)
  Source:                 vert_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Destination:            depth_out_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by tm3_clk_v0  {rise@0.000ns fall@1.000ns period=2.000ns})
  Path Group:             tm3_clk_v0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (tm3_clk_v0 rise@2.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.486ns (19.029%)  route 2.068ns (80.971%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 6.882 - 2.000 ) 
    Source Clock Delay      (SCD):    5.282ns
    Clock Pessimism Removal (CPR):    0.368ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000    
    AY39                                              0.000     0.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     0.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.668     0.668    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.700     3.368    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.461    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y126        net (fo=11842, estimated)    1.821     5.282    tm3_clk_v0_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y126        FDRE (Prop_fdre_C_Q)         0.165     5.447    vert_reg[6]/Q
    SLICE_X65Y130        net (fo=11, estimated)       1.073     6.520    vert_reg[6]_n_0
    SLICE_X65Y130        LUT4 (Prop_lut4_I3_O)        0.043     6.563    tm3_vidout_red[1]_i_48/O
    SLICE_X65Y130        net (fo=1, routed)           0.011     6.574    tm3_vidout_red[1]_i_48_n_0
    SLICE_X65Y130        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.182     6.756    tm3_vidout_red_reg[1]_i_15/CO[3]
    SLICE_X65Y131        net (fo=1, estimated)        0.000     6.756    tm3_vidout_red_reg[1]_i_15_n_0
    SLICE_X65Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.809    tm3_vidout_red_reg[1]_i_3/CO[3]
    SLICE_X67Y125        net (fo=2, estimated)        0.454     7.263    tm3_vidout_red2
    SLICE_X67Y125        LUT5 (Prop_lut5_I2_O)        0.043     7.306    tm3_vidout_red[9]_i_1/O
    SLICE_X69Y127        net (fo=32, estimated)       0.530     7.836    tm3_vidout_red[9]_i_1_n_0
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      2.000     2.000    
    AY39                                              0.000     2.000    tm3_clk_v0
    AY39                 net (fo=0)                   0.000     2.000    tm3_clk_v0
    AY39                 IBUF (Prop_ibuf_I_O)         0.561     2.561    tm3_clk_v0_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        2.565     5.126    tm3_clk_v0_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     5.209    tm3_clk_v0_IBUF_BUFG_inst/O
    SLICE_X69Y127        net (fo=11842, estimated)    1.673     6.882    tm3_clk_v0_IBUF_BUFG
                         clock pessimism              0.368     7.250    
                         clock uncertainty           -0.035     7.215    
    SLICE_X69Y127        FDRE (Setup_fdre_C_CE)      -0.148     7.067    depth_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                          -7.836    
  -------------------------------------------------------------------
                         slack                                 -0.769    




