<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   xdprx_hw.h File Reference
</title>
<link href="$DriverApiDocsCssPath" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
  </ul></div>
<h1>xdprx_hw.h File Reference</h1><hr><a name="_details"></a><h2>Detailed Description</h2>
This header file contains the identifiers and low-level driver functions (or macros) that can be used to access the device. High-level driver functions are defined in <a class="el" href="xdprx_8h.html">xdprx.h</a>.<p>
<dl compact><dt><b>Note:</b></dt><dd>None.</dd></dl>
<pre>
 MODIFICATION HISTORY:</pre><p>
<pre> Ver   Who  Date     Changes
 ----- ---- -------- -----------------------------------------------
 1.0   als  01/20/14 Initial release.
 </pre>
<p>
<code>#include &quot;xil_io.h&quot;</code><br>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>DPRX core registers: Receiver core configuration.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6ca67e03f05f6afe2d95548a5f157829">XDPRX_LINK_ENABLE</a>&nbsp;&nbsp;&nbsp;0x000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6b626afdd487cc49ed5a746f9e043d28">XDPRX_AUX_CLK_DIVIDER</a>&nbsp;&nbsp;&nbsp;0x004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2dbc90980cbbb069e86d7323029c2833">XDPRX_DTG_ENABLE</a>&nbsp;&nbsp;&nbsp;0x00C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#8474782374e55c0115803b31a027a0ca">XDPRX_USER_PIXEL_WIDTH</a>&nbsp;&nbsp;&nbsp;0x010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a245fdd8a0cf796544e5631db53abab2">XDPRX_INTERRUPT_MASK</a>&nbsp;&nbsp;&nbsp;0x014</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e0c2fb4279ade9c17b173d613f4f3db9">XDPRX_MISC_CTRL</a>&nbsp;&nbsp;&nbsp;0x018</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f8253165f9ccff217442c0fc7086a615">XDPRX_SOFT_RESET</a>&nbsp;&nbsp;&nbsp;0x01C</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: AUX channel status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#25ea1b8612a7140f88ac1ca137be2c2c">XDPRX_AUX_REQ_IN_PROGRESS</a>&nbsp;&nbsp;&nbsp;0x020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1020f449d6b1f5f08e99a660f1ff3ed7">XDPRX_REQ_ERROR_COUNT</a>&nbsp;&nbsp;&nbsp;0x024</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fd5b75d4f4f3a48e4043a2ee833fb462">XDPRX_REQ_COUNT</a>&nbsp;&nbsp;&nbsp;0x028</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c72b551eed406f16ae9f9ed8b88cb101">XDPRX_HPD_INTERRUPT</a>&nbsp;&nbsp;&nbsp;0x02C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6e16764b4284c57a76bd0b57c84d3cd6">XDPRX_REQ_CLK_WIDTH</a>&nbsp;&nbsp;&nbsp;0x030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3c18800e7a5cf904f0940860614ed46a">XDPRX_REQ_CMD</a>&nbsp;&nbsp;&nbsp;0x034</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#999cb037273b8e319588b1ba01a5b711">XDPRX_REQ_ADDRESS</a>&nbsp;&nbsp;&nbsp;0x038</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#85a2cea9d44203763a45919eb32ecc64">XDPRX_REQ_LENGTH</a>&nbsp;&nbsp;&nbsp;0x03C</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Interrupt registers.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2719c53379e444715d25abbb54cc8eb8">XDPRX_INTERRUPT_CAUSE</a>&nbsp;&nbsp;&nbsp;0x040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0847883bf5096b3299355ce46dcf2414">XDPRX_INTERRUPT_MASK_1</a>&nbsp;&nbsp;&nbsp;0x044</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1a8f5b704b773d9141b927a04bdc28ce">XDPRX_INTERRUPT_CAUSE_1</a>&nbsp;&nbsp;&nbsp;0x048</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e98be3bf0405ed92f99ec9e10f4f0cf6">XDPRX_HSYNC_WIDTH</a>&nbsp;&nbsp;&nbsp;0x050</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2f9c1896c13a1c90b3c9c4270150671c">XDPRX_FAST_I2C_DIVIDER</a>&nbsp;&nbsp;&nbsp;0x060</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: DPCD fields.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#39972f82d6ebf3776aadb87c183af777">XDPRX_LOCAL_EDID_VIDEO</a>&nbsp;&nbsp;&nbsp;0x084</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ff178e09353e9c86a5b42b7b3d31577b">XDPRX_LOCAL_EDID_AUDIO</a>&nbsp;&nbsp;&nbsp;0x088</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f45a2bd4ebad31b8323d9b33f246e604">XDPRX_REMOTE_CMD</a>&nbsp;&nbsp;&nbsp;0x08C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b61097edd252fbbffdabdbc50eac2938">XDPRX_DEVICE_SERVICE_IRQ</a>&nbsp;&nbsp;&nbsp;0x090</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0eabb0d1a4864dbfbeee6af204e67278">XDPRX_VIDEO_UNSUPPORTED</a>&nbsp;&nbsp;&nbsp;0x094</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7c800ca98f1714322c0bf3d861e3785d">XDPRX_AUDIO_UNSUPPORTED</a>&nbsp;&nbsp;&nbsp;0x098</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#baa1b9692f7d054e99d9899676989be8">XDPRX_OVER_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x09C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d89072f5ddad44807fe0dd3024ee4e6c">XDPRX_OVER_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x0A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5013b56061545da718260578134b133e">XDPRX_OVER_TP_SET</a>&nbsp;&nbsp;&nbsp;0x0A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1301713532dd407d025476f1a856d199">XDPRX_OVER_TRAINING_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x0A8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6459e35aaaaae1d8069378fd933b14f6">XDPRX_OVER_TRAINING_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x0AC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2f3a71f1a7a53ad6ea0a24f28a633206">XDPRX_OVER_TRAINING_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x0B0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2446809bfb19af410625c94c17ed7efb">XDPRX_OVER_TRAINING_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x0B4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e254943eb0c63522dc5786c8bdfcd434">XDPRX_OVER_CTRL_DPCD</a>&nbsp;&nbsp;&nbsp;0x0B8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#bb5138b4c8a4a4bf93d80874000e93c1">XDPRX_OVER_DOWNSPREAD_CTRL</a>&nbsp;&nbsp;&nbsp;0x0BC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7e8fbb9afb6068cda604c0c7b991e72f">XDPRX_OVER_LINK_QUAL_LANE0_SET</a>&nbsp;&nbsp;&nbsp;0x0C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a2625f817912317770e4e54b34a6346b">XDPRX_OVER_LINK_QUAL_LANE1_SET</a>&nbsp;&nbsp;&nbsp;0x0C4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2ecaeb71969799fa7d33907ec7dc5e82">XDPRX_OVER_LINK_QUAL_LANE2_SET</a>&nbsp;&nbsp;&nbsp;0x0C8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#aa0442d67cf5a4c8fa9d4b4c4cd8b97a">XDPRX_OVER_LINK_QUAL_LANE3_SET</a>&nbsp;&nbsp;&nbsp;0x0CC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5adf279ebf768a59650bfd2c3a3e4855">XDPRX_MST_CAP</a>&nbsp;&nbsp;&nbsp;0x0D0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#86897361305fe754b3686261afcb14d3">XDPRX_SINK_COUNT</a>&nbsp;&nbsp;&nbsp;0x0D4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#55eedbe1d300e81d9d81a753c8ca54be">XDPRX_GUID0</a>&nbsp;&nbsp;&nbsp;0x0E0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fa42a53865b92886ebf689fcb6f3b37b">XDPRX_GUID1</a>&nbsp;&nbsp;&nbsp;0x0E4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4b5dddb49b3af4b88368f7615358db0e">XDPRX_GUID2</a>&nbsp;&nbsp;&nbsp;0x0E8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6404f806e4f2279aaba90b26f49ad6b5">XDPRX_GUID3</a>&nbsp;&nbsp;&nbsp;0x0EC</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4146044386b23e405da4758745853634">XDPRX_OVER_GUID</a>&nbsp;&nbsp;&nbsp;0x0F0</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Core ID.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f1a6ca155cdf9ab51106b780a3984538">XDPRX_VERSION</a>&nbsp;&nbsp;&nbsp;0x0F8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#9a01c278d476da35f8a4f5e182a111ed">XDPRX_CORE_ID</a>&nbsp;&nbsp;&nbsp;0x0FC</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: User video status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#89a57fdcda68ff09ee975b75fb59015e">XDPRX_USER_FIFO_OVERFLOW</a>&nbsp;&nbsp;&nbsp;0x110</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#29cde558f2952c4cf19ca7eb17a69c40">XDPRX_USER_VSYNC_STATE</a>&nbsp;&nbsp;&nbsp;0x114</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: PHY configuration and status.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c1945d25861419494bfddf242b15a506">XDPRX_PHY_CONFIG</a>&nbsp;&nbsp;&nbsp;0x200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c617a6f13e67bbcac54f7dd9fd46a164">XDPRX_PHY_STATUS</a>&nbsp;&nbsp;&nbsp;0x208</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0857e4525eac4a67c8f154625070e995">XDPRX_PHY_POWER_DOWN</a>&nbsp;&nbsp;&nbsp;0x210</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4d41e450a3f3fa822c53f0565c7f5b69">XDPRX_MIN_VOLTAGE_SWING</a>&nbsp;&nbsp;&nbsp;0x214</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fc4342d1aaf74f6fa9888cbd40d5677d">XDPRX_CDR_CONTROL_CONFIG</a>&nbsp;&nbsp;&nbsp;0x21C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#58359130e7619aea41277612a96f4da4">XDPRX_GT_DRP_COMMAND</a>&nbsp;&nbsp;&nbsp;0x2A0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#547efddae53c7a90a8c690e63be1e80b">XDPRX_GT_DRP_READ_DATA</a>&nbsp;&nbsp;&nbsp;0x2A4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#500bc35d8059dd95abdb8e88e859b337">XDPRX_GT_DRP_CH_STATUS</a>&nbsp;&nbsp;&nbsp;0x2A8</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Audio.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f21c73dd8d744d38f4669a41d0bbb3cd">XDPRX_RX_AUDIO_CONTROL</a>&nbsp;&nbsp;&nbsp;0x300</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a4a335b58a455b0f34bca345d43d721a">XDPRX_RX_AUDIO_INFO_DATA</a>(NUM)&nbsp;&nbsp;&nbsp;(0x304 + 4 * (NUM - 1))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#66604fe479c0ba5da4ac1cf9e555d32b">XDPRX_RX_AUDIO_MAUD</a>&nbsp;&nbsp;&nbsp;0x324</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#bdfb3c024cd13c5dc27f4c4c0aa796bf">XDPRX_RX_AUDIO_NAUD</a>&nbsp;&nbsp;&nbsp;0x328</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#79aac3c83656fe2b5e4e115e03798078">XDPRX_RX_AUDIO_STATUS</a>&nbsp;&nbsp;&nbsp;0x32C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#af92df6146db276357a08bdebe4a5919">XDPRX_RX_AUDIO_EXT_DATA</a>(NUM)&nbsp;&nbsp;&nbsp;(0x330 + 4 * (NUM - 1))</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: DPCD configuration space.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fe2449bf76c4ac0cd853b9e4b91f699c">XDPRX_DPCD_LINK_BW_SET</a>&nbsp;&nbsp;&nbsp;0x400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d1db6817bdf0bc55dc74fa5b5f8035c8">XDPRX_DPCD_LANE_COUNT_SET</a>&nbsp;&nbsp;&nbsp;0x404</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3ce52693f010727382e37f6812e89ba2">XDPRX_DPCD_ENHANCED_FRAME_EN</a>&nbsp;&nbsp;&nbsp;0x408</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5ecbf49fab06a93eb76b590d01b2baa9">XDPRX_DPCD_TRAINING_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x40C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#778a8b04f5f4e7859928fbcfd7cc4d60">XDPRX_DPCD_LINK_QUALITY_PATTERN_SET</a>&nbsp;&nbsp;&nbsp;0x410</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7b80da17d742bc68167c1c9a30e0aba3">XDPRX_DPCD_RECOVERED_CLOCK_OUT_EN</a>&nbsp;&nbsp;&nbsp;0x414</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#28c983fa6ed122ffa4293b973170fdb0">XDPRX_DPCD_SCRAMBLING_DISABLE</a>&nbsp;&nbsp;&nbsp;0x418</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#714dfa3ac606a550248c2dcec1a5d2f4">XDPRX_DPCD_SYMBOL_ERROR_COUNT_SELECT</a>&nbsp;&nbsp;&nbsp;0x41C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a15242935e0b75898ac0d0c37bfe11aa">XDPRX_DPCD_TRAINING_LANE_0_SET</a>&nbsp;&nbsp;&nbsp;0x420</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d268563372844ba6bddd83f47f9c2a41">XDPRX_DPCD_TRAINING_LANE_1_SET</a>&nbsp;&nbsp;&nbsp;0x424</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ffcb48d5af65d56af8a59fc0945d51c5">XDPRX_DPCD_TRAINING_LANE_2_SET</a>&nbsp;&nbsp;&nbsp;0x428</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#654ee56609fa5f2b41335add1dba69e2">XDPRX_DPCD_TRAINING_LANE_3_SET</a>&nbsp;&nbsp;&nbsp;0x42C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#cfcf0d9413271e4a6791a13a7bf675bb">XDPRX_DPCD_DOWNSPREAD_CONTROL</a>&nbsp;&nbsp;&nbsp;0x430</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5f77360e6a8ec2e3aa7f18c7ab8d7275">XDPRX_DPCD_MAIN_LINK_CHANNEL_CODING_SET</a>&nbsp;&nbsp;&nbsp;0x434</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b464880e9f4b02bb6361a04f6a3c71c0">XDPRX_DPCD_SET_POWER_STATE</a>&nbsp;&nbsp;&nbsp;0x438</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2fc5ea087144e1da346045ad2ee3c5eb">XDPRX_DPCD_LANE01_STATUS</a>&nbsp;&nbsp;&nbsp;0x43C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#011be948d796f95cb5214547f6b880c7">XDPRX_DPCD_LANE23_STATUS</a>&nbsp;&nbsp;&nbsp;0x440</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f3373b00ae21a7867dd143ee763f4d53">XDPRX_DPCD_SOURCE_OUI_VALUE</a>&nbsp;&nbsp;&nbsp;0x444</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2dbdca6988d8a05fb6a5af0e70b7c4b3">XDPRX_DPCD_SYM_ERR_CNT01</a>&nbsp;&nbsp;&nbsp;0x448</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#eb97f44cb8375cfcd7fcdf964fe13ae3">XDPRX_DPCD_SYM_ERR_CNT23</a>&nbsp;&nbsp;&nbsp;0x44C</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Main stream attributes for SST / MST STREAM1.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6e99cdbcca98e8277c0995285f752d78">XDPRX_STREAM1_MSA_START</a>&nbsp;&nbsp;&nbsp;0x500</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#eae3f62f8d6ba59a4d2298d6bca4bb7a">XDPRX_MSA_HRES</a>&nbsp;&nbsp;&nbsp;0x500</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0ff99538a079239e500d84b80c665c1d">XDPRX_MSA_HSPOL</a>&nbsp;&nbsp;&nbsp;0x504</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c7fb240279c67444190381f16acc0c6c">XDPRX_MSA_HSWIDTH</a>&nbsp;&nbsp;&nbsp;0x508</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#658018386c7da514da3471f93bee61dd">XDPRX_MSA_HSTART</a>&nbsp;&nbsp;&nbsp;0x50C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#04c3b9e5d815c2693a0c297979cb207e">XDPRX_MSA_HTOTAL</a>&nbsp;&nbsp;&nbsp;0x510</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#8842c46da61c917a40ebd7d8c73415de">XDPRX_MSA_VHEIGHT</a>&nbsp;&nbsp;&nbsp;0x514</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b9608240f0b06bc22936e7376f37d82e">XDPRX_MSA_VSPOL</a>&nbsp;&nbsp;&nbsp;0x518</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#cf2aa68a568eaf1844d920e7a4ebb54c">XDPRX_MSA_VSWIDTH</a>&nbsp;&nbsp;&nbsp;0x51C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#06090959940007a43dd8044b5af6cbf4">XDPRX_MSA_VSTART</a>&nbsp;&nbsp;&nbsp;0x520</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ab623afc82ed7096ef0d2463c28fe18d">XDPRX_MSA_VTOTAL</a>&nbsp;&nbsp;&nbsp;0x524</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7a162074a3e496806b9714bda9c8d510">XDPRX_MSA_MISC0</a>&nbsp;&nbsp;&nbsp;0x528</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#41926d6610d153ec035bf2342b760984">XDPRX_MSA_MISC1</a>&nbsp;&nbsp;&nbsp;0x52C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5c2363f6a0abe2fffb6b2ed1bee72937">XDPRX_MSA_MVID</a>&nbsp;&nbsp;&nbsp;0x530</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0dfc9bc9acbe5a3403ec730136d0f77d">XDPRX_MSA_NVID</a>&nbsp;&nbsp;&nbsp;0x534</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2aaab33374bb3ee0ee2ce2b714df0c91">XDPRX_MSA_VBID</a>&nbsp;&nbsp;&nbsp;0x538</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Main stream attributes for MST STREAM2, 3, and 4.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b33f085beb142d89af401a11954a4817">XDPRX_STREAM2_MSA_START</a>&nbsp;&nbsp;&nbsp;0x540</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#db803a44bf6930ef7656a7383efc0e37">XDPRX_STREAM2_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ecccb453b42afcaec8082d8490df56db">XDPRX_STREAM3_MSA_START</a>&nbsp;&nbsp;&nbsp;0x580</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6b8d4d058a16a389274d6a937a334351">XDPRX_STREAM3_MSA_START_OFFSET</a></td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6f794255762b22dcb07ab47e6addd884">XDPRX_STREAM4_MSA_START</a>&nbsp;&nbsp;&nbsp;0x5C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#29c86a5c35b1cb19e9dcdb0b961ed01d">XDPRX_STREAM4_MSA_START_OFFSET</a></td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: MST field for sideband message buffers and the</h2></td></tr>
<tr><td colspan="2">virtual channel payload table. <br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#62505ab93437ff7c2f48700b47e24d16">XDPRX_DOWN_REQ</a>&nbsp;&nbsp;&nbsp;0xA00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5b3c6a21c1f2d8e519d1538cbf6ec5ef">XDPRX_DOWN_REP</a>&nbsp;&nbsp;&nbsp;0xB00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#145e22a93c1ab4ddda9c8ba2b15ee809">XDPRX_VC_PAYLOAD_TABLE</a>&nbsp;&nbsp;&nbsp;0x800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#68b3ba50f3fa994d3042caa9a2261d5d">XDPRX_VC_PAYLOAD_TABLE_ID_SLOT</a>(SlotNum)&nbsp;&nbsp;&nbsp;(XDPRX_VC_PAYLOAD_TABLE + SlotNum)</td></tr>

<tr><td colspan="2"><br><h2>DPRX core registers: Vendor specific DPCD.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f33db2568e59e44b894ba218e29edc03">XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD</a>&nbsp;&nbsp;&nbsp;0xE00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#bcba0a77099a8e7552cf69a5b045103c">XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD_REG</a>(RegNum)&nbsp;&nbsp;&nbsp;(XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#de2ba344533c5332eb44ac49144f8d22">XDPRX_SINK_DEVICE_SPECIFIC_FIELD</a>&nbsp;&nbsp;&nbsp;0xF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c0923a673e6adf72e5fbc7ca39516e76">XDPRX_SINK_DEVICE_SPECIFIC_FIELD_REG</a>(RegNum)&nbsp;&nbsp;&nbsp;(XDPRX_SINK_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td></tr>

<tr><td colspan="2"><br><h2>DPRX core masks, shifts, and register values.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d88937fec3d2a772c526278d90a6bd52">XDPRX_AUX_CLK_DIVIDER_VAL_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fb42a2aebcf187f9a9e2da2f72cf0b70">XDPRX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0d66dcdd279eb60701d19593e999e8e4">XDPRX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#df76f7880384d45ccefa4f0f57d4d03e">XDPRX_USER_PIXEL_WIDTH_1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#70d242bf6ac286a0a9b996606fb73dbb">XDPRX_USER_PIXEL_WIDTH_2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1a45d76d16ba90eff40645e168c4b49e">XDPRX_USER_PIXEL_WIDTH_4</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fc4ab6698963929bb7876d753bad1fa1">XDPRX_INTERRUPT_MASK_VM_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x00001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e2e00247510f285320ed8dc5f953a148">XDPRX_INTERRUPT_MASK_POWER_STATE_MASK</a>&nbsp;&nbsp;&nbsp;0x00002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5ec00fd31dc361779565b5b8c1023102">XDPRX_INTERRUPT_MASK_NO_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;0x00004</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2c3f3566bc41724a746f1900c78b5c87">XDPRX_INTERRUPT_MASK_VBLANK_MASK</a>&nbsp;&nbsp;&nbsp;0x00008</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c6f944ed5f24f49c1fef692a1a162cb2">XDPRX_INTERRUPT_MASK_TRAINING_LOST_MASK</a>&nbsp;&nbsp;&nbsp;0x00010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4d4f625ed293ad9a2146f445aec216a9">XDPRX_INTERRUPT_MASK_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;0x00040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#138032ebdf2f8aa643169828be55dbfc">XDPRX_INTERRUPT_MASK_INFO_PKT_MASK</a>&nbsp;&nbsp;&nbsp;0x00100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a892183f78adcdc3973b011af38593d4">XDPRX_INTERRUPT_MASK_EXT_PKT_MASK</a>&nbsp;&nbsp;&nbsp;0x00200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#acd626a659be52656173c2fbb9d7e822">XDPRX_INTERRUPT_MASK_VCP_ALLOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#93236939988dfcceb258569aced3a3bf">XDPRX_INTERRUPT_MASK_VCP_DEALLOC_MASK</a>&nbsp;&nbsp;&nbsp;0x00800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#9dda79ffdd73e3b584fdc0f1315bebd1">XDPRX_INTERRUPT_MASK_DOWN_REPLY_MASK</a>&nbsp;&nbsp;&nbsp;0x01000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d4d2c2e1d0305385456a80870b40852c">XDPRX_INTERRUPT_MASK_DOWN_REQUEST_MASK</a>&nbsp;&nbsp;&nbsp;0x02000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b3b289ceccc1055d2405aeabdd0ecaa7">XDPRX_INTERRUPT_MASK_TRAINING_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x04000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#435d7b3f55ce8742195b899c643f1277">XDPRX_INTERRUPT_MASK_BW_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x08000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#af5f18dd59b66c7c640e6df5e204f979">XDPRX_INTERRUPT_MASK_TP1_MASK</a>&nbsp;&nbsp;&nbsp;0x10000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5ae696986c0bf7d96a56b73220bc783e">XDPRX_INTERRUPT_MASK_TP2_MASK</a>&nbsp;&nbsp;&nbsp;0x20000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5aa2bc610af05e54eaa34f59aa33ddba">XDPRX_INTERRUPT_MASK_TP3_MASK</a>&nbsp;&nbsp;&nbsp;0x40000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ecbd105f2426ac4cbcd59e22b892b19c">XDPRX_INTERRUPT_MASK_ALL_MASK</a>&nbsp;&nbsp;&nbsp;0x7FFFF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2a7380089d2555742adc3338b930094d">XDPRX_MISC_CTRL_USE_FILT_MSA_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#140db7a9f4f59784641f2aca140208af">XDPRX_MISC_CTRL_LONG_I2C_USE_DEFER_MASK</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c7f063be695adfafcc1cb6b74ff2a395">XDPRX_MISC_CTRL_I2C_USE_AUX_DEFER_MASK</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7a6b92e16038323feffb76aa7bb1fb1d">XDPRX_SOFT_RESET_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#36dae2c09cc009ce759ffead8427fdb7">XDPRX_SOFT_RESET_AUX_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7fbcbfa38c23e84be5e01bc24a4f6bce">XDPRX_HPD_INTERRUPT_ASSERT_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#29e4397abed66e253c7866442b0d7deb">XDPRX_HPD_INTERRUPT_LENGTH_US_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFF0000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#8112b8f2f74dd6ab6aea717caa638df7">XDPRX_HPD_INTERRUPT_LENGTH_US_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2b928f384d962930cf00aabd9e6da452">XDPRX_INTERRUPT_CAUSE_VM_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VM_CHANGE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#aa2c172b58f36c3c35197c48134691a4">XDPRX_INTERRUPT_CAUSE_POWER_STATE_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_POWER_STATE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#29f0dbabea7fd243963d25971430b2b2">XDPRX_INTERRUPT_CAUSE_NO_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_NO_VIDEO_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#8cd56bb92a6d8455064714aae6b9e438">XDPRX_INTERRUPT_CAUSE_VBLANK_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VBLANK_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2de7b62f281db04045a8cf81fef8964b">XDPRX_INTERRUPT_CAUSE_TRAINING_LOST_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TRAINING_LOST_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e41e9d7225dde2e1096b0ed4dbc10708">XDPRX_INTERRUPT_CAUSE_VIDEO_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VIDEO_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3af3fa233fa4e4e5c2e6f3c1105f5e3b">XDPRX_INTERRUPT_CAUSE_INFO_PKT_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_INFO_PKT_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6ec492e87b874343935ec5593701531d">XDPRX_INTERRUPT_CAUSE_EXT_PKT_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_EXT_PKT_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c2089fa17b550d83bfc3a3a3c43cd0fe">XDPRX_INTERRUPT_CAUSE_VCP_ALLOC_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VCP_ALLOC_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2aca26bbfc354516529ffec760576ad8">XDPRX_INTERRUPT_CAUSE_VCP_DEALLOC_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VCP_DEALLOC_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a32ab58c78f73492e4ba7a896e66672a">XDPRX_INTERRUPT_CAUSE_DOWN_REPLY_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_DOWN_REPLY_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#216ad38c8a409d5bc9ad73a91a393b63">XDPRX_INTERRUPT_CAUSE_DOWN_REQUEST_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_DOWN_REQUEST_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1d8b2336c62a16c764d0eedc23aca70a">XDPRX_INTERRUPT_CAUSE_TRAINING_DONE_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TRAINING_DONE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#da6fd00c6e95865412fc509b2dfa25a4">XDPRX_INTERRUPT_CAUSE_BW_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_BW_CHANGE_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#58de52caf89ccd83129301f9d0444aff">XDPRX_INTERRUPT_CAUSE_TP1_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TP1_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0398bd7923e64f5414d3472272a36cd3">XDPRX_INTERRUPT_CAUSE_TP2_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TP2_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d8ffbc3900d089e9b7579d5ac93e8853">XDPRX_INTERRUPT_CAUSE_TP3_MASK</a>&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TP3_MASK</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b4585396b53abd428654298c13d47b8d">XDPRX_INTERRUPT_MASK_1_EXT_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00001 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5031a81286a2e5366f33bdd7813ce8ab">XDPRX_INTERRUPT_MASK_1_INFO_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00002 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0ba2e170bbc0f6b00a9a556caf99879d">XDPRX_INTERRUPT_MASK_1_VM_CHANGE_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00004 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e589e0f4f8438a246d772f50317b8e93">XDPRX_INTERRUPT_MASK_1_NO_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00008 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#31eaf28e69ecb7ec2f34f2d32dbd0e9f">XDPRX_INTERRUPT_MASK_1_VBLANK_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00010 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#38fb3607fe7ec85ac3eecd76a2fcf336">XDPRX_INTERRUPT_MASK_1_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(0x00020 &lt;&lt; ((Stream - 2) * 6))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b5fd23ba27c1c6a735412f5667c01a02">XDPRX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#304dda222c874d0913857ee50cddeb35">XDPRX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1481068d0f024c50fc18398abc92598f">XDPRX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fad40f65f44d7dd41591201a054d8fce">XDPRX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b61e81ce5b7dc993abb248ccdc555869">XDPRX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#28260fed65f27bb9624efa33debc9019">XDPRX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#78dd464230c4e04f21a1c4c61c414188">XDPRX_HSYNC_WIDTH_PULSE_WIDTH_MASK</a>&nbsp;&nbsp;&nbsp;0x00FF</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0331d6c09c6ab8b7ca138a8f9303d047">XDPRX_HSYNC_WIDTH_FRONT_PORCH_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3cb9ed87644a2317ea652f6587f484f5">XDPRX_HSYNC_WIDTH_FRONT_PORCH_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#94197fcb23f3829d5eafb554cbbb8803">XDPRX_DEVICE_SERVICE_IRQ_NEW_REMOTE_CMD_MASK</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#294f43ade3bb9a708b651ada92fe7399">XDPRX_DEVICE_SERVICE_IRQ_SINK_SPECIFIC_IRQ_MASK</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6fd7686e8f23df6182acbc206312a90c">XDPRX_DEVICE_SERVICE_IRQ_NEW_DOWN_REPLY_MASK</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#00b17dc8652cd4774f550745f7ecad42">XDPRX_OVER_LINK_BW_SET_162GBPS</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c83d9ab7e5c45e393098e473e61b20ed">XDPRX_OVER_LINK_BW_SET_270GBPS</a>&nbsp;&nbsp;&nbsp;0x0A</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ec6c769df4fd82483fd42954663b8c06">XDPRX_OVER_LINK_BW_SET_540GBPS</a>&nbsp;&nbsp;&nbsp;0x14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#128dc2ced6e4100ed68b1844e356028b">XDPRX_OVER_LANE_COUNT_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x1F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d69e66a6e68f628cc59f616eb4dcdde8">XDPRX_OVER_LANE_COUNT_SET_1</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3033dc3e0091bfcdce9085f947027196">XDPRX_OVER_LANE_COUNT_SET_2</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#dd367a5206625c5d6a586a5a158bb4d4">XDPRX_OVER_LANE_COUNT_SET_4</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#9d46237ae20ba9cd69796bcc54d18590">XDPRX_OVER_LANE_COUNT_SET_TPS3_SUPPORTED_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#829c894e0c120e9817c1009390439ff8">XDPRX_OVER_LANE_COUNT_SET_ENHANCED_FRAME_CAP_MASK</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e068725126a87c0de1791b087e1fa191">XDPRX_OVER_TP_SET_TP_SELECT_MASK</a>&nbsp;&nbsp;&nbsp;0x0003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4e36e9a73496b330d084b4227c49297d">XDPRX_OVER_TP_SET_LQP_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e85303d1e7f414f6b38a81edded95994">XDPRX_OVER_TP_SET_LQP_SET_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#57d53d446ab7edb37722e83a5e01bec5">XDPRX_OVER_TP_SET_REC_CLK_OUT_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x0010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#27b0328899ae0241104470df311390b1">XDPRX_OVER_TP_SET_SCRAMBLER_DISABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x0020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1a0d8d9f288b053bddf5190331750ed4">XDPRX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_MASK</a>&nbsp;&nbsp;&nbsp;0x00C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7c3986ba80802e92ef902441420f3157">XDPRX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#38a7e5a8a23b151176f2be6678e23f68">XDPRX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_MASK</a>&nbsp;&nbsp;&nbsp;0xFF00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#291046f2098523b09bd2b2b20850137f">XDPRX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#bd76f94a7c360cdd71906c82daaf4324">XDPRX_OVER_TRAINING_LANEX_SET_VS_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ee2130a107be7a8213e1f523b703c8aa">XDPRX_OVER_TRAINING_LANEX_SET_MAX_VS_MASK</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#bca98fe109d85bb506672d2f653f78ca">XDPRX_OVER_TRAINING_LANEX_SET_PE_SET_MASK</a>&nbsp;&nbsp;&nbsp;0x18</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#21179e8531c03c3bf2009f6017d7fefe">XDPRX_OVER_TRAINING_LANEX_SET_PE_SET_SHIFT</a>&nbsp;&nbsp;&nbsp;3</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ddeb974dbdc9d040de4dd3653ffdb55b">XDPRX_OVER_TRAINING_LANEX_SET_MAX_PE_MASK</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ccf49ad3a62655f9a2cdc862051df4f6">XDPRX_VERSION_INTER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ea9678247c302ff8b5dd36cc75c32cc2">XDPRX_VERSION_CORE_PATCH_MASK</a>&nbsp;&nbsp;&nbsp;0x00000030</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5908571fd267caa782059bd30f6a1a59">XDPRX_VERSION_CORE_PATCH_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f1e16ba8641c47a283f904e074a1c69e">XDPRX_VERSION_CORE_VER_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000C0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#07945c8a1cf0b1410a1a36209b71277a">XDPRX_VERSION_CORE_VER_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#911f65582db49eea4550fd8159368518">XDPRX_VERSION_CORE_VER_MNR_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#02f4ac606ba2e2f453bb453d03dc6f04">XDPRX_VERSION_CORE_VER_MNR_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3d9abe523cc9d5a1eaefa8bf4987396f">XDPRX_VERSION_CORE_VER_MJR_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#317a854d7254be7a2bb5330125c8e9b7">XDPRX_VERSION_CORE_VER_MJR_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#24a65d77d2c5b59a6b8906914dfdc69f">XDPRX_CORE_ID_TYPE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#231b6034d8e732330d912a97a1f7dff5">XDPRX_CORE_ID_TYPE_TX</a>&nbsp;&nbsp;&nbsp;0x0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#03c0ad9e985c21d1cfdfc815f4c2ee0c">XDPRX_CORE_ID_TYPE_RX</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#cab539bf07146662932e86b35a3889b4">XDPRX_CORE_ID_DP_REV_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c0b752fb4569df4cbbbe3c8beb72af95">XDPRX_CORE_ID_DP_REV_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#47945852a71f39cd8756e2ecb04730ae">XDPRX_CORE_ID_DP_MNR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x00000F00</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#61d8d61d5ac337edb981ab2cb74be136">XDPRX_CORE_ID_DP_MNR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#9952a019303ab6a7950a9ea6670d4f6e">XDPRX_CORE_ID_DP_MJR_VER_MASK</a>&nbsp;&nbsp;&nbsp;0x0000F000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c46d4e88b25d1769ca1b8f9fe25eb72f">XDPRX_CORE_ID_DP_MJR_VER_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#509ff902eec618ff7e9291e24ba5f7d6">XDPRX_USER_FIFO_OVERFLOW_FLAG_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#cf600f20f71045d6228ea8703e2ed09a">XDPRX_USER_FIFO_OVERFLOW_VID_UNPACK_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#229c45feb77dfebe50775ec65b5e5c85">XDPRX_USER_FIFO_OVERFLOW_VID_TIMING_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b91b66ea399741309840561a172fe9c9">XDPRX_USER_VSYNC_STATE_STREAMX_MASK</a>(Stream)&nbsp;&nbsp;&nbsp;(Stream)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0ae37d683ad8a9d0321a7ef97daff7f6">XDPRX_PHY_CONFIG_PHY_RESET_ENABLE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a316e191452693f969f7c3d6654c208a">XDPRX_PHY_CONFIG_GTPLL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#380860d5c956e454bebda640d428a7c7">XDPRX_PHY_CONFIG_GTRX_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a26fb6dd57201b182aa7fb70455995c0">XDPRX_PHY_CONFIG_RX_PHY_PMA_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#9c133f9d6fd1bbbd6291dda6ef552c95">XDPRX_PHY_CONFIG_RX_PHY_PCS_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#bce712ae88c8098145a4d55e6579542e">XDPRX_PHY_CONFIG_RX_PHY_BUF_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ac84e6c714ea06e30aa5e6b6a02cfa3d">XDPRX_PHY_CONFIG_RX_PHY_DFE_LPM_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3802aaf6c38c8d73fd99dd0b8050aba9">XDPRX_PHY_CONFIG_RX_PHY_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#32fa44060cb3a92c3a4ad88a48660e8f">XDPRX_PHY_CONFIG_RX_PHY_LOOPBACK_MASK</a>&nbsp;&nbsp;&nbsp;0x0000E000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#61a3ebe24e76420f092cfa7c1282be24">XDPRX_PHY_CONFIG_RX_PHY_EYESCANRESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4e6c40078f85525b65493346125358b2">XDPRX_PHY_CONFIG_RX_PHY_EYESCANTRIGGER_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#9638fe7d9e51d1a945b3d86ef13dcef9">XDPRX_PHY_CONFIG_RX_PHY_PRBSCNTRESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0e3217a7393c9e28cd08d1ae800e9f29">XDPRX_PHY_CONFIG_RX_PHY_RXLPMHFHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ba967d76e32b6541c51de354ebe5db82">XDPRX_PHY_CONFIG_RX_PHY_RXLPMLFHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#2c66eee8693c73b5c111669b45bfe67f">XDPRX_PHY_CONFIG_RX_PHY_RXLPMHFOVERDEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7932851e450866971d82645437b64087">XDPRX_PHY_CONFIG_RX_PHY_CDRHOLD_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1f599cc46383671107249ec4df21fd87">XDPRX_PHY_CONFIG_RESET_AT_TRAIN_ITER_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a8c64d8966ad2f3373b0d50599dcc699">XDPRX_PHY_CONFIG_RESET_AT_LINK_RATE_CHANGE_MASK</a>&nbsp;&nbsp;&nbsp;0x01000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#65d48e643fefad08c13a12b919623e22">XDPRX_PHY_CONFIG_RESET_AT_TP1_START_MASK</a>&nbsp;&nbsp;&nbsp;0x02000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d4481be970793eb629211e0940f095ed">XDPRX_PHY_CONFIG_EN_CFG_RX_PHY_POLARITY_MASK</a>&nbsp;&nbsp;&nbsp;0x04000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ae7dd50400db7594ebf0a138f8e557cd">XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE0_MASK</a>&nbsp;&nbsp;&nbsp;0x08000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c6b25f8d9802e27c25e16455ecfc8fbb">XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE1_MASK</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#6749c573767e175b979aecb2c9142fc2">XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE2_MASK</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#8cea5c7173f37698d97eb18023bbb032">XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE3_MASK</a>&nbsp;&nbsp;&nbsp;0x40000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#886e36a812bd4087237396acf7bb8754">XDPRX_PHY_CONFIG_GT_ALL_RESET_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#74ad583acae83e6f07ba7f0151e00be3">XDPRX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1ef0637ba17f720c702f05dee8d89d08">XDPRX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK</a>&nbsp;&nbsp;&nbsp;0x0000000C</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#af6eb57279fc111e85e660c503fa98ac">XDPRX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#e1c6523206729d809c0bec7659961cbf">XDPRX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000010</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#16047fffcf64cfdc4705387e7d0770e2">XDPRX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000020</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#74592ca676c8dc3947542cbfcd7a290d">XDPRX_PHY_STATUS_PLL_FABRIC_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000040</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ce6ba4de76e931c409f35424167c8696">XDPRX_PHY_STATUS_RX_CLK_LOCK_MASK</a>&nbsp;&nbsp;&nbsp;0x00000080</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#43ed6d67e3eb6fbd9f89300a2c8ab555">XDPRX_PHY_STATUS_PRBSERR_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00000100</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c4b847253f25c53c6a93f865187edc34">XDPRX_PHY_STATUS_PRBSERR_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00000200</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4e6e0f7023cbd70497566f6ac0fac55e">XDPRX_PHY_STATUS_PRBSERR_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00000400</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b78e6126ccaa6ca4ae5645069a974614">XDPRX_PHY_STATUS_PRBSERR_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00000800</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a1c1db9fe2d2dbce6fd74f524c11a2f1">XDPRX_PHY_STATUS_RX_VLOW_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#ada8c6edd5247a530c86d7be229f11eb">XDPRX_PHY_STATUS_RX_VLOW_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#0d299095fb72083d7c7082ff17de3aa5">XDPRX_PHY_STATUS_RX_VLOW_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#518604f0828e3242009ab9895ed07bc5">XDPRX_PHY_STATUS_RX_VLOW_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#131a2869fb5ddceeca774d448636bc00">XDPRX_PHY_STATUS_LANE_ALIGN_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00010000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4435bd8ce0f466545c2596a50be9f5b9">XDPRX_PHY_STATUS_LANE_ALIGN_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00020000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#c1c949677ae23a3806c3889e81fe113d">XDPRX_PHY_STATUS_LANE_ALIGN_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00040000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#9a8e71bc334093ffea2834be4ed634a3">XDPRX_PHY_STATUS_LANE_ALIGN_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00080000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#84af45545a135c3f93edd7e3bbe6b047">XDPRX_PHY_STATUS_SYM_LOCK_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x00100000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#b53e0f881b5f86349cdd680d48430294">XDPRX_PHY_STATUS_SYM_LOCK_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x00200000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#3f0e653fd2cc9b64d1389237409e668e">XDPRX_PHY_STATUS_SYM_LOCK_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x00400000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#5f4b920307ef4a747576b2c52af9516a">XDPRX_PHY_STATUS_SYM_LOCK_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x00800000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#a2ccfba1b0ba72cd37135d250fe0f16d">XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x03000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#1e8ad7eaf19ea3085370cf5ceda25cf2">XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#cb1f2826af380831704db639edaa350c">XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x0C000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#666d31340084f3176b872e42d2cf48f7">XDPRX_PHY_STATUS_RX_BUFFER_STATUE_LANE_1_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#92d24a4287ca8f43ceedfb6a9f590551">XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x30000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#792fb86ac887bd34f2055628239fee68">XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#f0088d47c31190ba9d7db802f0528e6f">XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0xC0000000</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d8344937a59a59de2f49f7f588ee1251">XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_SHIFT</a>&nbsp;&nbsp;&nbsp;30</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#fa1eda2d32b9e15d465ac43d3268be37">XDPRX_PHY_STATUS_LANES_0_1_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x00000013</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#27d64feea5ae602c8d3238519ac97ac4">XDPRX_PHY_STATUS_ALL_LANES_READY_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003F</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#02237c65d11538efcf885a99633cb36b">XDPRX_PHY_POWER_DOWN_LANE_0_MASK</a>&nbsp;&nbsp;&nbsp;0x1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#89291fbd6137aa4ae30c949b0036ab4e">XDPRX_PHY_POWER_DOWN_LANE_1_MASK</a>&nbsp;&nbsp;&nbsp;0x2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7e8c8b88abe1127ee76fcb7fe12b52e2">XDPRX_PHY_POWER_DOWN_LANE_2_MASK</a>&nbsp;&nbsp;&nbsp;0x4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#7c3bf874a2d1dade746e850e03dee8a0">XDPRX_PHY_POWER_DOWN_LANE_3_MASK</a>&nbsp;&nbsp;&nbsp;0x8</td></tr>

<tr><td colspan="2"><br><h2>Register access macro definitions.</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#4301dd2e67e12db4b2cc2a272be89e46">XDprx_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#d53bc6733fb9b9d24e0efb6504b74fc8">XDprx_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>

<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#783ddb23ba62c3709b59a95314c8d85a">XDprx_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XDprx_In32((BaseAddress) + (RegOffset))</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xdprx__hw_8h.html#628d5a7e9177de10469137a6e5e54e84">XDprx_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XDprx_Out32((BaseAddress) + (RegOffset), (Data))</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="7c800ca98f1714322c0bf3d861e3785d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_AUDIO_UNSUPPORTED" ref="7c800ca98f1714322c0bf3d861e3785d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_AUDIO_UNSUPPORTED&nbsp;&nbsp;&nbsp;0x098          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DPCD register bit to inform the DisplayPort TX that audio data is not supported.
</div>
</div><p>
<a class="anchor" name="6b626afdd487cc49ed5a746f9e043d28"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_AUX_CLK_DIVIDER" ref="6b626afdd487cc49ed5a746f9e043d28" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_AUX_CLK_DIVIDER&nbsp;&nbsp;&nbsp;0x004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value for generating the internal 1MHz clock.
</div>
</div><p>
<a class="anchor" name="fb42a2aebcf187f9a9e2da2f72cf0b70"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK" ref="fb42a2aebcf187f9a9e2da2f72cf0b70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
AUX (noise) signal width filter.
</div>
</div><p>
<a class="anchor" name="0d66dcdd279eb60701d19593e999e8e4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT" ref="0d66dcdd279eb60701d19593e999e8e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_AUX_CLK_DIVIDER_AUX_SIG_WIDTH_FILT_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for AUX signal width filter.
</div>
</div><p>
<a class="anchor" name="d88937fec3d2a772c526278d90a6bd52"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_AUX_CLK_DIVIDER_VAL_MASK" ref="d88937fec3d2a772c526278d90a6bd52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_AUX_CLK_DIVIDER_VAL_MASK&nbsp;&nbsp;&nbsp;0x00FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Clock divider value.
</div>
</div><p>
<a class="anchor" name="25ea1b8612a7140f88ac1ca137be2c2c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_AUX_REQ_IN_PROGRESS" ref="25ea1b8612a7140f88ac1ca137be2c2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_AUX_REQ_IN_PROGRESS&nbsp;&nbsp;&nbsp;0x020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the receipt of an AUX channel request.
</div>
</div><p>
<a class="anchor" name="fc4342d1aaf74f6fa9888cbd40d5677d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CDR_CONTROL_CONFIG" ref="fc4342d1aaf74f6fa9888cbd40d5677d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CDR_CONTROL_CONFIG&nbsp;&nbsp;&nbsp;0x21C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control the configuration for clock and data recovery.
</div>
</div><p>
<a class="anchor" name="9a01c278d476da35f8a4f5e182a111ed"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID" ref="9a01c278d476da35f8a4f5e182a111ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID&nbsp;&nbsp;&nbsp;0x0FC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol version and revision.
</div>
</div><p>
<a class="anchor" name="9952a019303ab6a7950a9ea6670d4f6e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_DP_MJR_VER_MASK" ref="9952a019303ab6a7950a9ea6670d4f6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_DP_MJR_VER_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="c46d4e88b25d1769ca1b8f9fe25eb72f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_DP_MJR_VER_SHIFT" ref="c46d4e88b25d1769ca1b8f9fe25eb72f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_DP_MJR_VER_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="47945852a71f39cd8756e2ecb04730ae"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_DP_MNR_VER_MASK" ref="47945852a71f39cd8756e2ecb04730ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_DP_MNR_VER_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol minor version.
</div>
</div><p>
<a class="anchor" name="61d8d61d5ac337edb981ab2cb74be136"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_DP_MNR_VER_SHIFT" ref="61d8d61d5ac337edb981ab2cb74be136" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_DP_MNR_VER_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol major version.
</div>
</div><p>
<a class="anchor" name="cab539bf07146662932e86b35a3889b4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_DP_REV_MASK" ref="cab539bf07146662932e86b35a3889b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_DP_REV_MASK&nbsp;&nbsp;&nbsp;0x000000F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DisplayPort protocol revision.
</div>
</div><p>
<a class="anchor" name="c0b752fb4569df4cbbbe3c8beb72af95"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_DP_REV_SHIFT" ref="c0b752fb4569df4cbbbe3c8beb72af95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_DP_REV_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for DisplayPort protocol revision.
</div>
</div><p>
<a class="anchor" name="24a65d77d2c5b59a6b8906914dfdc69f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_TYPE_MASK" ref="24a65d77d2c5b59a6b8906914dfdc69f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_TYPE_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core type.
</div>
</div><p>
<a class="anchor" name="03c0ad9e985c21d1cfdfc815f4c2ee0c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_TYPE_RX" ref="03c0ad9e985c21d1cfdfc815f4c2ee0c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_TYPE_RX&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a receiver.
</div>
</div><p>
<a class="anchor" name="231b6034d8e732330d912a97a1f7dff5"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_CORE_ID_TYPE_TX" ref="231b6034d8e732330d912a97a1f7dff5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_CORE_ID_TYPE_TX&nbsp;&nbsp;&nbsp;0x0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core is a transmitter.
</div>
</div><p>
<a class="anchor" name="b61097edd252fbbffdabdbc50eac2938"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DEVICE_SERVICE_IRQ" ref="b61097edd252fbbffdabdbc50eac2938" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DEVICE_SERVICE_IRQ&nbsp;&nbsp;&nbsp;0x090          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the DPCD DEVICE_SERVICE_IRQ_ VECTOR state.
</div>
</div><p>
<a class="anchor" name="6fd7686e8f23df6182acbc206312a90c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DEVICE_SERVICE_IRQ_NEW_DOWN_REPLY_MASK" ref="6fd7686e8f23df6182acbc206312a90c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DEVICE_SERVICE_IRQ_NEW_DOWN_REPLY_MASK&nbsp;&nbsp;&nbsp;0x10          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates a new DOWN_REPLY buffer message is ready.
</div>
</div><p>
<a class="anchor" name="94197fcb23f3829d5eafb554cbbb8803"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DEVICE_SERVICE_IRQ_NEW_REMOTE_CMD_MASK" ref="94197fcb23f3829d5eafb554cbbb8803" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DEVICE_SERVICE_IRQ_NEW_REMOTE_CMD_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that a new command is present in the REMOTE_CMD register.
</div>
</div><p>
<a class="anchor" name="294f43ade3bb9a708b651ada92fe7399"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DEVICE_SERVICE_IRQ_SINK_SPECIFIC_IRQ_MASK" ref="294f43ade3bb9a708b651ada92fe7399" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DEVICE_SERVICE_IRQ_SINK_SPECIFIC_IRQ_MASK&nbsp;&nbsp;&nbsp;0x02          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reflects the SINK_SPECIFIC_IRQ state.
</div>
</div><p>
<a class="anchor" name="5b3c6a21c1f2d8e519d1538cbf6ec5ef"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DOWN_REP" ref="5b3c6a21c1f2d8e519d1538cbf6ec5ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DOWN_REP&nbsp;&nbsp;&nbsp;0xB00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Down reply buffer address space.
</div>
</div><p>
<a class="anchor" name="62505ab93437ff7c2f48700b47e24d16"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DOWN_REQ" ref="62505ab93437ff7c2f48700b47e24d16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DOWN_REQ&nbsp;&nbsp;&nbsp;0xA00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Down request buffer address space.
</div>
</div><p>
<a class="anchor" name="cfcf0d9413271e4a6791a13a7bf675bb"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_DOWNSPREAD_CONTROL" ref="cfcf0d9413271e4a6791a13a7bf675bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_DOWNSPREAD_CONTROL&nbsp;&nbsp;&nbsp;0x430          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value that is used by the TX to inform the RX that downspreading has been enabled.
</div>
</div><p>
<a class="anchor" name="3ce52693f010727382e37f6812e89ba2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_ENHANCED_FRAME_EN" ref="3ce52693f010727382e37f6812e89ba2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_ENHANCED_FRAME_EN&nbsp;&nbsp;&nbsp;0x408          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current setting for enhanced framing symbol mode as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="2fc5ea087144e1da346045ad2ee3c5eb"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_LANE01_STATUS" ref="2fc5ea087144e1da346045ad2ee3c5eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_LANE01_STATUS&nbsp;&nbsp;&nbsp;0x43C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link training status for lanes 0 and 1 as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="011be948d796f95cb5214547f6b880c7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_LANE23_STATUS" ref="011be948d796f95cb5214547f6b880c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_LANE23_STATUS&nbsp;&nbsp;&nbsp;0x440          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link training status for lanes 2 and 3 as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="d1db6817bdf0bc55dc74fa5b5f8035c8"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_LANE_COUNT_SET" ref="d1db6817bdf0bc55dc74fa5b5f8035c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x404          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current lane count setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="fe2449bf76c4ac0cd853b9e4b91f699c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_LINK_BW_SET" ref="fe2449bf76c4ac0cd853b9e4b91f699c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current link bandwidth setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="778a8b04f5f4e7859928fbcfd7cc4d60"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_LINK_QUALITY_PATTERN_SET" ref="778a8b04f5f4e7859928fbcfd7cc4d60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_LINK_QUALITY_PATTERN_SET&nbsp;&nbsp;&nbsp;0x410          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current value of the link quality pattern field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="5f77360e6a8ec2e3aa7f18c7ab8d7275"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_MAIN_LINK_CHANNEL_CODING_SET" ref="5f77360e6a8ec2e3aa7f18c7ab8d7275" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_MAIN_LINK_CHANNEL_CODING_SET&nbsp;&nbsp;&nbsp;0x434          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
8B/10B encoding setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="7b80da17d742bc68167c1c9a30e0aba3"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_RECOVERED_CLOCK_OUT_EN" ref="7b80da17d742bc68167c1c9a30e0aba3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_RECOVERED_CLOCK_OUT_EN&nbsp;&nbsp;&nbsp;0x414          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Value of the output clock enable field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="28c983fa6ed122ffa4293b973170fdb0"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_SCRAMBLING_DISABLE" ref="28c983fa6ed122ffa4293b973170fdb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_SCRAMBLING_DISABLE&nbsp;&nbsp;&nbsp;0x418          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Value of the scrambling disable field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="b464880e9f4b02bb6361a04f6a3c71c0"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_SET_POWER_STATE" ref="b464880e9f4b02bb6361a04f6a3c71c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_SET_POWER_STATE&nbsp;&nbsp;&nbsp;0x438          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power state requested by the TX as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="f3373b00ae21a7867dd143ee763f4d53"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_SOURCE_OUI_VALUE" ref="f3373b00ae21a7867dd143ee763f4d53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_SOURCE_OUI_VALUE&nbsp;&nbsp;&nbsp;0x444          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2dbdca6988d8a05fb6a5af0e70b7c4b3"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_SYM_ERR_CNT01" ref="2dbdca6988d8a05fb6a5af0e70b7c4b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_SYM_ERR_CNT01&nbsp;&nbsp;&nbsp;0x448          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="eb97f44cb8375cfcd7fcdf964fe13ae3"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_SYM_ERR_CNT23" ref="eb97f44cb8375cfcd7fcdf964fe13ae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_SYM_ERR_CNT23&nbsp;&nbsp;&nbsp;0x44C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="714dfa3ac606a550248c2dcec1a5d2f4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_SYMBOL_ERROR_COUNT_SELECT" ref="714dfa3ac606a550248c2dcec1a5d2f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_SYMBOL_ERROR_COUNT_SELECT&nbsp;&nbsp;&nbsp;0x41C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current value of the symbol error count select field as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="a15242935e0b75898ac0d0c37bfe11aa"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_TRAINING_LANE_0_SET" ref="a15242935e0b75898ac0d0c37bfe11aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_TRAINING_LANE_0_SET&nbsp;&nbsp;&nbsp;0x420          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value used by the TX during link training to configure the RX PHY lane 0.
</div>
</div><p>
<a class="anchor" name="d268563372844ba6bddd83f47f9c2a41"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_TRAINING_LANE_1_SET" ref="d268563372844ba6bddd83f47f9c2a41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_TRAINING_LANE_1_SET&nbsp;&nbsp;&nbsp;0x424          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value used by the TX during link training to configure the RX PHY lane 1.
</div>
</div><p>
<a class="anchor" name="ffcb48d5af65d56af8a59fc0945d51c5"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_TRAINING_LANE_2_SET" ref="ffcb48d5af65d56af8a59fc0945d51c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_TRAINING_LANE_2_SET&nbsp;&nbsp;&nbsp;0x428          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value used by the TX during link training to configure the RX PHY lane 2.
</div>
</div><p>
<a class="anchor" name="654ee56609fa5f2b41335add1dba69e2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_TRAINING_LANE_3_SET" ref="654ee56609fa5f2b41335add1dba69e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_TRAINING_LANE_3_SET&nbsp;&nbsp;&nbsp;0x42C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The RX DPCD value Used by the TX during link training to configure the RX PHY lane 3.
</div>
</div><p>
<a class="anchor" name="5ecbf49fab06a93eb76b590d01b2baa9"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DPCD_TRAINING_PATTERN_SET" ref="5ecbf49fab06a93eb76b590d01b2baa9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DPCD_TRAINING_PATTERN_SET&nbsp;&nbsp;&nbsp;0x40C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current training pattern setting as exposed in the RX DPCD.
</div>
</div><p>
<a class="anchor" name="2dbc90980cbbb069e86d7323029c2833"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_DTG_ENABLE" ref="2dbc90980cbbb069e86d7323029c2833" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_DTG_ENABLE&nbsp;&nbsp;&nbsp;0x00C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables the display timing generator (DTG).
</div>
</div><p>
<a class="anchor" name="2f9c1896c13a1c90b3c9c4270150671c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_FAST_I2C_DIVIDER" ref="2f9c1896c13a1c90b3c9c4270150671c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_FAST_I2C_DIVIDER&nbsp;&nbsp;&nbsp;0x060          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fast I2C mode clock divider value.
</div>
</div><p>
<a class="anchor" name="500bc35d8059dd95abdb8e88e859b337"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_GT_DRP_CH_STATUS" ref="500bc35d8059dd95abdb8e88e859b337" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_GT_DRP_CH_STATUS&nbsp;&nbsp;&nbsp;0x2A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP channel status.
</div>
</div><p>
<a class="anchor" name="58359130e7619aea41277612a96f4da4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_GT_DRP_COMMAND" ref="58359130e7619aea41277612a96f4da4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_GT_DRP_COMMAND&nbsp;&nbsp;&nbsp;0x2A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to the GT DRP ports.
</div>
</div><p>
<a class="anchor" name="547efddae53c7a90a8c690e63be1e80b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_GT_DRP_READ_DATA" ref="547efddae53c7a90a8c690e63be1e80b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_GT_DRP_READ_DATA&nbsp;&nbsp;&nbsp;0x2A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides access to GT DRP read data.
</div>
</div><p>
<a class="anchor" name="55eedbe1d300e81d9d81a753c8ca54be"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_GUID0" ref="55eedbe1d300e81d9d81a753c8ca54be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_GUID0&nbsp;&nbsp;&nbsp;0x0E0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lower 4 bytes of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="fa42a53865b92886ebf689fcb6f3b37b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_GUID1" ref="fa42a53865b92886ebf689fcb6f3b37b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_GUID1&nbsp;&nbsp;&nbsp;0x0E4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bytes 4 to 7 of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="4b5dddb49b3af4b88368f7615358db0e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_GUID2" ref="4b5dddb49b3af4b88368f7615358db0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_GUID2&nbsp;&nbsp;&nbsp;0x0E8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bytes 8 to 11 of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="6404f806e4f2279aaba90b26f49ad6b5"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_GUID3" ref="6404f806e4f2279aaba90b26f49ad6b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_GUID3&nbsp;&nbsp;&nbsp;0x0EC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Upper 4 bytes of the DPCD's GUID field.
</div>
</div><p>
<a class="anchor" name="c72b551eed406f16ae9f9ed8b88cb101"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HPD_INTERRUPT" ref="c72b551eed406f16ae9f9ed8b88cb101" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HPD_INTERRUPT&nbsp;&nbsp;&nbsp;0x02C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instructs the DisplayPort RX core to assert an interrupt to the TX using the HPD signal.
</div>
</div><p>
<a class="anchor" name="7fbcbfa38c23e84be5e01bc24a4f6bce"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HPD_INTERRUPT_ASSERT_MASK" ref="7fbcbfa38c23e84be5e01bc24a4f6bce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HPD_INTERRUPT_ASSERT_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Instructs the RX core to assert an interrupt to the TX using the HPD signal.
</div>
</div><p>
<a class="anchor" name="29e4397abed66e253c7866442b0d7deb"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HPD_INTERRUPT_LENGTH_US_MASK" ref="29e4397abed66e253c7866442b0d7deb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HPD_INTERRUPT_LENGTH_US_MASK&nbsp;&nbsp;&nbsp;0xFFFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The length of the HPD pulse to generate (in microseconds).
</div>
</div><p>
<a class="anchor" name="8112b8f2f74dd6ab6aea717caa638df7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HPD_INTERRUPT_LENGTH_US_SHIFT" ref="8112b8f2f74dd6ab6aea717caa638df7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HPD_INTERRUPT_LENGTH_US_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for the HPD pulse length.
</div>
</div><p>
<a class="anchor" name="e98be3bf0405ed92f99ec9e10f4f0cf6"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HSYNC_WIDTH" ref="e98be3bf0405ed92f99ec9e10f4f0cf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HSYNC_WIDTH&nbsp;&nbsp;&nbsp;0x050          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Controls the timing of the active-high horizontal sync pulse generated by the display timing generator (DTG).
</div>
</div><p>
<a class="anchor" name="0331d6c09c6ab8b7ca138a8f9303d047"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HSYNC_WIDTH_FRONT_PORCH_MASK" ref="0331d6c09c6ab8b7ca138a8f9303d047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HSYNC_WIDTH_FRONT_PORCH_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Defines the number of video clock cycles to place between the last pixel of active data and the start of the horizontal sync pulse (the front porch).
</div>
</div><p>
<a class="anchor" name="3cb9ed87644a2317ea652f6587f484f5"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HSYNC_WIDTH_FRONT_PORCH_SHIFT" ref="3cb9ed87644a2317ea652f6587f484f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HSYNC_WIDTH_FRONT_PORCH_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for the front porch.
</div>
</div><p>
<a class="anchor" name="78dd464230c4e04f21a1c4c61c414188"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_HSYNC_WIDTH_PULSE_WIDTH_MASK" ref="78dd464230c4e04f21a1c4c61c414188" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_HSYNC_WIDTH_PULSE_WIDTH_MASK&nbsp;&nbsp;&nbsp;0x00FF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the number of clock cycles the horizontal sync pulse is asserted.
</div>
</div><p>
<a class="anchor" name="4301dd2e67e12db4b2cc2a272be89e46"></a><!-- doxytag: member="xdprx_hw.h::XDprx_In32" ref="4301dd2e67e12db4b2cc2a272be89e46" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDprx_In32&nbsp;&nbsp;&nbsp;Xil_In32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="2719c53379e444715d25abbb54cc8eb8"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE" ref="2719c53379e444715d25abbb54cc8eb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE&nbsp;&nbsp;&nbsp;0x040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the cause of pending host interrupts for stream 1, training, payload allocation, and for the AUX channel.
</div>
</div><p>
<a class="anchor" name="1a8f5b704b773d9141b927a04bdc28ce"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_1" ref="1a8f5b704b773d9141b927a04bdc28ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_1&nbsp;&nbsp;&nbsp;0x048          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the cause of a pending host interrupts for streams 2, 3, 4.
</div>
</div><p>
<a class="anchor" name="b5fd23ba27c1c6a735412f5667c01a02"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK" ref="b5fd23ba27c1c6a735412f5667c01a02" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_EXT_PKT_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio extension packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="304dda222c874d0913857ee50cddeb35"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK" ref="304dda222c874d0913857ee50cddeb35" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_INFO_PKT_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio info packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="fad40f65f44d7dd41591201a054d8fce"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK" ref="fad40f65f44d7dd41591201a054d8fce" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_NO_VIDEO_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the no-video condition being detected after active video received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="b61e81ce5b7dc993abb248ccdc555869"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK" ref="b61e81ce5b7dc993abb248ccdc555869" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_VBLANK_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of the blanking interval for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="28260fed65f27bb9624efa33debc9019"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK" ref="28260fed65f27bb9624efa33debc9019" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_VIDEO_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a valid video frame being detected on the main link for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="1481068d0f024c50fc18398abc92598f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK" ref="1481068d0f024c50fc18398abc92598f" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_CAUSE_1_VM_CHANGE_STREAM234_MASK(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a resolution change, as detected from the MSA fields for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="da6fd00c6e95865412fc509b2dfa25a4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_BW_CHANGE_MASK" ref="da6fd00c6e95865412fc509b2dfa25a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_BW_CHANGE_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_BW_CHANGE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a change in bandwidth.
</div>
</div><p>
<a class="anchor" name="a32ab58c78f73492e4ba7a896e66672a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_DOWN_REPLY_MASK" ref="a32ab58c78f73492e4ba7a896e66672a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_DOWN_REPLY_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_DOWN_REPLY_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a downstream reply being ready.
</div>
</div><p>
<a class="anchor" name="216ad38c8a409d5bc9ad73a91a393b63"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_DOWN_REQUEST_MASK" ref="216ad38c8a409d5bc9ad73a91a393b63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_DOWN_REQUEST_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_DOWN_REQUEST_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a downstream request being ready.
</div>
</div><p>
<a class="anchor" name="6ec492e87b874343935ec5593701531d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_EXT_PKT_MASK" ref="6ec492e87b874343935ec5593701531d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_EXT_PKT_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_EXT_PKT_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio extension packet being received.
</div>
</div><p>
<a class="anchor" name="3af3fa233fa4e4e5c2e6f3c1105f5e3b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_INFO_PKT_MASK" ref="3af3fa233fa4e4e5c2e6f3c1105f5e3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_INFO_PKT_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_INFO_PKT_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by an audio info packet being received.
</div>
</div><p>
<a class="anchor" name="29f0dbabea7fd243963d25971430b2b2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_NO_VIDEO_MASK" ref="29f0dbabea7fd243963d25971430b2b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_NO_VIDEO_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_NO_VIDEO_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the no-video condition being detected after active video received.
</div>
</div><p>
<a class="anchor" name="aa2c172b58f36c3c35197c48134691a4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_POWER_STATE_MASK" ref="aa2c172b58f36c3c35197c48134691a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_POWER_STATE_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_POWER_STATE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a power state change.
</div>
</div><p>
<a class="anchor" name="58de52caf89ccd83129301f9d0444aff"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_TP1_MASK" ref="58de52caf89ccd83129301f9d0444aff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_TP1_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TP1_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of training pattern 1.
</div>
</div><p>
<a class="anchor" name="0398bd7923e64f5414d3472272a36cd3"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_TP2_MASK" ref="0398bd7923e64f5414d3472272a36cd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_TP2_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TP2_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of training pattern 2.
</div>
</div><p>
<a class="anchor" name="d8ffbc3900d089e9b7579d5ac93e8853"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_TP3_MASK" ref="d8ffbc3900d089e9b7579d5ac93e8853" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_TP3_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TP3_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of training pattern 3.
</div>
</div><p>
<a class="anchor" name="1d8b2336c62a16c764d0eedc23aca70a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_TRAINING_DONE_MASK" ref="1d8b2336c62a16c764d0eedc23aca70a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_TRAINING_DONE_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TRAINING_DONE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by link training completion.
</div>
</div><p>
<a class="anchor" name="2de7b62f281db04045a8cf81fef8964b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_TRAINING_LOST_MASK" ref="2de7b62f281db04045a8cf81fef8964b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_TRAINING_LOST_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_TRAINING_LOST_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by training loss on active lanes.
</div>
</div><p>
<a class="anchor" name="8cd56bb92a6d8455064714aae6b9e438"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_VBLANK_MASK" ref="8cd56bb92a6d8455064714aae6b9e438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_VBLANK_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VBLANK_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by the start of the blanking interval.
</div>
</div><p>
<a class="anchor" name="c2089fa17b550d83bfc3a3a3c43cd0fe"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_VCP_ALLOC_MASK" ref="c2089fa17b550d83bfc3a3a3c43cd0fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_VCP_ALLOC_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VCP_ALLOC_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="2aca26bbfc354516529ffec760576ad8"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_VCP_DEALLOC_MASK" ref="2aca26bbfc354516529ffec760576ad8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_VCP_DEALLOC_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VCP_DEALLOC_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="e41e9d7225dde2e1096b0ed4dbc10708"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_VIDEO_MASK" ref="e41e9d7225dde2e1096b0ed4dbc10708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_VIDEO_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VIDEO_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a valid video frame being detected on the main link. Video interrupt is set after a delay of 8 video frames following a valid scrambler reset character.
</div>
</div><p>
<a class="anchor" name="2b928f384d962930cf00aabd9e6da452"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_CAUSE_VM_CHANGE_MASK" ref="2b928f384d962930cf00aabd9e6da452" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_CAUSE_VM_CHANGE_MASK&nbsp;&nbsp;&nbsp;XDPRX_INTERRUPT_MASK_VM_CHANGE_MASK          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Interrupt caused by a resolution change, as detected from the MSA fields.
</div>
</div><p>
<a class="anchor" name="a245fdd8a0cf796544e5631db53abab2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK" ref="a245fdd8a0cf796544e5631db53abab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK&nbsp;&nbsp;&nbsp;0x014          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks the specified interrupt sources for stream 1.
</div>
</div><p>
<a class="anchor" name="0847883bf5096b3299355ce46dcf2414"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_1" ref="0847883bf5096b3299355ce46dcf2414" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_1&nbsp;&nbsp;&nbsp;0x044          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Masks the specified interrupt sources for streams 2, 3, 4.
</div>
</div><p>
<a class="anchor" name="b4585396b53abd428654298c13d47b8d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_1_EXT_PKT_STREAM234_MASK" ref="b4585396b53abd428654298c13d47b8d" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_1_EXT_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00001 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio extension packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="5031a81286a2e5366f33bdd7813ce8ab"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_1_INFO_PKT_STREAM234_MASK" ref="5031a81286a2e5366f33bdd7813ce8ab" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_1_INFO_PKT_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00002 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio info packet being received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="e589e0f4f8438a246d772f50317b8e93"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_1_NO_VIDEO_STREAM234_MASK" ref="e589e0f4f8438a246d772f50317b8e93" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_1_NO_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00008 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the no-video condition being detected after active video received for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="31eaf28e69ecb7ec2f34f2d32dbd0e9f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_1_VBLANK_STREAM234_MASK" ref="31eaf28e69ecb7ec2f34f2d32dbd0e9f" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_1_VBLANK_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00010 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the start of the blanking interval for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="38fb3607fe7ec85ac3eecd76a2fcf336"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_1_VIDEO_STREAM234_MASK" ref="38fb3607fe7ec85ac3eecd76a2fcf336" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_1_VIDEO_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00020 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a valid video frame being detected on the main link for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="0ba2e170bbc0f6b00a9a556caf99879d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_1_VM_CHANGE_STREAM234_MASK" ref="0ba2e170bbc0f6b00a9a556caf99879d" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_1_VM_CHANGE_STREAM234_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x00004 &lt;&lt; ((Stream - 2) * 6))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a resolution change, as detected from the MSA fields for stream 2, 3, or 4.
</div>
</div><p>
<a class="anchor" name="ecbd105f2426ac4cbcd59e22b892b19c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_ALL_MASK" ref="ecbd105f2426ac4cbcd59e22b892b19c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_ALL_MASK&nbsp;&nbsp;&nbsp;0x7FFFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask all interrupts.
</div>
</div><p>
<a class="anchor" name="435d7b3f55ce8742195b899c643f1277"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_BW_CHANGE_MASK" ref="435d7b3f55ce8742195b899c643f1277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_BW_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x08000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a change in bandwidth.
</div>
</div><p>
<a class="anchor" name="9dda79ffdd73e3b584fdc0f1315bebd1"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_DOWN_REPLY_MASK" ref="9dda79ffdd73e3b584fdc0f1315bebd1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_DOWN_REPLY_MASK&nbsp;&nbsp;&nbsp;0x01000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a downstream reply being ready.
</div>
</div><p>
<a class="anchor" name="d4d2c2e1d0305385456a80870b40852c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_DOWN_REQUEST_MASK" ref="d4d2c2e1d0305385456a80870b40852c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_DOWN_REQUEST_MASK&nbsp;&nbsp;&nbsp;0x02000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a downstream request being ready.
</div>
</div><p>
<a class="anchor" name="a892183f78adcdc3973b011af38593d4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_EXT_PKT_MASK" ref="a892183f78adcdc3973b011af38593d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_EXT_PKT_MASK&nbsp;&nbsp;&nbsp;0x00200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio extension packet being received.
</div>
</div><p>
<a class="anchor" name="138032ebdf2f8aa643169828be55dbfc"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_INFO_PKT_MASK" ref="138032ebdf2f8aa643169828be55dbfc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_INFO_PKT_MASK&nbsp;&nbsp;&nbsp;0x00100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for an audio info packet being received.
</div>
</div><p>
<a class="anchor" name="5ec00fd31dc361779565b5b8c1023102"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_NO_VIDEO_MASK" ref="5ec00fd31dc361779565b5b8c1023102" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_NO_VIDEO_MASK&nbsp;&nbsp;&nbsp;0x00004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the no-video condition being detected after active video received.
</div>
</div><p>
<a class="anchor" name="e2e00247510f285320ed8dc5f953a148"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_POWER_STATE_MASK" ref="e2e00247510f285320ed8dc5f953a148" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_POWER_STATE_MASK&nbsp;&nbsp;&nbsp;0x00002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a power state change.
</div>
</div><p>
<a class="anchor" name="af5f18dd59b66c7c640e6df5e204f979"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_TP1_MASK" ref="af5f18dd59b66c7c640e6df5e204f979" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_TP1_MASK&nbsp;&nbsp;&nbsp;0x10000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for start of training pattern 1.
</div>
</div><p>
<a class="anchor" name="5ae696986c0bf7d96a56b73220bc783e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_TP2_MASK" ref="5ae696986c0bf7d96a56b73220bc783e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_TP2_MASK&nbsp;&nbsp;&nbsp;0x20000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for start of training pattern 2.
</div>
</div><p>
<a class="anchor" name="5aa2bc610af05e54eaa34f59aa33ddba"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_TP3_MASK" ref="5aa2bc610af05e54eaa34f59aa33ddba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_TP3_MASK&nbsp;&nbsp;&nbsp;0x40000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for start of training pattern 3.
</div>
</div><p>
<a class="anchor" name="b3b289ceccc1055d2405aeabdd0ecaa7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_TRAINING_DONE_MASK" ref="b3b289ceccc1055d2405aeabdd0ecaa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_TRAINING_DONE_MASK&nbsp;&nbsp;&nbsp;0x04000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for link training completion.
</div>
</div><p>
<a class="anchor" name="c6f944ed5f24f49c1fef692a1a162cb2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_TRAINING_LOST_MASK" ref="c6f944ed5f24f49c1fef692a1a162cb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_TRAINING_LOST_MASK&nbsp;&nbsp;&nbsp;0x00010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for training loss on active lanes.
</div>
</div><p>
<a class="anchor" name="2c3f3566bc41724a746f1900c78b5c87"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_VBLANK_MASK" ref="2c3f3566bc41724a746f1900c78b5c87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_VBLANK_MASK&nbsp;&nbsp;&nbsp;0x00008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for the start of the blanking interval.
</div>
</div><p>
<a class="anchor" name="acd626a659be52656173c2fbb9d7e822"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_VCP_ALLOC_MASK" ref="acd626a659be52656173c2fbb9d7e822" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_VCP_ALLOC_MASK&nbsp;&nbsp;&nbsp;0x00400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="93236939988dfcceb258569aced3a3bf"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_VCP_DEALLOC_MASK" ref="93236939988dfcceb258569aced3a3bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_VCP_DEALLOC_MASK&nbsp;&nbsp;&nbsp;0x00800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a virtual channel payload being allocated.
</div>
</div><p>
<a class="anchor" name="4d4f625ed293ad9a2146f445aec216a9"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_VIDEO_MASK" ref="4d4f625ed293ad9a2146f445aec216a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_VIDEO_MASK&nbsp;&nbsp;&nbsp;0x00040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a valid video frame being detected on the main link. Video interrupt is set after a delay of 8 video frames following a valid scrambler reset character.
</div>
</div><p>
<a class="anchor" name="fc4ab6698963929bb7876d753bad1fa1"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_INTERRUPT_MASK_VM_CHANGE_MASK" ref="fc4ab6698963929bb7876d753bad1fa1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_INTERRUPT_MASK_VM_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x00001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask the interrupt assertion for a resolution change, as detected from the MSA fields.
</div>
</div><p>
<a class="anchor" name="6ca67e03f05f6afe2d95548a5f157829"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_LINK_ENABLE" ref="6ca67e03f05f6afe2d95548a5f157829" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_LINK_ENABLE&nbsp;&nbsp;&nbsp;0x000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the receiver core.
</div>
</div><p>
<a class="anchor" name="ff178e09353e9c86a5b42b7b3d31577b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_LOCAL_EDID_AUDIO" ref="ff178e09353e9c86a5b42b7b3d31577b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_LOCAL_EDID_AUDIO&nbsp;&nbsp;&nbsp;0x088          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the presence of EDID information for the audio stream.
</div>
</div><p>
<a class="anchor" name="39972f82d6ebf3776aadb87c183af777"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_LOCAL_EDID_VIDEO" ref="39972f82d6ebf3776aadb87c183af777" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_LOCAL_EDID_VIDEO&nbsp;&nbsp;&nbsp;0x084          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates the presence of EDID information for the video stream.
</div>
</div><p>
<a class="anchor" name="4d41e450a3f3fa822c53f0565c7f5b69"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MIN_VOLTAGE_SWING" ref="4d41e450a3f3fa822c53f0565c7f5b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MIN_VOLTAGE_SWING&nbsp;&nbsp;&nbsp;0x214          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Specifies the minimum voltage swing required during training before a link can be reliably established and advanced configuration for link training.
</div>
</div><p>
<a class="anchor" name="e0c2fb4279ade9c17b173d613f4f3db9"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MISC_CTRL" ref="e0c2fb4279ade9c17b173d613f4f3db9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MISC_CTRL&nbsp;&nbsp;&nbsp;0x018          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous control of RX behavior.
</div>
</div><p>
<a class="anchor" name="c7f063be695adfafcc1cb6b74ff2a395"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MISC_CTRL_I2C_USE_AUX_DEFER_MASK" ref="c7f063be695adfafcc1cb6b74ff2a395" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MISC_CTRL_I2C_USE_AUX_DEFER_MASK&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When set, I2C DEFERs will be sent as AUX DEFERs to the source device.
</div>
</div><p>
<a class="anchor" name="140db7a9f4f59784641f2aca140208af"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MISC_CTRL_LONG_I2C_USE_DEFER_MASK" ref="140db7a9f4f59784641f2aca140208af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MISC_CTRL_LONG_I2C_USE_DEFER_MASK&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When set, the long I2C write data transfwers are responded to using DEFER instead of partial ACKs.
</div>
</div><p>
<a class="anchor" name="2a7380089d2555742adc3338b930094d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MISC_CTRL_USE_FILT_MSA_MASK" ref="2a7380089d2555742adc3338b930094d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MISC_CTRL_USE_FILT_MSA_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
When set, two matching values must be detected for each field of the MSA values before the associated register is updated internally.
</div>
</div><p>
<a class="anchor" name="eae3f62f8d6ba59a4d2298d6bca4bb7a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_HRES" ref="eae3f62f8d6ba59a4d2298d6bca4bb7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_HRES&nbsp;&nbsp;&nbsp;0x500          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active pixels per line (the horizontal resolution).
</div>
</div><p>
<a class="anchor" name="0ff99538a079239e500d84b80c665c1d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_HSPOL" ref="0ff99538a079239e500d84b80c665c1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_HSPOL&nbsp;&nbsp;&nbsp;0x504          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The horizontal sync polarity.
</div>
</div><p>
<a class="anchor" name="658018386c7da514da3471f93bee61dd"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_HSTART" ref="658018386c7da514da3471f93bee61dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_HSTART&nbsp;&nbsp;&nbsp;0x50C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of clocks between the leading edge of the horizontal sync and the start of active data.
</div>
</div><p>
<a class="anchor" name="c7fb240279c67444190381f16acc0c6c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_HSWIDTH" ref="c7fb240279c67444190381f16acc0c6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_HSWIDTH&nbsp;&nbsp;&nbsp;0x508          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the horizontal sync pulse.
</div>
</div><p>
<a class="anchor" name="04c3b9e5d815c2693a0c297979cb207e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_HTOTAL" ref="04c3b9e5d815c2693a0c297979cb207e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_HTOTAL&nbsp;&nbsp;&nbsp;0x510          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of clocks in the horizontal framing period.
</div>
</div><p>
<a class="anchor" name="7a162074a3e496806b9714bda9c8d510"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_MISC0" ref="7a162074a3e496806b9714bda9c8d510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_MISC0&nbsp;&nbsp;&nbsp;0x528          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes.
</div>
</div><p>
<a class="anchor" name="41926d6610d153ec035bf2342b760984"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_MISC1" ref="41926d6610d153ec035bf2342b760984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_MISC1&nbsp;&nbsp;&nbsp;0x52C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Miscellaneous stream attributes.
</div>
</div><p>
<a class="anchor" name="5c2363f6a0abe2fffb6b2ed1bee72937"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_MVID" ref="5c2363f6a0abe2fffb6b2ed1bee72937" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_MVID&nbsp;&nbsp;&nbsp;0x530          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to recover the video clock from the link clock.
</div>
</div><p>
<a class="anchor" name="0dfc9bc9acbe5a3403ec730136d0f77d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_NVID" ref="0dfc9bc9acbe5a3403ec730136d0f77d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_NVID&nbsp;&nbsp;&nbsp;0x534          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to recover the video clock from the link clock.
</div>
</div><p>
<a class="anchor" name="2aaab33374bb3ee0ee2ce2b714df0c91"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_VBID" ref="2aaab33374bb3ee0ee2ce2b714df0c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_VBID&nbsp;&nbsp;&nbsp;0x538          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The most recently received VB-ID value.
</div>
</div><p>
<a class="anchor" name="8842c46da61c917a40ebd7d8c73415de"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_VHEIGHT" ref="8842c46da61c917a40ebd7d8c73415de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_VHEIGHT&nbsp;&nbsp;&nbsp;0x514          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of active lines (the vertical resolution).
</div>
</div><p>
<a class="anchor" name="b9608240f0b06bc22936e7376f37d82e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_VSPOL" ref="b9608240f0b06bc22936e7376f37d82e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_VSPOL&nbsp;&nbsp;&nbsp;0x518          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The vertical sync polarity.
</div>
</div><p>
<a class="anchor" name="06090959940007a43dd8044b5af6cbf4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_VSTART" ref="06090959940007a43dd8044b5af6cbf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_VSTART&nbsp;&nbsp;&nbsp;0x520          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Number of lines between the leading edge of the vertical sync and the first line of active data.
</div>
</div><p>
<a class="anchor" name="cf2aa68a568eaf1844d920e7a4ebb54c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_VSWIDTH" ref="cf2aa68a568eaf1844d920e7a4ebb54c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_VSWIDTH&nbsp;&nbsp;&nbsp;0x51C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Width of the vertical sync pulse.
</div>
</div><p>
<a class="anchor" name="ab623afc82ed7096ef0d2463c28fe18d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MSA_VTOTAL" ref="ab623afc82ed7096ef0d2463c28fe18d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MSA_VTOTAL&nbsp;&nbsp;&nbsp;0x524          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Total number of lines in the video frame.
</div>
</div><p>
<a class="anchor" name="5adf279ebf768a59650bfd2c3a3e4855"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_MST_CAP" ref="5adf279ebf768a59650bfd2c3a3e4855" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_MST_CAP&nbsp;&nbsp;&nbsp;0x0D0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to enable or disable MST capability.
</div>
</div><p>
<a class="anchor" name="d53bc6733fb9b9d24e0efb6504b74fc8"></a><!-- doxytag: member="xdprx_hw.h::XDprx_Out32" ref="d53bc6733fb9b9d24e0efb6504b74fc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDprx_Out32&nbsp;&nbsp;&nbsp;Xil_Out32          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="e254943eb0c63522dc5786c8bdfcd434"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_CTRL_DPCD" ref="e254943eb0c63522dc5786c8bdfcd434" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_CTRL_DPCD&nbsp;&nbsp;&nbsp;0x0B8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to enable AXI/APB write access to the DPCD capability structure.
</div>
</div><p>
<a class="anchor" name="bb5138b4c8a4a4bf93d80874000e93c1"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_DOWNSPREAD_CTRL" ref="bb5138b4c8a4a4bf93d80874000e93c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_DOWNSPREAD_CTRL&nbsp;&nbsp;&nbsp;0x0BC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override downspread control in the DPCD.
</div>
</div><p>
<a class="anchor" name="4146044386b23e405da4758745853634"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_GUID" ref="4146044386b23e405da4758745853634" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_GUID&nbsp;&nbsp;&nbsp;0x0F0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the GUID field in the DPCD with what is stored in XDPRX_GUID[0-3].
</div>
</div><p>
<a class="anchor" name="d89072f5ddad44807fe0dd3024ee4e6c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LANE_COUNT_SET" ref="d89072f5ddad44807fe0dd3024ee4e6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LANE_COUNT_SET&nbsp;&nbsp;&nbsp;0x0A0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the lane count setting in the DPCD.
</div>
</div><p>
<a class="anchor" name="d69e66a6e68f628cc59f616eb4dcdde8"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LANE_COUNT_SET_1" ref="d69e66a6e68f628cc59f616eb4dcdde8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LANE_COUNT_SET_1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 1.
</div>
</div><p>
<a class="anchor" name="3033dc3e0091bfcdce9085f947027196"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LANE_COUNT_SET_2" ref="3033dc3e0091bfcdce9085f947027196" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LANE_COUNT_SET_2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 2.
</div>
</div><p>
<a class="anchor" name="dd367a5206625c5d6a586a5a158bb4d4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LANE_COUNT_SET_4" ref="dd367a5206625c5d6a586a5a158bb4d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LANE_COUNT_SET_4&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane count of 4.
</div>
</div><p>
<a class="anchor" name="829c894e0c120e9817c1009390439ff8"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LANE_COUNT_SET_ENHANCED_FRAME_CAP_MASK" ref="829c894e0c120e9817c1009390439ff8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LANE_COUNT_SET_ENHANCED_FRAME_CAP_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Capability override for enhanced framing.
</div>
</div><p>
<a class="anchor" name="128dc2ced6e4100ed68b1844e356028b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LANE_COUNT_SET_MASK" ref="128dc2ced6e4100ed68b1844e356028b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LANE_COUNT_SET_MASK&nbsp;&nbsp;&nbsp;0x1F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The lane count override value.
</div>
</div><p>
<a class="anchor" name="9d46237ae20ba9cd69796bcc54d18590"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LANE_COUNT_SET_TPS3_SUPPORTED_MASK" ref="9d46237ae20ba9cd69796bcc54d18590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LANE_COUNT_SET_TPS3_SUPPORTED_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Capability override for training pattern 3.
</div>
</div><p>
<a class="anchor" name="baa1b9692f7d054e99d9899676989be8"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_BW_SET" ref="baa1b9692f7d054e99d9899676989be8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_BW_SET&nbsp;&nbsp;&nbsp;0x09C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the main link bandwidth setting in the DPCD.
</div>
</div><p>
<a class="anchor" name="00b17dc8652cd4774f550745f7ecad42"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_BW_SET_162GBPS" ref="00b17dc8652cd4774f550745f7ecad42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_BW_SET_162GBPS&nbsp;&nbsp;&nbsp;0x06          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
1.62 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="c83d9ab7e5c45e393098e473e61b20ed"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_BW_SET_270GBPS" ref="c83d9ab7e5c45e393098e473e61b20ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_BW_SET_270GBPS&nbsp;&nbsp;&nbsp;0x0A          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
2.70 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="ec6c769df4fd82483fd42954663b8c06"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_BW_SET_540GBPS" ref="ec6c769df4fd82483fd42954663b8c06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_BW_SET_540GBPS&nbsp;&nbsp;&nbsp;0x14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
5.40 Gbps link rate.
</div>
</div><p>
<a class="anchor" name="7e8fbb9afb6068cda604c0c7b991e72f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_QUAL_LANE0_SET" ref="7e8fbb9afb6068cda604c0c7b991e72f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_QUAL_LANE0_SET&nbsp;&nbsp;&nbsp;0x0C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE0_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="a2625f817912317770e4e54b34a6346b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_QUAL_LANE1_SET" ref="a2625f817912317770e4e54b34a6346b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_QUAL_LANE1_SET&nbsp;&nbsp;&nbsp;0x0C4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE1_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="2ecaeb71969799fa7d33907ec7dc5e82"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_QUAL_LANE2_SET" ref="2ecaeb71969799fa7d33907ec7dc5e82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_QUAL_LANE2_SET&nbsp;&nbsp;&nbsp;0x0C8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE2_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="aa0442d67cf5a4c8fa9d4b4c4cd8b97a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_LINK_QUAL_LANE3_SET" ref="aa0442d67cf5a4c8fa9d4b4c4cd8b97a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_LINK_QUAL_LANE3_SET&nbsp;&nbsp;&nbsp;0x0CC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the LINK_QUAL_LANE3_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="5013b56061545da718260578134b133e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET" ref="5013b56061545da718260578134b133e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET&nbsp;&nbsp;&nbsp;0x0A4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the link training pattern in the DPCD.
</div>
</div><p>
<a class="anchor" name="4e36e9a73496b330d084b4227c49297d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_LQP_SET_MASK" ref="4e36e9a73496b330d084b4227c49297d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_LQP_SET_MASK&nbsp;&nbsp;&nbsp;0x000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Link quality pattern set override.
</div>
</div><p>
<a class="anchor" name="e85303d1e7f414f6b38a81edded95994"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_LQP_SET_SHIFT" ref="e85303d1e7f414f6b38a81edded95994" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_LQP_SET_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for link quality pattern set override.
</div>
</div><p>
<a class="anchor" name="57d53d446ab7edb37722e83a5e01bec5"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_REC_CLK_OUT_EN_MASK" ref="57d53d446ab7edb37722e83a5e01bec5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_REC_CLK_OUT_EN_MASK&nbsp;&nbsp;&nbsp;0x0010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Recovered clock output enable override.
</div>
</div><p>
<a class="anchor" name="27b0328899ae0241104470df311390b1"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_SCRAMBLER_DISABLE_MASK" ref="27b0328899ae0241104470df311390b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_SCRAMBLER_DISABLE_MASK&nbsp;&nbsp;&nbsp;0x0020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Scrambling disable override.
</div>
</div><p>
<a class="anchor" name="1a0d8d9f288b053bddf5190331750ed4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_MASK" ref="1a0d8d9f288b053bddf5190331750ed4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_MASK&nbsp;&nbsp;&nbsp;0x00C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol error count override.
</div>
</div><p>
<a class="anchor" name="7c3986ba80802e92ef902441420f3157"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_SHIFT" ref="7c3986ba80802e92ef902441420f3157" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_SYMBOL_ERROR_COUNT_SEL_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for symbol error count override.
</div>
</div><p>
<a class="anchor" name="e068725126a87c0de1791b087e1fa191"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_TP_SELECT_MASK" ref="e068725126a87c0de1791b087e1fa191" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_TP_SELECT_MASK&nbsp;&nbsp;&nbsp;0x0003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training pattern select override.
</div>
</div><p>
<a class="anchor" name="38a7e5a8a23b151176f2be6678e23f68"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_MASK" ref="38a7e5a8a23b151176f2be6678e23f68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_MASK&nbsp;&nbsp;&nbsp;0xFF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Training AUX read interval override.
</div>
</div><p>
<a class="anchor" name="291046f2098523b09bd2b2b20850137f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_SHIFT" ref="291046f2098523b09bd2b2b20850137f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TP_SET_TRAINING_AUX_RD_INTERVAL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for training AUX read interval override.
</div>
</div><p>
<a class="anchor" name="1301713532dd407d025476f1a856d199"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANE0_SET" ref="1301713532dd407d025476f1a856d199" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANE0_SET&nbsp;&nbsp;&nbsp;0x0A8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE0_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="6459e35aaaaae1d8069378fd933b14f6"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANE1_SET" ref="6459e35aaaaae1d8069378fd933b14f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANE1_SET&nbsp;&nbsp;&nbsp;0x0AC          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE1_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="2f3a71f1a7a53ad6ea0a24f28a633206"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANE2_SET" ref="2f3a71f1a7a53ad6ea0a24f28a633206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANE2_SET&nbsp;&nbsp;&nbsp;0x0B0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE2_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="2446809bfb19af410625c94c17ed7efb"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANE3_SET" ref="2446809bfb19af410625c94c17ed7efb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANE3_SET&nbsp;&nbsp;&nbsp;0x0B4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used to override the TRAINING_LANE3_SET register in the DPCD.
</div>
</div><p>
<a class="anchor" name="ddeb974dbdc9d040de4dd3653ffdb55b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANEX_SET_MAX_PE_MASK" ref="ddeb974dbdc9d040de4dd3653ffdb55b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANEX_SET_MAX_PE_MASK&nbsp;&nbsp;&nbsp;0x20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Maximum pre-emphasis override.
</div>
</div><p>
<a class="anchor" name="ee2130a107be7a8213e1f523b703c8aa"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANEX_SET_MAX_VS_MASK" ref="ee2130a107be7a8213e1f523b703c8aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANEX_SET_MAX_VS_MASK&nbsp;&nbsp;&nbsp;0x04          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Maximum voltage swing override.
</div>
</div><p>
<a class="anchor" name="bca98fe109d85bb506672d2f653f78ca"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANEX_SET_PE_SET_MASK" ref="bca98fe109d85bb506672d2f653f78ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANEX_SET_PE_SET_MASK&nbsp;&nbsp;&nbsp;0x18          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pre-emphasis set override.
</div>
</div><p>
<a class="anchor" name="21179e8531c03c3bf2009f6017d7fefe"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANEX_SET_PE_SET_SHIFT" ref="21179e8531c03c3bf2009f6017d7fefe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANEX_SET_PE_SET_SHIFT&nbsp;&nbsp;&nbsp;3          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for pre-emphasis set override.
</div>
</div><p>
<a class="anchor" name="bd76f94a7c360cdd71906c82daaf4324"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_OVER_TRAINING_LANEX_SET_VS_SET_MASK" ref="bd76f94a7c360cdd71906c82daaf4324" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_OVER_TRAINING_LANEX_SET_VS_SET_MASK&nbsp;&nbsp;&nbsp;0x03          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Voltage swing set override.
</div>
</div><p>
<a class="anchor" name="c1945d25861419494bfddf242b15a506"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG" ref="c1945d25861419494bfddf242b15a506" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG&nbsp;&nbsp;&nbsp;0x200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Transceiver PHY reset and configuration.
</div>
</div><p>
<a class="anchor" name="d4481be970793eb629211e0940f095ed"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_EN_CFG_RX_PHY_POLARITY_MASK" ref="d4481be970793eb629211e0940f095ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_EN_CFG_RX_PHY_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x04000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enable the individual lane polarity.
</div>
</div><p>
<a class="anchor" name="886e36a812bd4087237396acf7bb8754"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_GT_ALL_RESET_MASK" ref="886e36a812bd4087237396acf7bb8754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_GT_ALL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Rest GT and PHY.
</div>
</div><p>
<a class="anchor" name="a316e191452693f969f7c3d6654c208a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_GTPLL_RESET_MASK" ref="a316e191452693f969f7c3d6654c208a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_GTPLL_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold the GTPLL in reset.
</div>
</div><p>
<a class="anchor" name="380860d5c956e454bebda640d428a7c7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_GTRX_RESET_MASK" ref="380860d5c956e454bebda640d428a7c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_GTRX_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold GTRXRESET in reset.
</div>
</div><p>
<a class="anchor" name="0ae37d683ad8a9d0321a7ef97daff7f6"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_PHY_RESET_ENABLE_MASK" ref="0ae37d683ad8a9d0321a7ef97daff7f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_PHY_RESET_ENABLE_MASK&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Release reset.
</div>
</div><p>
<a class="anchor" name="a8c64d8966ad2f3373b0d50599dcc699"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RESET_AT_LINK_RATE_CHANGE_MASK" ref="a8c64d8966ad2f3373b0d50599dcc699" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RESET_AT_LINK_RATE_CHANGE_MASK&nbsp;&nbsp;&nbsp;0x01000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue reset at every link rate change.
</div>
</div><p>
<a class="anchor" name="65d48e643fefad08c13a12b919623e22"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RESET_AT_TP1_START_MASK" ref="65d48e643fefad08c13a12b919623e22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RESET_AT_TP1_START_MASK&nbsp;&nbsp;&nbsp;0x02000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue reset at start of training pattern 1.
</div>
</div><p>
<a class="anchor" name="1f599cc46383671107249ec4df21fd87"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RESET_AT_TRAIN_ITER_MASK" ref="1f599cc46383671107249ec4df21fd87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RESET_AT_TRAIN_ITER_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Issue reset at every training iteration.
</div>
</div><p>
<a class="anchor" name="bce712ae88c8098145a4d55e6579542e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_BUF_RESET_MASK" ref="bce712ae88c8098145a4d55e6579542e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_BUF_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_BUF reset.
</div>
</div><p>
<a class="anchor" name="7932851e450866971d82645437b64087"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_CDRHOLD_MASK" ref="7932851e450866971d82645437b64087" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_CDRHOLD_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_CDRHOLD.
</div>
</div><p>
<a class="anchor" name="ac84e6c714ea06e30aa5e6b6a02cfa3d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_DFE_LPM_RESET_MASK" ref="ac84e6c714ea06e30aa5e6b6a02cfa3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_DFE_LPM_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_DFE_LPM reset.
</div>
</div><p>
<a class="anchor" name="61a3ebe24e76420f092cfa7c1282be24"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_EYESCANRESET_MASK" ref="61a3ebe24e76420f092cfa7c1282be24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_EYESCANRESET_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_EYESCANRESET.
</div>
</div><p>
<a class="anchor" name="4e6c40078f85525b65493346125358b2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_EYESCANTRIGGER_MASK" ref="4e6c40078f85525b65493346125358b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_EYESCANTRIGGER_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_ EYESCANTRIGGER.
</div>
</div><p>
<a class="anchor" name="32fa44060cb3a92c3a4ad88a48660e8f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_LOOPBACK_MASK" ref="32fa44060cb3a92c3a4ad88a48660e8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_LOOPBACK_MASK&nbsp;&nbsp;&nbsp;0x0000E000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_LOOPBACK.
</div>
</div><p>
<a class="anchor" name="9c133f9d6fd1bbbd6291dda6ef552c95"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_PCS_RESET_MASK" ref="9c133f9d6fd1bbbd6291dda6ef552c95" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_PCS_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_PCS reset.
</div>
</div><p>
<a class="anchor" name="a26fb6dd57201b182aa7fb70455995c0"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_PMA_RESET_MASK" ref="a26fb6dd57201b182aa7fb70455995c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_PMA_RESET_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Hold RX_PHY_PMA reset.
</div>
</div><p>
<a class="anchor" name="ae7dd50400db7594ebf0a138f8e557cd"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE0_MASK" ref="ae7dd50400db7594ebf0a138f8e557cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE0_MASK&nbsp;&nbsp;&nbsp;0x08000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 0.
</div>
</div><p>
<a class="anchor" name="c6b25f8d9802e27c25e16455ecfc8fbb"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE1_MASK" ref="c6b25f8d9802e27c25e16455ecfc8fbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE1_MASK&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 1.
</div>
</div><p>
<a class="anchor" name="6749c573767e175b979aecb2c9142fc2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE2_MASK" ref="6749c573767e175b979aecb2c9142fc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE2_MASK&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 2.
</div>
</div><p>
<a class="anchor" name="8cea5c7173f37698d97eb18023bbb032"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE3_MASK" ref="8cea5c7173f37698d97eb18023bbb032" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_POLARITY_LANE3_MASK&nbsp;&nbsp;&nbsp;0x40000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Configure RX_PHY_POLARITY for lane 3.
</div>
</div><p>
<a class="anchor" name="3802aaf6c38c8d73fd99dd0b8050aba9"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_POLARITY_MASK" ref="3802aaf6c38c8d73fd99dd0b8050aba9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_POLARITY_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_POLARITY.
</div>
</div><p>
<a class="anchor" name="9638fe7d9e51d1a945b3d86ef13dcef9"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_PRBSCNTRESET_MASK" ref="9638fe7d9e51d1a945b3d86ef13dcef9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_PRBSCNTRESET_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_PRBSCNTRESET.
</div>
</div><p>
<a class="anchor" name="0e3217a7393c9e28cd08d1ae800e9f29"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_RXLPMHFHOLD_MASK" ref="0e3217a7393c9e28cd08d1ae800e9f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_RXLPMHFHOLD_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_RXLPMHFHOLD.
</div>
</div><p>
<a class="anchor" name="2c66eee8693c73b5c111669b45bfe67f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_RXLPMHFOVERDEN_MASK" ref="2c66eee8693c73b5c111669b45bfe67f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_RXLPMHFOVERDEN_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_ RXLPMHFOVERDEN.
</div>
</div><p>
<a class="anchor" name="ba967d76e32b6541c51de354ebe5db82"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_CONFIG_RX_PHY_RXLPMLFHOLD_MASK" ref="ba967d76e32b6541c51de354ebe5db82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_CONFIG_RX_PHY_RXLPMLFHOLD_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Set RX_PHY_RXLPMLFHOLD.
</div>
</div><p>
<a class="anchor" name="0857e4525eac4a67c8f154625070e995"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_POWER_DOWN" ref="0857e4525eac4a67c8f154625070e995" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_POWER_DOWN&nbsp;&nbsp;&nbsp;0x210          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Control PHY power down.
</div>
</div><p>
<a class="anchor" name="02237c65d11538efcf885a99633cb36b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_POWER_DOWN_LANE_0_MASK" ref="02237c65d11538efcf885a99633cb36b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_POWER_DOWN_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 0.
</div>
</div><p>
<a class="anchor" name="89291fbd6137aa4ae30c949b0036ab4e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_POWER_DOWN_LANE_1_MASK" ref="89291fbd6137aa4ae30c949b0036ab4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_POWER_DOWN_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 1.
</div>
</div><p>
<a class="anchor" name="7e8c8b88abe1127ee76fcb7fe12b52e2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_POWER_DOWN_LANE_2_MASK" ref="7e8c8b88abe1127ee76fcb7fe12b52e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_POWER_DOWN_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 2.
</div>
</div><p>
<a class="anchor" name="7c3bf874a2d1dade746e850e03dee8a0"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_POWER_DOWN_LANE_3_MASK" ref="7c3bf874a2d1dade746e850e03dee8a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_POWER_DOWN_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Power down the PHY for lane 3.
</div>
</div><p>
<a class="anchor" name="c617a6f13e67bbcac54f7dd9fd46a164"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS" ref="c617a6f13e67bbcac54f7dd9fd46a164" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS&nbsp;&nbsp;&nbsp;0x208          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Current PHY status.
</div>
</div><p>
<a class="anchor" name="27d64feea5ae602c8d3238519ac97ac4"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_ALL_LANES_READY_MASK" ref="27d64feea5ae602c8d3238519ac97ac4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_ALL_LANES_READY_MASK&nbsp;&nbsp;&nbsp;0x0000003F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
All lanes are ready.
</div>
</div><p>
<a class="anchor" name="131a2869fb5ddceeca774d448636bc00"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_LANE_ALIGN_LANE_0_MASK" ref="131a2869fb5ddceeca774d448636bc00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_LANE_ALIGN_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00010000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 0.
</div>
</div><p>
<a class="anchor" name="4435bd8ce0f466545c2596a50be9f5b9"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_LANE_ALIGN_LANE_1_MASK" ref="4435bd8ce0f466545c2596a50be9f5b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_LANE_ALIGN_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00020000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 1.
</div>
</div><p>
<a class="anchor" name="c1c949677ae23a3806c3889e81fe113d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_LANE_ALIGN_LANE_2_MASK" ref="c1c949677ae23a3806c3889e81fe113d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_LANE_ALIGN_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00040000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 2.
</div>
</div><p>
<a class="anchor" name="9a8e71bc334093ffea2834be4ed634a3"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_LANE_ALIGN_LANE_3_MASK" ref="9a8e71bc334093ffea2834be4ed634a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_LANE_ALIGN_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00080000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lane aligment status for lane 3.
</div>
</div><p>
<a class="anchor" name="fa1eda2d32b9e15d465ac43d3268be37"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_LANES_0_1_READY_MASK" ref="fa1eda2d32b9e15d465ac43d3268be37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_LANES_0_1_READY_MASK&nbsp;&nbsp;&nbsp;0x00000013          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Lanes 0 and 1 are ready.
</div>
</div><p>
<a class="anchor" name="74592ca676c8dc3947542cbfcd7a290d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_PLL_FABRIC_LOCK_MASK" ref="74592ca676c8dc3947542cbfcd7a290d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_PLL_FABRIC_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000040          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
FPGA fabric clock PLL locked.
</div>
</div><p>
<a class="anchor" name="e1c6523206729d809c0bec7659961cbf"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK" ref="e1c6523206729d809c0bec7659961cbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_PLL_LANE0_1_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 0 and 1.
</div>
</div><p>
<a class="anchor" name="16047fffcf64cfdc4705387e7d0770e2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK" ref="16047fffcf64cfdc4705387e7d0770e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_PLL_LANE2_3_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000020          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PLL locked for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="43ed6d67e3eb6fbd9f89300a2c8ab555"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_PRBSERR_LANE_0_MASK" ref="43ed6d67e3eb6fbd9f89300a2c8ab555" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_PRBSERR_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00000100          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 0.
</div>
</div><p>
<a class="anchor" name="c4b847253f25c53c6a93f865187edc34"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_PRBSERR_LANE_1_MASK" ref="c4b847253f25c53c6a93f865187edc34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_PRBSERR_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00000200          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 1.
</div>
</div><p>
<a class="anchor" name="4e6e0f7023cbd70497566f6ac0fac55e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_PRBSERR_LANE_2_MASK" ref="4e6e0f7023cbd70497566f6ac0fac55e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_PRBSERR_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00000400          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 2.
</div>
</div><p>
<a class="anchor" name="b78e6126ccaa6ca4ae5645069a974614"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_PRBSERR_LANE_3_MASK" ref="b78e6126ccaa6ca4ae5645069a974614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_PRBSERR_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00000800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRBS error on lane 3.
</div>
</div><p>
<a class="anchor" name="74ad583acae83e6f07ba7f0151e00be3"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK" ref="74ad583acae83e6f07ba7f0151e00be3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RESET_LANE_0_1_DONE_MASK&nbsp;&nbsp;&nbsp;0x00000003          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 0 and 1.
</div>
</div><p>
<a class="anchor" name="1ef0637ba17f720c702f05dee8d89d08"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK" ref="1ef0637ba17f720c702f05dee8d89d08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RESET_LANE_2_3_DONE_MASK&nbsp;&nbsp;&nbsp;0x0000000C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset done for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="af6eb57279fc111e85e660c503fa98ac"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT" ref="af6eb57279fc111e85e660c503fa98ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RESET_LANE_2_3_DONE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for reset done for lanes 2 and 3.
</div>
</div><p>
<a class="anchor" name="666d31340084f3176b872e42d2cf48f7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUE_LANE_1_SHIFT" ref="666d31340084f3176b872e42d2cf48f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUE_LANE_1_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 1.
</div>
</div><p>
<a class="anchor" name="a2ccfba1b0ba72cd37135d250fe0f16d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_MASK" ref="a2ccfba1b0ba72cd37135d250fe0f16d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x03000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 0.
</div>
</div><p>
<a class="anchor" name="1e8ad7eaf19ea3085370cf5ceda25cf2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_SHIFT" ref="1e8ad7eaf19ea3085370cf5ceda25cf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_0_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 0.
</div>
</div><p>
<a class="anchor" name="cb1f2826af380831704db639edaa350c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_1_MASK" ref="cb1f2826af380831704db639edaa350c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x0C000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 1.
</div>
</div><p>
<a class="anchor" name="92d24a4287ca8f43ceedfb6a9f590551"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_MASK" ref="92d24a4287ca8f43ceedfb6a9f590551" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x30000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 2.
</div>
</div><p>
<a class="anchor" name="792fb86ac887bd34f2055628239fee68"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_SHIFT" ref="792fb86ac887bd34f2055628239fee68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_2_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 2.
</div>
</div><p>
<a class="anchor" name="f0088d47c31190ba9d7db802f0528e6f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_MASK" ref="f0088d47c31190ba9d7db802f0528e6f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_MASK&nbsp;&nbsp;&nbsp;0xC0000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX buffer status lane 3.
</div>
</div><p>
<a class="anchor" name="d8344937a59a59de2f49f7f588ee1251"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_SHIFT" ref="d8344937a59a59de2f49f7f588ee1251" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_BUFFER_STATUS_LANE_3_SHIFT&nbsp;&nbsp;&nbsp;30          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for RX buffer status lane 3.
</div>
</div><p>
<a class="anchor" name="ce6ba4de76e931c409f35424167c8696"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_CLK_LOCK_MASK" ref="ce6ba4de76e931c409f35424167c8696" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_CLK_LOCK_MASK&nbsp;&nbsp;&nbsp;0x00000080          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Receiver clock locked.
</div>
</div><p>
<a class="anchor" name="a1c1db9fe2d2dbce6fd74f524c11a2f1"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_VLOW_LANE_0_MASK" ref="a1c1db9fe2d2dbce6fd74f524c11a2f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_VLOW_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 0.
</div>
</div><p>
<a class="anchor" name="ada8c6edd5247a530c86d7be229f11eb"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_VLOW_LANE_1_MASK" ref="ada8c6edd5247a530c86d7be229f11eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_VLOW_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 1.
</div>
</div><p>
<a class="anchor" name="0d299095fb72083d7c7082ff17de3aa5"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_VLOW_LANE_2_MASK" ref="0d299095fb72083d7c7082ff17de3aa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_VLOW_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 2.
</div>
</div><p>
<a class="anchor" name="518604f0828e3242009ab9895ed07bc5"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_RX_VLOW_LANE_3_MASK" ref="518604f0828e3242009ab9895ed07bc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_RX_VLOW_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
RX voltage low on lane 3.
</div>
</div><p>
<a class="anchor" name="84af45545a135c3f93edd7e3bbe6b047"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_SYM_LOCK_LANE_0_MASK" ref="84af45545a135c3f93edd7e3bbe6b047" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_SYM_LOCK_LANE_0_MASK&nbsp;&nbsp;&nbsp;0x00100000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 0.
</div>
</div><p>
<a class="anchor" name="b53e0f881b5f86349cdd680d48430294"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_SYM_LOCK_LANE_1_MASK" ref="b53e0f881b5f86349cdd680d48430294" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_SYM_LOCK_LANE_1_MASK&nbsp;&nbsp;&nbsp;0x00200000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 1.
</div>
</div><p>
<a class="anchor" name="3f0e653fd2cc9b64d1389237409e668e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_SYM_LOCK_LANE_2_MASK" ref="3f0e653fd2cc9b64d1389237409e668e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_SYM_LOCK_LANE_2_MASK&nbsp;&nbsp;&nbsp;0x00400000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 2.
</div>
</div><p>
<a class="anchor" name="5f4b920307ef4a747576b2c52af9516a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_PHY_STATUS_SYM_LOCK_LANE_3_MASK" ref="5f4b920307ef4a747576b2c52af9516a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_PHY_STATUS_SYM_LOCK_LANE_3_MASK&nbsp;&nbsp;&nbsp;0x00800000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Symbol lock status for lane 3.
</div>
</div><p>
<a class="anchor" name="783ddb23ba62c3709b59a95314c8d85a"></a><!-- doxytag: member="xdprx_hw.h::XDprx_ReadReg" ref="783ddb23ba62c3709b59a95314c8d85a" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDprx_ReadReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDprx_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a low-level function that reads from the specified register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to be read from.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>The 32-bit value of the specified register.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xdprx__hw_8h.html#783ddb23ba62c3709b59a95314c8d85a">XDprx_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div><p>
<a class="anchor" name="f45a2bd4ebad31b8323d9b33f246e604"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_REMOTE_CMD" ref="f45a2bd4ebad31b8323d9b33f246e604" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_REMOTE_CMD&nbsp;&nbsp;&nbsp;0x08C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Used for passing remote information to the DisplayPort TX.
</div>
</div><p>
<a class="anchor" name="999cb037273b8e319588b1ba01a5b711"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_REQ_ADDRESS" ref="999cb037273b8e319588b1ba01a5b711" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_REQ_ADDRESS&nbsp;&nbsp;&nbsp;0x038          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contains the address field of the most recent AUX request.
</div>
</div><p>
<a class="anchor" name="6e16764b4284c57a76bd0b57c84d3cd6"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_REQ_CLK_WIDTH" ref="6e16764b4284c57a76bd0b57c84d3cd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_REQ_CLK_WIDTH&nbsp;&nbsp;&nbsp;0x030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Holds the half period of the recovered AUX clock.
</div>
</div><p>
<a class="anchor" name="3c18800e7a5cf904f0940860614ed46a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_REQ_CMD" ref="3c18800e7a5cf904f0940860614ed46a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_REQ_CMD&nbsp;&nbsp;&nbsp;0x034          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides the most recent AUX command received.
</div>
</div><p>
<a class="anchor" name="fd5b75d4f4f3a48e4043a2ee833fb462"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_REQ_COUNT" ref="fd5b75d4f4f3a48e4043a2ee833fb462" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_REQ_COUNT&nbsp;&nbsp;&nbsp;0x028          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides a running total of the number of AUX requests received.
</div>
</div><p>
<a class="anchor" name="1020f449d6b1f5f08e99a660f1ff3ed7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_REQ_ERROR_COUNT" ref="1020f449d6b1f5f08e99a660f1ff3ed7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_REQ_ERROR_COUNT&nbsp;&nbsp;&nbsp;0x024          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides a running total of errors detected on inbound AUX channel requests.
</div>
</div><p>
<a class="anchor" name="85a2cea9d44203763a45919eb32ecc64"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_REQ_LENGTH" ref="85a2cea9d44203763a45919eb32ecc64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_REQ_LENGTH&nbsp;&nbsp;&nbsp;0x03C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Contains length of the most recent AUX request.
</div>
</div><p>
<a class="anchor" name="f21c73dd8d744d38f4669a41d0bbb3cd"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_RX_AUDIO_CONTROL" ref="f21c73dd8d744d38f4669a41d0bbb3cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_RX_AUDIO_CONTROL&nbsp;&nbsp;&nbsp;0x300          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Enables audio stream packets in main link.
</div>
</div><p>
<a class="anchor" name="af92df6146db276357a08bdebe4a5919"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_RX_AUDIO_EXT_DATA" ref="af92df6146db276357a08bdebe4a5919" args="(NUM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_RX_AUDIO_EXT_DATA          </td>
          <td>(</td>
          <td class="paramtype">NUM&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x330 + 4 * (NUM - 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per extension packet.
</div>
</div><p>
<a class="anchor" name="a4a335b58a455b0f34bca345d43d721a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_RX_AUDIO_INFO_DATA" ref="a4a335b58a455b0f34bca345d43d721a" args="(NUM)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_RX_AUDIO_INFO_DATA          </td>
          <td>(</td>
          <td class="paramtype">NUM&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(0x304 + 4 * (NUM - 1))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Word formatted as per CEA 861-C info frame.
</div>
</div><p>
<a class="anchor" name="66604fe479c0ba5da4ac1cf9e555d32b"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_RX_AUDIO_MAUD" ref="66604fe479c0ba5da4ac1cf9e555d32b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_RX_AUDIO_MAUD&nbsp;&nbsp;&nbsp;0x324          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
M value of audio stream as decoded from audio time stamp packet.
</div>
</div><p>
<a class="anchor" name="bdfb3c024cd13c5dc27f4c4c0aa796bf"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_RX_AUDIO_NAUD" ref="bdfb3c024cd13c5dc27f4c4c0aa796bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_RX_AUDIO_NAUD&nbsp;&nbsp;&nbsp;0x328          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
N value of audio stream as decoded from audio time stamp packet.
</div>
</div><p>
<a class="anchor" name="79aac3c83656fe2b5e4e115e03798078"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_RX_AUDIO_STATUS" ref="79aac3c83656fe2b5e4e115e03798078" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_RX_AUDIO_STATUS&nbsp;&nbsp;&nbsp;0x32C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status of audio stream.
</div>
</div><p>
<a class="anchor" name="86897361305fe754b3686261afcb14d3"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SINK_COUNT" ref="86897361305fe754b3686261afcb14d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SINK_COUNT&nbsp;&nbsp;&nbsp;0x0D4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The sink device count.
</div>
</div><p>
<a class="anchor" name="de2ba344533c5332eb44ac49144f8d22"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SINK_DEVICE_SPECIFIC_FIELD" ref="de2ba344533c5332eb44ac49144f8d22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SINK_DEVICE_SPECIFIC_FIELD&nbsp;&nbsp;&nbsp;0xF00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User access to the sink specific field as exposed in the RX DPCD (0xFF bytes).
</div>
</div><p>
<a class="anchor" name="c0923a673e6adf72e5fbc7ca39516e76"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SINK_DEVICE_SPECIFIC_FIELD_REG" ref="c0923a673e6adf72e5fbc7ca39516e76" args="(RegNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SINK_DEVICE_SPECIFIC_FIELD_REG          </td>
          <td>(</td>
          <td class="paramtype">RegNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDPRX_SINK_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f8253165f9ccff217442c0fc7086a615"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SOFT_RESET" ref="f8253165f9ccff217442c0fc7086a615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SOFT_RESET&nbsp;&nbsp;&nbsp;0x01C          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Software reset.
</div>
</div><p>
<a class="anchor" name="36dae2c09cc009ce759ffead8427fdb7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SOFT_RESET_AUX_MASK" ref="36dae2c09cc009ce759ffead8427fdb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SOFT_RESET_AUX_MASK&nbsp;&nbsp;&nbsp;0x80          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset the AUX logic.
</div>
</div><p>
<a class="anchor" name="7a6b92e16038323feffb76aa7bb1fb1d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SOFT_RESET_VIDEO_MASK" ref="7a6b92e16038323feffb76aa7bb1fb1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SOFT_RESET_VIDEO_MASK&nbsp;&nbsp;&nbsp;0x01          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset the video logic.
</div>
</div><p>
<a class="anchor" name="f33db2568e59e44b894ba218e29edc03"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD" ref="f33db2568e59e44b894ba218e29edc03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD&nbsp;&nbsp;&nbsp;0xE00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
User access to the source specific field as exposed in the RX DPCD (0xFF bytes).
</div>
</div><p>
<a class="anchor" name="bcba0a77099a8e7552cf69a5b045103c"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD_REG" ref="bcba0a77099a8e7552cf69a5b045103c" args="(RegNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD_REG          </td>
          <td>(</td>
          <td class="paramtype">RegNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDPRX_SOURCE_DEVICE_SPECIFIC_FIELD + (4 * RegNum))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="6e99cdbcca98e8277c0995285f752d78"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_STREAM1_MSA_START" ref="6e99cdbcca98e8277c0995285f752d78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_STREAM1_MSA_START&nbsp;&nbsp;&nbsp;0x500          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 1.
</div>
</div><p>
<a class="anchor" name="b33f085beb142d89af401a11954a4817"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_STREAM2_MSA_START" ref="b33f085beb142d89af401a11954a4817" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_STREAM2_MSA_START&nbsp;&nbsp;&nbsp;0x540          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 2.
</div>
</div><p>
<a class="anchor" name="db803a44bf6930ef7656a7383efc0e37"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_STREAM2_MSA_START_OFFSET" ref="db803a44bf6930ef7656a7383efc0e37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_STREAM2_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdprx__hw_8h.html#b33f085beb142d89af401a11954a4817">XDPRX_STREAM2_MSA_START</a> - \
                <a class="code" href="xdprx__hw_8h.html#6e99cdbcca98e8277c0995285f752d78">XDPRX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 2 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="ecccb453b42afcaec8082d8490df56db"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_STREAM3_MSA_START" ref="ecccb453b42afcaec8082d8490df56db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_STREAM3_MSA_START&nbsp;&nbsp;&nbsp;0x580          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 3.
</div>
</div><p>
<a class="anchor" name="6b8d4d058a16a389274d6a937a334351"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_STREAM3_MSA_START_OFFSET" ref="6b8d4d058a16a389274d6a937a334351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_STREAM3_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdprx__hw_8h.html#ecccb453b42afcaec8082d8490df56db">XDPRX_STREAM3_MSA_START</a> - \
                <a class="code" href="xdprx__hw_8h.html#6e99cdbcca98e8277c0995285f752d78">XDPRX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 3 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="6f794255762b22dcb07ab47e6addd884"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_STREAM4_MSA_START" ref="6f794255762b22dcb07ab47e6addd884" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_STREAM4_MSA_START&nbsp;&nbsp;&nbsp;0x5C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Start of the MSA registers for stream 4.
</div>
</div><p>
<a class="anchor" name="29c86a5c35b1cb19e9dcdb0b961ed01d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_STREAM4_MSA_START_OFFSET" ref="29c86a5c35b1cb19e9dcdb0b961ed01d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_STREAM4_MSA_START_OFFSET          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<b>Value:</b><div class="fragment"><pre class="fragment">(<a class="code" href="xdprx__hw_8h.html#6f794255762b22dcb07ab47e6addd884">XDPRX_STREAM4_MSA_START</a> - \
                <a class="code" href="xdprx__hw_8h.html#6e99cdbcca98e8277c0995285f752d78">XDPRX_STREAM1_MSA_START</a>)
</pre></div>The MSA registers for stream 4 are at an offset from the corresponding registers of stream 1.
</div>
</div><p>
<a class="anchor" name="89a57fdcda68ff09ee975b75fb59015e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_FIFO_OVERFLOW" ref="89a57fdcda68ff09ee975b75fb59015e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_FIFO_OVERFLOW&nbsp;&nbsp;&nbsp;0x110          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates an overflow in user FIFO.
</div>
</div><p>
<a class="anchor" name="509ff902eec618ff7e9291e24ba5f7d6"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_FIFO_OVERFLOW_FLAG_STREAMX_MASK" ref="509ff902eec618ff7e9291e24ba5f7d6" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_FIFO_OVERFLOW_FLAG_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the internal FIFO has detected on overflow condition for the specified stream.
</div>
</div><p>
<a class="anchor" name="229c45feb77dfebe50775ec65b5e5c85"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_FIFO_OVERFLOW_VID_TIMING_STREAMX_MASK" ref="229c45feb77dfebe50775ec65b5e5c85" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_FIFO_OVERFLOW_VID_TIMING_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 8)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the video timing FIFO has overflown for the specified stream.
</div>
</div><p>
<a class="anchor" name="cf600f20f71045d6228ea8703e2ed09a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_FIFO_OVERFLOW_VID_UNPACK_STREAMX_MASK" ref="cf600f20f71045d6228ea8703e2ed09a" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_FIFO_OVERFLOW_VID_UNPACK_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream &lt;&lt; 4)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Indicates that the video unpack FIFO has overflown for the specified stream.
</div>
</div><p>
<a class="anchor" name="8474782374e55c0115803b31a027a0ca"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_PIXEL_WIDTH" ref="8474782374e55c0115803b31a027a0ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_PIXEL_WIDTH&nbsp;&nbsp;&nbsp;0x010          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Selects the width of the user data input port.
</div>
</div><p>
<a class="anchor" name="df76f7880384d45ccefa4f0f57d4d03e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_PIXEL_WIDTH_1" ref="df76f7880384d45ccefa4f0f57d4d03e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_PIXEL_WIDTH_1&nbsp;&nbsp;&nbsp;0x1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Single pixel wide interface.
</div>
</div><p>
<a class="anchor" name="70d242bf6ac286a0a9b996606fb73dbb"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_PIXEL_WIDTH_2" ref="70d242bf6ac286a0a9b996606fb73dbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_PIXEL_WIDTH_2&nbsp;&nbsp;&nbsp;0x2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Dual pixel output mode.
</div>
</div><p>
<a class="anchor" name="1a45d76d16ba90eff40645e168c4b49e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_PIXEL_WIDTH_4" ref="1a45d76d16ba90eff40645e168c4b49e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_PIXEL_WIDTH_4&nbsp;&nbsp;&nbsp;0x4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Quad pixel output mode.
</div>
</div><p>
<a class="anchor" name="29cde558f2952c4cf19ca7eb17a69c40"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_VSYNC_STATE" ref="29cde558f2952c4cf19ca7eb17a69c40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_VSYNC_STATE&nbsp;&nbsp;&nbsp;0x114          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Provides a mechanism for the host processor to monitor the state of the video data path.
</div>
</div><p>
<a class="anchor" name="b91b66ea399741309840561a172fe9c9"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_USER_VSYNC_STATE_STREAMX_MASK" ref="b91b66ea399741309840561a172fe9c9" args="(Stream)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_USER_VSYNC_STATE_STREAMX_MASK          </td>
          <td>(</td>
          <td class="paramtype">Stream&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(Stream)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The state of the vertical sync pulse for the specified stream.
</div>
</div><p>
<a class="anchor" name="145e22a93c1ab4ddda9c8ba2b15ee809"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VC_PAYLOAD_TABLE" ref="145e22a93c1ab4ddda9c8ba2b15ee809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VC_PAYLOAD_TABLE&nbsp;&nbsp;&nbsp;0x800          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Virtual channel payload table (0xFF bytes).
</div>
</div><p>
<a class="anchor" name="68b3ba50f3fa994d3042caa9a2261d5d"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VC_PAYLOAD_TABLE_ID_SLOT" ref="68b3ba50f3fa994d3042caa9a2261d5d" args="(SlotNum)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VC_PAYLOAD_TABLE_ID_SLOT          </td>
          <td>(</td>
          <td class="paramtype">SlotNum&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;(XDPRX_VC_PAYLOAD_TABLE + SlotNum)</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>

</div>
</div><p>
<a class="anchor" name="f1a6ca155cdf9ab51106b780a3984538"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION" ref="f1a6ca155cdf9ab51106b780a3984538" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION&nbsp;&nbsp;&nbsp;0x0F8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Version and revision of the DisplayPort core.
</div>
</div><p>
<a class="anchor" name="ea9678247c302ff8b5dd36cc75c32cc2"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_PATCH_MASK" ref="ea9678247c302ff8b5dd36cc75c32cc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_PATCH_MASK&nbsp;&nbsp;&nbsp;0x00000030          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core patch details.
</div>
</div><p>
<a class="anchor" name="5908571fd267caa782059bd30f6a1a59"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_PATCH_SHIFT" ref="5908571fd267caa782059bd30f6a1a59" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_PATCH_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core patch details.
</div>
</div><p>
<a class="anchor" name="3d9abe523cc9d5a1eaefa8bf4987396f"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_VER_MJR_MASK" ref="3d9abe523cc9d5a1eaefa8bf4987396f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_VER_MJR_MASK&nbsp;&nbsp;&nbsp;0x0000F000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core major version.
</div>
</div><p>
<a class="anchor" name="317a854d7254be7a2bb5330125c8e9b7"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_VER_MJR_SHIFT" ref="317a854d7254be7a2bb5330125c8e9b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_VER_MJR_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core major version.
</div>
</div><p>
<a class="anchor" name="911f65582db49eea4550fd8159368518"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_VER_MNR_MASK" ref="911f65582db49eea4550fd8159368518" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_VER_MNR_MASK&nbsp;&nbsp;&nbsp;0x00000F00          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core minor version.
</div>
</div><p>
<a class="anchor" name="02f4ac606ba2e2f453bb453d03dc6f04"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_VER_MNR_SHIFT" ref="02f4ac606ba2e2f453bb453d03dc6f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_VER_MNR_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core minor version.
</div>
</div><p>
<a class="anchor" name="f1e16ba8641c47a283f904e074a1c69e"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_VER_REV_MASK" ref="f1e16ba8641c47a283f904e074a1c69e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_VER_REV_MASK&nbsp;&nbsp;&nbsp;0x000000C0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Core version revision.
</div>
</div><p>
<a class="anchor" name="07945c8a1cf0b1410a1a36209b71277a"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_CORE_VER_REV_SHIFT" ref="07945c8a1cf0b1410a1a36209b71277a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_CORE_VER_REV_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift bits for core version revision.
</div>
</div><p>
<a class="anchor" name="ccf49ad3a62655f9a2cdc862051df4f6"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VERSION_INTER_REV_MASK" ref="ccf49ad3a62655f9a2cdc862051df4f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VERSION_INTER_REV_MASK&nbsp;&nbsp;&nbsp;0x0000000F          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Internal revision.
</div>
</div><p>
<a class="anchor" name="0eabb0d1a4864dbfbeee6af204e67278"></a><!-- doxytag: member="xdprx_hw.h::XDPRX_VIDEO_UNSUPPORTED" ref="0eabb0d1a4864dbfbeee6af204e67278" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDPRX_VIDEO_UNSUPPORTED&nbsp;&nbsp;&nbsp;0x094          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
DPCD register bit to inform the DisplayPort TX that video data is not supported.
</div>
</div><p>
<a class="anchor" name="628d5a7e9177de10469137a6e5e54e84"></a><!-- doxytag: member="xdprx_hw.h::XDprx_WriteReg" ref="628d5a7e9177de10469137a6e5e54e84" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XDprx_WriteReg          </td>
          <td>(</td>
          <td class="paramtype">BaseAddress,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset,         <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%">&nbsp;&nbsp;&nbsp;XDprx_Out32((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
This is a low-level function that writes to the specified register.<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the 32-bit data to write to the specified register.</td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl compact><dt><b>Note:</b></dt><dd>C-style signature: void <a class="el" href="xdprx__hw_8h.html#628d5a7e9177de10469137a6e5e54e84">XDprx_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

</div>
</div><p>
Copyright @ 1995-2014 Xilinx, Inc. All rights reserved.
