m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/simulation/modelsim
valu
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1572461122
!i10b 1
!s100 =1Cme]Bz]B]LXKHMefK0g3
I5mLDZa1=WZF46alkajeL50
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 alu_sv_unit
S1
R0
w1572450901
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1572461121.000000
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/alu.sv|
!i113 1
Z6 o-sv -work work
Z7 !s92 -sv -work work +incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3
Z8 tCvgOpt 0
valudec
R1
Z9 !s110 1572461121
!i10b 1
!s100 GPMcaAd[1YMYjgZ=[78DF0
IU:F5`CYVlUSU17emK0AmE3
R3
!s105 aludec_sv_unit
S1
R0
w1572450835
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/aludec.sv|
!i113 1
R6
R7
R8
vcontroller
R1
R9
!i10b 1
!s100 6MLjf3d]nQnH1KA8anaOI2
IM1F3[<TSmK5SMFF^gz23^1
R3
!s105 controller_sv_unit
S1
R0
Z10 w1572455708
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/controller.sv|
!i113 1
R6
R7
R8
vdatapath
R1
R9
!i10b 1
!s100 lf8:b?1WXcS`hg82?O0^o3
I::4>hg[DzIXZ>C7^dG@jO2
R3
!s105 datapath_sv_unit
S1
R0
w1572459632
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/datapath.sv|
!i113 1
R6
R7
R8
vdecode
R1
R9
!i10b 1
!s100 >B695@19=VFLHnI7PCIf43
ISh7NQ>IPn248IEQBZgoSj3
R3
!s105 decode_sv_unit
S1
R0
Z11 w1572449442
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/decode.sv|
!i113 1
R6
R7
R8
Edmem
R11
Z12 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z13 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z14 DPx4 ieee 16 std_logic_signed 0 22 C<aanc0R`<LWPSe[JYRP^3
Z15 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z16 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z17 8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd
Z18 FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd
l0
L12
Vbn3b0?2?3c<CA[;DdzR8^2
!s100 9UhgcemjCI:F<bA>GRZY=0
Z19 OV;C;10.5b;63
33
R2
!i10b 1
Z20 !s108 1572461122.000000
Z21 !s90 -reportprogress|300|-2008|-work|work|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd|
Z22 !s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/dmem.vhd|
!i113 1
Z23 o-2008 -work work
Z24 tExplicit 1 CvgOpt 0
Abehave
R12
R13
R14
R15
R16
DEx4 work 4 dmem 0 22 bn3b0?2?3c<CA[;DdzR8^2
l48
L21
VDh96PiNJ]7?7j;Lg;aQ4C2
!s100 :T59bj[[mPPf;6aL4X8bL0
R19
33
R2
!i10b 1
R20
R21
R22
!i113 1
R23
R24
vexecute
R1
R9
!i10b 1
!s100 lA[8;mQYE=BBKzZB4:o?;2
IzSQ6@oTZ0cO5m_X;EmJz20
R3
!s105 execute_sv_unit
S1
R0
R11
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/execute.sv|
!i113 1
R6
R7
R8
vfetch
R1
R9
!i10b 1
!s100 cTYZh]Z3QA0W7`ALIPSjm0
IHM;5Vm^7me7O0jdIjHTCD2
R3
!s105 fetch_sv_unit
S1
R0
R11
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/fetch.sv|
!i113 1
R6
R7
R8
vflopr
R1
R9
!i10b 1
!s100 J49jK_chWNbi6gESNf_d`3
IdDn?ND@?S6DaKWaR^QZ[[1
R3
!s105 flopr_sv_unit
S1
R0
R11
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/flopr.sv|
!i113 1
R6
R7
R8
vimem
R1
R9
!i10b 1
!s100 L_V^Hk]Iflk[L6F^fmoK@3
I[TfJh8dVn0CV:m7bC]7G@2
R3
!s105 imem_sv_unit
S1
R0
w1572461081
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/imem.sv|
!i113 1
R6
R7
R8
vmaindec
R1
R9
!i10b 1
!s100 KTF`7;KUS0dFb4M8Y>UVj2
I@IA0GIeLWKFdl2zcma<hZ2
R3
!s105 maindec_sv_unit
S1
R0
R10
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/maindec.sv|
!i113 1
R6
R7
R8
vmemory
R1
R9
!i10b 1
!s100 :QaJFCgiF`DbUSUTmWUH23
I<7<I<gVji`@YGUV6A=0cn2
R3
!s105 memory_sv_unit
S1
R0
w1572459173
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/memory.sv|
!i113 1
R6
R7
R8
vmux2
R1
R9
!i10b 1
!s100 ZcFDEPCUJJ5S4b`8L47QX0
IP:G4gSi;o^680Ic8_adRT3
R3
!s105 mux2_sv_unit
S1
R0
R11
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/mux2.sv|
!i113 1
R6
R7
R8
vprocessor_arm
R1
R9
!i10b 1
!s100 fdLke:oY]>WJ^_3;8F6iI0
IOW>DT<hkW?im;PjaKXX0>1
R3
!s105 processor_arm_sv_unit
S1
R0
w1572459122
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_arm.sv|
!i113 1
R6
R7
R8
vprocessor_tb
R1
R2
!i10b 1
!s100 `2g<4alGJR4C_cHeaS<CO2
ISBzS[98XCGe[h]MCJBP`B0
R3
!s105 processor_tb_sv_unit
S1
R0
R11
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv
L0 4
R4
r1
!s85 0
31
R20
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/processor_tb.sv|
!i113 1
R6
R7
R8
vregfile
R1
R9
!i10b 1
!s100 KYFX5GL9`]JoQnkQHZz[S0
Ii4EJTU1X9<E>fl2z<_7mC1
R3
!s105 regfile_sv_unit
S1
R0
R11
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/regfile.sv|
!i113 1
R6
R7
R8
vsignext
R1
R9
!i10b 1
!s100 2ZRMD`bBSXDBVj5CaaQFc1
IbzYVVXLgj4e?`jIo4@RI23
R3
!s105 signext_sv_unit
S1
R0
w1572461083
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/signext.sv|
!i113 1
R6
R7
R8
vwriteback
R1
R9
!i10b 1
!s100 hk5;3<F?WSmSJ]D;T7OMW3
IUf;3]6RmZh]0@]Ik:Wmh11
R3
!s105 writeback_sv_unit
S1
R0
R11
8C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv
FC:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3|C:/Users/rojomaldit/Desktop/ArquitecturaFPGA/Lab3/writeback.sv|
!i113 1
R6
R7
R8
