`define id_0 0
`timescale 1ps / 1ps
module module_1 (
    id_2,
    output logic id_3,
    id_4
);
  id_5 id_6 (
      .id_3(id_5),
      .id_4(id_3)
  );
  id_7 id_8 ();
  defparam id_9.id_10 = id_3;
endmodule
