0.6
2019.1
May 24 2019
15:06:07
D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sim_1/new/tb.v,1637802846,verilog,,,,tb,,,../../../../step3.srcs/sources_1/ip/clk_wiz_0_1,,,,,
D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,1637802229,verilog,,D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/new/test.v,,clk_wiz_0,,,../../../../step3.srcs/sources_1/ip/clk_wiz_0_1,,,,,
D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v,1637802229,verilog,,D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../step3.srcs/sources_1/ip/clk_wiz_0_1,,,,,
D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sources_1/new/test.v,1637802379,verilog,,D:/Code/Digital-Logic-Lab/Lab.7/step3/step3.srcs/sim_1/new/tb.v,,test,,,../../../../step3.srcs/sources_1/ip/clk_wiz_0_1,,,,,
