#ifndef OPENFPGA_BITSTREAM_TEMPLATE_H
#define OPENFPGA_BITSTREAM_TEMPLATE_H

/********************************************************************
 * This file includes functions to build bitstream database
 *******************************************************************/
#include "build_device_bitstream.h"
#include "build_fabric_bitstream.h"
#include "build_io_mapping_info.h"
#include "command.h"
#include "command_context.h"
#include "command_exit_codes.h"
#include "globals.h"
#include "openfpga_digest.h"
#include "openfpga_naming.h"
#include "openfpga_reserved_words.h"
#include "read_xml_arch_bitstream.h"
#include "report_bitstream_distribution.h"
#include "vtr_log.h"
#include "vtr_time.h"
#include "write_text_fabric_bitstream.h"
#include "write_xml_arch_bitstream.h"
#include "write_xml_fabric_bitstream.h"
#include "write_xml_io_mapping.h"

/* begin namespace openfpga */
namespace openfpga {

/********************************************************************
 * A wrapper function to call the build_device_bitstream() in FPGA bitstream
 *******************************************************************/
template <class T>
int fpga_bitstream_template(T& openfpga_ctx, const Command& cmd,
                            const CommandContext& cmd_context) {
  CommandOptionId opt_verbose = cmd.option("verbose");
  CommandOptionId opt_no_time_stamp = cmd.option("no_time_stamp");
  CommandOptionId opt_write_file = cmd.option("write_file");
  CommandOptionId opt_read_file = cmd.option("read_file");

  if (true == cmd_context.option_enable(cmd, opt_read_file)) {
    openfpga_ctx.mutable_bitstream_manager() = read_xml_architecture_bitstream(
      cmd_context.option_value(cmd, opt_read_file).c_str());
  } else {
    openfpga_ctx.mutable_bitstream_manager() = build_device_bitstream(
      g_vpr_ctx, openfpga_ctx, cmd_context.option_enable(cmd, opt_verbose));
  }

  if (true == cmd_context.option_enable(cmd, opt_write_file)) {
    std::string src_dir_path =
      find_path_dir_name(cmd_context.option_value(cmd, opt_write_file));

    /* Create directories */
    create_directory(src_dir_path);

    write_xml_architecture_bitstream(
      openfpga_ctx.bitstream_manager(),
      cmd_context.option_value(cmd, opt_write_file),
      !cmd_context.option_enable(cmd, opt_no_time_stamp));
  }

  /* TODO: should identify the error code from internal function execution */
  return CMD_EXEC_SUCCESS;
}

/********************************************************************
 * A wrapper function to call the build_fabric_bitstream() in FPGA bitstream
 *******************************************************************/
template <class T>
int build_fabric_bitstream_template(T& openfpga_ctx, const Command& cmd,
                                    const CommandContext& cmd_context) {
  CommandOptionId opt_verbose = cmd.option("verbose");

  /* Build fabric bitstream here */
  openfpga_ctx.mutable_fabric_bitstream() = build_fabric_dependent_bitstream(
    openfpga_ctx.bitstream_manager(), openfpga_ctx.module_graph(),
    openfpga_ctx.arch().circuit_lib, openfpga_ctx.arch().config_protocol,
    cmd_context.option_enable(cmd, opt_verbose));

  /* TODO: should identify the error code from internal function execution */
  return CMD_EXEC_SUCCESS;
}

/********************************************************************
 * A wrapper function to call the write_fabric_bitstream() in FPGA bitstream
 *******************************************************************/
template <class T>
int write_fabric_bitstream_template(const T& openfpga_ctx, const Command& cmd,
                                    const CommandContext& cmd_context) {
  CommandOptionId opt_verbose = cmd.option("verbose");
  CommandOptionId opt_file = cmd.option("file");
  CommandOptionId opt_file_format = cmd.option("format");
  CommandOptionId opt_fast_config = cmd.option("fast_configuration");
  CommandOptionId opt_keep_dont_care_bits = cmd.option("keep_dont_care_bits");
  CommandOptionId opt_wl_decremental_order = cmd.option("wl_decremental_order");
  CommandOptionId opt_no_time_stamp = cmd.option("no_time_stamp");

  /* Write fabric bitstream if required */
  int status = CMD_EXEC_SUCCESS;

  VTR_ASSERT(true == cmd_context.option_enable(cmd, opt_file));

  std::string src_dir_path =
    find_path_dir_name(cmd_context.option_value(cmd, opt_file));

  /* Create directories */
  create_directory(src_dir_path);

  /* Check file format requirements */
  std::string file_format("plain_text");
  if (true == cmd_context.option_enable(cmd, opt_file_format)) {
    file_format = cmd_context.option_value(cmd, opt_file_format);
  }

  if (std::string("xml") == file_format) {
    status = write_fabric_bitstream_to_xml_file(
      openfpga_ctx.bitstream_manager(), openfpga_ctx.fabric_bitstream(),
      openfpga_ctx.arch().config_protocol,
      cmd_context.option_value(cmd, opt_file),
      !cmd_context.option_enable(cmd, opt_no_time_stamp),
      cmd_context.option_enable(cmd, opt_verbose));
  } else {
    /* By default, output in plain text format */
    status = write_fabric_bitstream_to_text_file(
      openfpga_ctx.bitstream_manager(), openfpga_ctx.fabric_bitstream(),
      openfpga_ctx.blwl_shift_register_banks(),
      openfpga_ctx.arch().config_protocol,
      openfpga_ctx.fabric_global_port_info(),
      cmd_context.option_value(cmd, opt_file),
      cmd_context.option_enable(cmd, opt_fast_config),
      cmd_context.option_enable(cmd, opt_keep_dont_care_bits),
      !cmd_context.option_enable(cmd, opt_wl_decremental_order),
      !cmd_context.option_enable(cmd, opt_no_time_stamp),
      cmd_context.option_enable(cmd, opt_verbose));
  }

  return status;
}

/********************************************************************
 * A wrapper function to call the write_io_mapping() in FPGA bitstream
 *******************************************************************/
template <class T>
int write_io_mapping_template(const T& openfpga_ctx, const Command& cmd,
                              const CommandContext& cmd_context) {
  CommandOptionId opt_verbose = cmd.option("verbose");
  CommandOptionId opt_no_time_stamp = cmd.option("no_time_stamp");
  CommandOptionId opt_file = cmd.option("file");

  /* Write fabric bitstream if required */
  int status = CMD_EXEC_SUCCESS;

  VTR_ASSERT(true == cmd_context.option_enable(cmd, opt_file));

  std::string src_dir_path =
    find_path_dir_name(cmd_context.option_value(cmd, opt_file));

  /* Create directories */
  create_directory(src_dir_path);

  /* Create a module as the top-level fabric, and add it to the module manager
   */
  std::string top_module_name = generate_fpga_top_module_name();
  ModuleId top_module =
    openfpga_ctx.module_graph().find_module(top_module_name);
  VTR_ASSERT(true == openfpga_ctx.module_graph().valid_module_id(top_module));

  /* VPR added a prefix to the output ports, remove them here */
  std::vector<std::string> prefix_to_remove;
  prefix_to_remove.push_back(std::string(VPR_BENCHMARK_OUT_PORT_PREFIX));
  prefix_to_remove.push_back(std::string(OPENFPGA_BENCHMARK_OUT_PORT_PREFIX));

  IoMap io_map = build_fpga_io_mapping_info(
    openfpga_ctx.module_graph(), top_module, g_vpr_ctx.atom(),
    g_vpr_ctx.placement(), openfpga_ctx.io_location_map(),
    openfpga_ctx.vpr_netlist_annotation(), std::string(), std::string(),
    prefix_to_remove);

  status = write_io_mapping_to_xml_file(
    io_map, cmd_context.option_value(cmd, opt_file),
    !cmd_context.option_enable(cmd, opt_no_time_stamp),
    cmd_context.option_enable(cmd, opt_verbose));

  return status;
}

/********************************************************************
 * A wrapper function to call the report_arch_bitstream_distribution() in FPGA
 *bitstream
 *******************************************************************/
template <class T>
int report_bitstream_distribution_template(const T& openfpga_ctx,
                                           const Command& cmd,
                                           const CommandContext& cmd_context) {
  CommandOptionId opt_file = cmd.option("file");
  CommandOptionId opt_no_time_stamp = cmd.option("no_time_stamp");

  int status = CMD_EXEC_SUCCESS;

  VTR_ASSERT(true == cmd_context.option_enable(cmd, opt_file));

  std::string src_dir_path =
    find_path_dir_name(cmd_context.option_value(cmd, opt_file));

  /* Create directories */
  create_directory(src_dir_path);

  /* Default depth requirement, this is to limit the report size by default */
  int depth = 1;
  CommandOptionId opt_depth = cmd.option("depth");
  if (true == cmd_context.option_enable(cmd, opt_depth)) {
    depth = std::atoi(cmd_context.option_value(cmd, opt_depth).c_str());
    /* Error out if we have negative depth */
    if (0 > depth) {
      VTR_LOG_ERROR(
        "Invalid depth '%d' which should be 0 or a positive number!\n", depth);
      return CMD_EXEC_FATAL_ERROR;
    }
  }

  status = report_bitstream_distribution(
    cmd_context.option_value(cmd, opt_file), openfpga_ctx.bitstream_manager(),
    openfpga_ctx.fabric_bitstream(),
    !cmd_context.option_enable(cmd, opt_no_time_stamp), depth);

  return status;
}

} /* end namespace openfpga */

#endif
