INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.sim/sim_1/impl/func/xsim/PICtop_tb_func_impl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Clk_PIC_TOP_Clk_PIC_TOP_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'Clk_gen_Clk_gen_clk_wiz'
INFO: [VRFC 10-3107] analyzing entity 'DMA'
INFO: [VRFC 10-3107] analyzing entity 'RX_RS232'
INFO: [VRFC 10-3107] analyzing entity 'ShiftRegister'
INFO: [VRFC 10-3107] analyzing entity 'TX_RS232'
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_fwft'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_bin_cntr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_status_flags_ss'
INFO: [VRFC 10-3107] analyzing entity 'Clk_PIC_TOP'
INFO: [VRFC 10-3107] analyzing entity 'Clk_gen'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'fifo_rd_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_wr_logic'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'fifo_memory'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_ramfifo'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_top'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_v13_2_5_synth'
INFO: [VRFC 10-3107] analyzing entity 'fifo_fifo_generator_v13_2_5'
INFO: [VRFC 10-3107] analyzing entity 'fifo'
INFO: [VRFC 10-3107] analyzing entity 'RS232top'
INFO: [VRFC 10-3107] analyzing entity 'PICtop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/PIC_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sources_1/imports/LCSEL/RS232_DMA_RAM/RS232_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Engenieer/Documents/LCSEL_git/LCSEL/RS232_DMA_RAM/RS232_DMA_RAM.srcs/sim_1/imports/RS232_DMA_RAM/tb_PICtop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PICtop_tb'
