// Seed: 545662302
module module_0 (
    inout  tri0 id_0,
    output tri1 id_1,
    output tri0 id_2
);
  logic id_4;
  assign module_1.id_16 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd62,
    parameter id_5 = 32'd86
) (
    input wand _id_0,
    output supply1 id_1,
    input tri id_2,
    input tri id_3,
    input tri id_4,
    input uwire _id_5,
    inout tri0 id_6,
    output uwire id_7,
    input uwire id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    input wand id_12,
    input wand id_13,
    input wire id_14,
    input uwire id_15,
    output supply1 id_16,
    output supply1 id_17,
    input tri1 id_18,
    output tri id_19,
    output supply0 id_20,
    input wor id_21,
    output wire id_22
);
  assign id_22 = id_13;
  logic [1 : id_0] id_24 = 1;
  logic [-1 'b0 : 1] id_25[1 'b0 : -1  >  1];
  ;
  logic id_26;
  ;
  logic [1 'h0 : id_5] id_27;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_19
  );
endmodule
