<dec f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.h' l='685' type='unsigned int llvm::AArch64TargetLowering::getRegisterByName(const char * RegName, llvm::EVT VT, llvm::SelectionDAG &amp; DAG) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3588' c='_ZNK4llvm14TargetLowering17getRegisterByNameEPKcNS_3EVTERNS_12SelectionDAGE'/>
<def f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5305' ll='5318' type='unsigned int llvm::AArch64TargetLowering::getRegisterByName(const char * RegName, llvm::EVT VT, llvm::SelectionDAG &amp; DAG) const'/>
<doc f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5303'>// FIXME? Maybe this could be a TableGen attribute on some registers and
// this table could be generated automatically from RegInfo.</doc>
