Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Apr 27 23:08:37 2025
| Host         : Laptoptycles running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     169         
DPIR-1     Warning           Asynchronous driver check       35          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   5           
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (413)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (422)
5. checking no_input_delay (5)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (413)
--------------------------
 There are 79 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff15/temp_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff2a/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff5/tick_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (422)
--------------------------------------------------
 There are 422 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.523        0.000                      0                  504        0.166        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.523        0.000                      0                  504        0.166        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.183ns  (logic 2.924ns (47.290%)  route 3.259ns (52.710%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.502ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.899     5.502    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  ff20/debounce_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.518     6.020 r  ff20/debounce_counter_reg[5]/Q
                         net (fo=2, routed)           0.778     6.798    ff20/debounce_counter_reg[5]
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.454 r  ff20/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.001     7.454    ff20/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.568 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.568    ff20/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.682 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.682    ff20/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.796 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.796    ff20/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.910 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.910    ff20/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X7Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.244 f  ff20/DEBOUNCED_OUT0_carry__2_i_10__1/O[1]
                         net (fo=2, routed)           1.160     9.404    ff20/p_0_in[26]
    SLICE_X8Y53          LUT2 (Prop_lut2_I0_O)        0.303     9.707 r  ff20/DEBOUNCED_OUT0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.707    ff20/DEBOUNCED_OUT0_carry__2_i_7__1_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.240 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.321    11.561    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X3Y56          LUT3 (Prop_lut3_I1_O)        0.124    11.685 r  ff20/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    11.685    ff20/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X3Y56          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.605    15.028    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.187    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X3Y56          FDRE (Setup_fdre_C_D)        0.029    15.208    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  3.523    

Slack (MET) :             3.605ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.971ns  (logic 3.011ns (50.423%)  route 2.960ns (49.577%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.501ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.898     5.501    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  ff18/debounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y46          FDRE (Prop_fdre_C_Q)         0.456     5.957 r  ff18/debounce_counter_reg[2]/Q
                         net (fo=2, routed)           0.815     6.771    ff18/debounce_counter_reg[2]
    SLICE_X3Y46          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.445 r  ff18/DEBOUNCED_OUT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.445    ff18/DEBOUNCED_OUT0_carry_i_10_n_0
    SLICE_X3Y47          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.559 r  ff18/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.559    ff18/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X3Y48          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.673 r  ff18/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.673    ff18/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.787 r  ff18/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.788    ff18/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.902 r  ff18/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.902    ff18/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.016 r  ff18/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     8.016    ff18/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.350 f  ff18/DEBOUNCED_OUT0_carry__2_i_10/O[1]
                         net (fo=2, routed)           0.833     9.183    ff18/p_0_in[26]
    SLICE_X4Y51          LUT2 (Prop_lut2_I0_O)        0.303     9.486 r  ff18/DEBOUNCED_OUT0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     9.486    ff18/DEBOUNCED_OUT0_carry__2_i_7_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.036 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.731    10.767    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X4Y52          LUT3 (Prop_lut3_I1_O)        0.124    10.891 r  ff18/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.581    11.472    ff18/DEBOUNCED_OUT_i_1_n_0
    SLICE_X3Y52          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.606    15.029    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.187    15.216    
                         clock uncertainty           -0.035    15.180    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)       -0.103    15.077    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  3.605    

Slack (MET) :             4.002ns  (required time - arrival time)
  Source:                 ff22/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff22/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 2.981ns (52.264%)  route 2.723ns (47.736%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.900     5.503    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y48          FDRE                                         r  ff22/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y48          FDRE (Prop_fdre_C_Q)         0.456     5.959 r  ff22/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.669     6.628    ff22/debounce_counter_reg[1]
    SLICE_X2Y48          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.265 r  ff22/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.265    ff22/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X2Y49          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.382 r  ff22/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.001     7.383    ff22/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X2Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.500 r  ff22/DEBOUNCED_OUT0_carry__0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.500    ff22/DEBOUNCED_OUT0_carry__0_i_3__3_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.617 r  ff22/DEBOUNCED_OUT0_carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.617    ff22/DEBOUNCED_OUT0_carry__0_i_9__3_n_0
    SLICE_X2Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.734 r  ff22/DEBOUNCED_OUT0_carry__1_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.734    ff22/DEBOUNCED_OUT0_carry__1_i_4__3_n_0
    SLICE_X2Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.851 r  ff22/DEBOUNCED_OUT0_carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.851    ff22/DEBOUNCED_OUT0_carry__1_i_9__3_n_0
    SLICE_X2Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.174 f  ff22/DEBOUNCED_OUT0_carry__2_i_10__3/O[1]
                         net (fo=2, routed)           0.946     9.120    ff22/p_0_in[26]
    SLICE_X1Y53          LUT2 (Prop_lut2_I0_O)        0.306     9.426 r  ff22/DEBOUNCED_OUT0_carry__2_i_7__3/O
                         net (fo=1, routed)           0.000     9.426    ff22/DEBOUNCED_OUT0_carry__2_i_7__3_n_0
    SLICE_X1Y53          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.976 r  ff22/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.107    11.082    ff22/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X1Y55          LUT3 (Prop_lut3_I1_O)        0.124    11.206 r  ff22/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    11.206    ff22/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X1Y55          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.605    15.028    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.187    15.215    
                         clock uncertainty           -0.035    15.179    
    SLICE_X1Y55          FDRE (Setup_fdre_C_D)        0.029    15.208    ff22/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.208    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                  4.002    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[17]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.304ns  (logic 0.842ns (15.874%)  route 4.462ns (84.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.720    10.323    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.422    10.745 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           1.072    11.817    ff16/shift_counter[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.296    12.113 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.350    12.463    ff16/shift_counter[4]_i_3_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          3.040    15.627    ff16/shift_counter[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.770    20.192    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.187    20.379    
                         clock uncertainty           -0.035    20.344    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.202    20.142    ff16/bcds_reg[17]
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[18]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.304ns  (logic 0.842ns (15.874%)  route 4.462ns (84.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.720    10.323    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.422    10.745 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           1.072    11.817    ff16/shift_counter[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.296    12.113 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.350    12.463    ff16/shift_counter[4]_i_3_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          3.040    15.627    ff16/shift_counter[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.770    20.192    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.187    20.379    
                         clock uncertainty           -0.035    20.344    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.202    20.142    ff16/bcds_reg[18]
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[19]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.304ns  (logic 0.842ns (15.874%)  route 4.462ns (84.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.720    10.323    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.422    10.745 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           1.072    11.817    ff16/shift_counter[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.296    12.113 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.350    12.463    ff16/shift_counter[4]_i_3_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          3.040    15.627    ff16/shift_counter[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.770    20.192    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.187    20.379    
                         clock uncertainty           -0.035    20.344    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.202    20.142    ff16/bcds_reg[19]
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[20]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.304ns  (logic 0.842ns (15.874%)  route 4.462ns (84.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.720    10.323    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.422    10.745 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           1.072    11.817    ff16/shift_counter[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.296    12.113 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.350    12.463    ff16/shift_counter[4]_i_3_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          3.040    15.627    ff16/shift_counter[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.770    20.192    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.187    20.379    
                         clock uncertainty           -0.035    20.344    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.202    20.142    ff16/bcds_reg[20]
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[21]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.304ns  (logic 0.842ns (15.874%)  route 4.462ns (84.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.720    10.323    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.422    10.745 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           1.072    11.817    ff16/shift_counter[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.296    12.113 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.350    12.463    ff16/shift_counter[4]_i_3_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          3.040    15.627    ff16/shift_counter[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.770    20.192    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.187    20.379    
                         clock uncertainty           -0.035    20.344    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.202    20.142    ff16/bcds_reg[21]
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[22]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.304ns  (logic 0.842ns (15.874%)  route 4.462ns (84.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.720    10.323    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.422    10.745 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           1.072    11.817    ff16/shift_counter[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.296    12.113 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.350    12.463    ff16/shift_counter[4]_i_3_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          3.040    15.627    ff16/shift_counter[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.770    20.192    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.187    20.379    
                         clock uncertainty           -0.035    20.344    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.202    20.142    ff16/bcds_reg[22]
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.515    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 ff16/shift_counter_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[23]/CE
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin fall@15.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.304ns  (logic 0.842ns (15.874%)  route 4.462ns (84.126%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.192ns = ( 20.192 - 15.000 ) 
    Source Clock Delay      (SCD):    5.323ns = ( 10.323 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.720    10.323    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y62          FDCE                                         r  ff16/shift_counter_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y62          FDCE (Prop_fdce_C_Q)         0.422    10.745 r  ff16/shift_counter_reg[0]/Q
                         net (fo=7, routed)           1.072    11.817    ff16/shift_counter[0]
    SLICE_X5Y57          LUT2 (Prop_lut2_I0_O)        0.296    12.113 f  ff16/shift_counter[4]_i_3/O
                         net (fo=1, routed)           0.350    12.463    ff16/shift_counter[4]_i_3_n_0
    SLICE_X4Y57          LUT6 (Prop_lut6_I2_O)        0.124    12.587 r  ff16/shift_counter[4]_i_1/O
                         net (fo=57, routed)          3.040    15.627    ff16/shift_counter[4]_i_1_n_0
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                     15.000    15.000 f  
    E3                                                0.000    15.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    15.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    16.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    18.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.770    20.192    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[23]/C  (IS_INVERTED)
                         clock pessimism              0.187    20.379    
                         clock uncertainty           -0.035    20.344    
    SLICE_X3Y42          FDCE (Setup_fdce_C_CE)      -0.202    20.142    ff16/bcds_reg[23]
  -------------------------------------------------------------------
                         required time                         20.142    
                         arrival time                         -15.627    
  -------------------------------------------------------------------
                         slack                                  4.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  ff20/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.754 r  ff20/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.879    ff20/debounce_counter_reg[6]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.035 r  ff20/debounce_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.036    ff20/debounce_counter_reg[4]_i_1__1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.089 r  ff20/debounce_counter_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     2.089    ff20/debounce_counter_reg[8]_i_1__1_n_7
    SLICE_X6Y50          FDRE                                         r  ff20/debounce_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  ff20/debounce_counter_reg[8]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.923    ff20/debounce_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_out_reg_reg[19]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.281ns  (logic 0.146ns (51.937%)  route 0.135ns (48.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns = ( 7.110 - 5.000 ) 
    Source Clock Delay      (SCD):    1.589ns = ( 6.589 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.669     6.589    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ff16/bcds_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.146     6.735 r  ff16/bcds_reg[19]/Q
                         net (fo=5, routed)           0.135     6.870    ff16/bcds_reg_n_0_[19]
    SLICE_X5Y42          FDCE                                         r  ff16/bcds_out_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.945     7.110    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y42          FDCE                                         r  ff16/bcds_out_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism             -0.483     6.627    
    SLICE_X5Y42          FDCE (Hold_fdce_C_D)         0.077     6.704    ff16/bcds_out_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -6.704    
                         arrival time                           6.870    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ff18/debounce_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/debounce_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  ff18/debounce_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  ff18/debounce_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.851    ff18/debounce_counter_reg[15]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.011 r  ff18/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.012    ff18/debounce_counter_reg[12]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.066 r  ff18/debounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.066    ff18/debounce_counter_reg[16]_i_1_n_7
    SLICE_X5Y50          FDRE                                         r  ff18/debounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  ff18/debounce_counter_reg[16]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    ff18/debounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.066    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.626ns  (logic 0.216ns (34.511%)  route 0.410ns (65.489%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.572     6.491    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  ff16/bcds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.167     6.658 r  ff16/bcds_reg[0]/Q
                         net (fo=5, routed)           0.410     7.068    ff16/bcds_reg_n_0_[0]
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.049     7.117 r  ff16/bcds[4]_i_1/O
                         net (fo=1, routed)           0.000     7.117    ff16/bcds[4]_i_1_n_0
    SLICE_X9Y43          FDCE                                         r  ff16/bcds_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.916     7.081    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  ff16/bcds_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.830    
    SLICE_X9Y43          FDCE (Hold_fdce_C_D)         0.114     6.944    ff16/bcds_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.944    
                         arrival time                           7.117    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ff20/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/debounce_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  ff20/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.164     1.754 r  ff20/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.879    ff20/debounce_counter_reg[6]
    SLICE_X6Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.035 r  ff20/debounce_counter_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     2.036    ff20/debounce_counter_reg[4]_i_1__1_n_0
    SLICE_X6Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.102 r  ff20/debounce_counter_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     2.102    ff20/debounce_counter_reg[8]_i_1__1_n_5
    SLICE_X6Y50          FDRE                                         r  ff20/debounce_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y50          FDRE                                         r  ff20/debounce_counter_reg[10]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.134     1.923    ff20/debounce_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ff16/binary_reg[24]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[25]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.249ns (81.304%)  route 0.057ns (18.696%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 7.007 - 5.000 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.572     6.491    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  ff16/binary_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.151     6.642 r  ff16/binary_reg[24]/Q
                         net (fo=1, routed)           0.057     6.700    ff16/in3[25]
    SLICE_X8Y62          LUT4 (Prop_lut4_I1_O)        0.098     6.798 r  ff16/binary[25]_i_1/O
                         net (fo=1, routed)           0.000     6.798    ff16/binary[25]_i_1_n_0
    SLICE_X8Y62          FDCE                                         r  ff16/binary_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.842     7.007    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  ff16/binary_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.515     6.491    
    SLICE_X8Y62          FDCE (Hold_fdce_C_D)         0.125     6.616    ff16/binary_reg[25]
  -------------------------------------------------------------------
                         required time                         -6.616    
                         arrival time                           6.798    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ff18/debounce_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/debounce_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.590ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  ff18/debounce_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y49          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  ff18/debounce_counter_reg[15]/Q
                         net (fo=2, routed)           0.120     1.851    ff18/debounce_counter_reg[15]
    SLICE_X5Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     2.011 r  ff18/debounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.012    ff18/debounce_counter_reg[12]_i_1_n_0
    SLICE_X5Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.077 r  ff18/debounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.077    ff18/debounce_counter_reg[16]_i_1_n_5
    SLICE_X5Y50          FDRE                                         r  ff18/debounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.875     2.040    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y50          FDRE                                         r  ff18/debounce_counter_reg[18]/C
                         clock pessimism             -0.250     1.789    
    SLICE_X5Y50          FDRE (Hold_fdre_C_D)         0.105     1.894    ff18/debounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 ff22/debounce_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff22/debounce_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.671     1.591    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  ff22/debounce_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.732 r  ff22/debounce_counter_reg[6]/Q
                         net (fo=2, routed)           0.134     1.866    ff22/debounce_counter_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.026 r  ff22/debounce_counter_reg[4]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     2.026    ff22/debounce_counter_reg[4]_i_1__3_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.080 r  ff22/debounce_counter_reg[8]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     2.080    ff22/debounce_counter_reg[8]_i_1__3_n_7
    SLICE_X0Y50          FDRE                                         r  ff22/debounce_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.878     2.043    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  ff22/debounce_counter_reg[8]/C
                         clock pessimism             -0.250     1.792    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.897    ff22/debounce_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ff16/bcds_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/bcds_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.622ns  (logic 0.212ns (34.090%)  route 0.410ns (65.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns = ( 7.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.491ns = ( 6.491 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.572     6.491    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y62          FDCE                                         r  ff16/bcds_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y62          FDCE (Prop_fdce_C_Q)         0.167     6.658 r  ff16/bcds_reg[0]/Q
                         net (fo=5, routed)           0.410     7.068    ff16/bcds_reg_n_0_[0]
    SLICE_X9Y43          LUT5 (Prop_lut5_I2_O)        0.045     7.113 r  ff16/bcds[2]_i_1/O
                         net (fo=1, routed)           0.000     7.113    ff16/bcds[2]_i_1_n_0
    SLICE_X9Y43          FDCE                                         r  ff16/bcds_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.916     7.081    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y43          FDCE                                         r  ff16/bcds_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.250     6.830    
    SLICE_X9Y43          FDCE (Hold_fdce_C_D)         0.099     6.929    ff16/bcds_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.929    
                         arrival time                           7.113    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 ff16/binary_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff16/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.324ns  (logic 0.212ns (65.397%)  route 0.112ns (34.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns = ( 7.011 - 5.000 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 6.495 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.576     6.495    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y52         FDCE (Prop_fdce_C_Q)         0.167     6.662 r  ff16/binary_reg[5]/Q
                         net (fo=1, routed)           0.112     6.775    ff16/in3[6]
    SLICE_X10Y53         LUT4 (Prop_lut4_I1_O)        0.045     6.820 r  ff16/binary[6]_i_1/O
                         net (fo=1, routed)           0.000     6.820    ff16/binary[6]_i_1_n_0
    SLICE_X10Y53         FDCE                                         r  ff16/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.846     7.011    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  ff16/binary_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.500     6.510    
    SLICE_X10Y53         FDCE (Hold_fdce_C_D)         0.124     6.634    ff16/binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.634    
                         arrival time                           6.819    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y43     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y45     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y46     ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y47     ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y47     ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y43     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y45     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y46     ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           433 Endpoints
Min Delay           433 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.300ns  (logic 13.533ns (70.120%)  route 5.767ns (29.880%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    17.636 r  ff5/plusOp__4/P[20]
                         net (fo=3, routed)           1.664    19.300    ff6/NUMBER_1_OUT_reg[24]_6[20]
    SLICE_X8Y59          FDCE                                         r  ff6/NUMBER_1_OUT_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.260ns  (logic 13.533ns (70.267%)  route 5.727ns (29.733%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[23])
                                                      1.820    17.636 r  ff5/plusOp__4/P[23]
                         net (fo=3, routed)           1.624    19.260    ff6/NUMBER_1_OUT_reg[24]_6[23]
    SLICE_X8Y59          FDCE                                         r  ff6/NUMBER_1_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.155ns  (logic 13.533ns (70.651%)  route 5.622ns (29.349%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820    17.636 r  ff5/plusOp__4/P[21]
                         net (fo=3, routed)           1.519    19.155    ff6/NUMBER_1_OUT_reg[24]_6[21]
    SLICE_X8Y59          FDCE                                         r  ff6/NUMBER_1_OUT_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.990ns  (logic 13.533ns (71.265%)  route 5.457ns (28.735%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[24])
                                                      1.820    17.636 r  ff5/plusOp__4/P[24]
                         net (fo=3, routed)           1.354    18.990    ff6/NUMBER_1_OUT_reg[24]_6[24]
    SLICE_X11Y59         FDCE                                         r  ff6/NUMBER_3_OUT_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.963ns  (logic 13.533ns (71.367%)  route 5.430ns (28.633%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[12])
                                                      1.820    17.636 r  ff5/plusOp__4/P[12]
                         net (fo=3, routed)           1.327    18.963    ff6/NUMBER_1_OUT_reg[24]_6[12]
    SLICE_X9Y54          FDCE                                         r  ff6/NUMBER_1_OUT_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.962ns  (logic 13.533ns (71.369%)  route 5.429ns (28.631%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[16])
                                                      1.820    17.636 r  ff5/plusOp__4/P[16]
                         net (fo=3, routed)           1.326    18.962    ff6/NUMBER_1_OUT_reg[24]_6[16]
    SLICE_X10Y60         FDCE                                         r  ff6/NUMBER_1_OUT_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.887ns  (logic 13.533ns (71.652%)  route 5.354ns (28.348%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[15])
                                                      1.820    17.636 r  ff5/plusOp__4/P[15]
                         net (fo=3, routed)           1.251    18.887    ff6/NUMBER_1_OUT_reg[24]_6[15]
    SLICE_X12Y56         FDCE                                         r  ff6/NUMBER_1_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_2_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.885ns  (logic 13.533ns (71.660%)  route 5.352ns (28.340%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[5])
                                                      1.820    17.636 r  ff5/plusOp__4/P[5]
                         net (fo=3, routed)           1.249    18.885    ff6/NUMBER_1_OUT_reg[24]_6[5]
    SLICE_X12Y53         FDCE                                         r  ff6/NUMBER_2_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_3_OUT_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.875ns  (logic 13.533ns (71.698%)  route 5.342ns (28.302%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[23])
                                                      1.820    17.636 r  ff5/plusOp__4/P[23]
                         net (fo=3, routed)           1.239    18.875    ff6/NUMBER_1_OUT_reg[24]_6[23]
    SLICE_X11Y59         FDCE                                         r  ff6/NUMBER_3_OUT_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff6/NUMBER_1_OUT_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.826ns  (logic 13.533ns (71.884%)  route 5.293ns (28.116%))
  Logic Levels:           7  (DSP48E1=6 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE                         0.000     0.000 r  ff4/ff1/count_reg[4]/C
    SLICE_X13Y45         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  ff4/ff1/count_reg[4]/Q
                         net (fo=7, routed)           0.788     1.207    ff5/BCD_BUS_OUT[9]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_A[4]_P[7])
                                                      4.014     5.221 r  ff5/plusOp/P[7]
                         net (fo=1, routed)           0.784     6.005    ff5/plusOp_n_98
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_C[7]_P[11])
                                                      1.820     7.825 r  ff5/plusOp__0/P[11]
                         net (fo=1, routed)           0.438     8.263    ff5/plusOp__0_n_94
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_C[11]_P[4])
                                                      1.820    10.083 r  ff5/plusOp__1/P[4]
                         net (fo=1, routed)           0.865    10.948    ff5/plusOp__1_n_101
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_C[4]_P[18])
                                                      1.820    12.768 r  ff5/plusOp__2/P[18]
                         net (fo=1, routed)           0.790    13.558    ff5/plusOp__2_n_87
    DSP48_X0Y20          DSP48E1 (Prop_dsp48e1_C[18]_P[21])
                                                      1.820    15.378 r  ff5/plusOp__3/P[21]
                         net (fo=1, routed)           0.438    15.816    ff5/plusOp__3_n_84
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_C[21]_P[13])
                                                      1.820    17.636 r  ff5/plusOp__4/P[13]
                         net (fo=3, routed)           1.190    18.826    ff6/NUMBER_1_OUT_reg[24]_6[13]
    SLICE_X14Y55         FDCE                                         r  ff6/NUMBER_1_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff9/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff9/TIMER_FINISHED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y32          FDCE                         0.000     0.000 r  ff9/count_reg[0]/C
    SLICE_X7Y32          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  ff9/count_reg[0]/Q
                         net (fo=7, routed)           0.078     0.219    ff9/count_reg[0]
    SLICE_X6Y32          LUT6 (Prop_lut6_I1_O)        0.045     0.264 r  ff9/TIMER_FINISHED_i_1/O
                         net (fo=1, routed)           0.000     0.264    ff9/TIMER_FINISHED_i_1_n_0
    SLICE_X6Y32          FDCE                                         r  ff9/TIMER_FINISHED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE                         0.000     0.000 r  ff14/current_rand_reg[7]/C
    SLICE_X2Y46          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff14/current_rand_reg[7]/Q
                         net (fo=2, routed)           0.122     0.286    ff14/Q[7]
    SLICE_X2Y46          FDRE                                         r  ff14/current_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y42         FDRE                         0.000     0.000 r  ff4/ff3/tick_reg__0/C
    SLICE_X14Y42         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff3/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff3/tick_reg__0_n_0
    SLICE_X15Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff3/tick_i_1__2/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff3/tick_i_1__2_n_0
    SLICE_X15Y42         FDRE                                         r  ff4/ff3/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff5/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE                         0.000     0.000 r  ff4/ff5/tick_reg__0/C
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  ff4/ff5/tick_reg__0/Q
                         net (fo=1, routed)           0.082     0.246    ff4/ff5/tick_reg__0_n_0
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.291 r  ff4/ff5/tick_i_1__4/O
                         net (fo=1, routed)           0.000     0.291    ff4/ff5/tick_i_1__4_n_0
    SLICE_X13Y47         FDRE                                         r  ff4/ff5/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff5/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff5/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.191ns (62.917%)  route 0.113ns (37.083%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE                         0.000     0.000 r  ff4/ff5/tick_reg/C
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff5/tick_reg/Q
                         net (fo=7, routed)           0.113     0.259    ff4/ff5/CLK
    SLICE_X12Y47         LUT6 (Prop_lut6_I5_O)        0.045     0.304 r  ff4/ff5/tick__0_i_1__4/O
                         net (fo=1, routed)           0.000     0.304    ff4/ff5/tick__0_i_1__4_n_0
    SLICE_X12Y47         FDRE                                         r  ff4/ff5/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/current_rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff14/current_rand_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.158%)  route 0.171ns (54.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE                         0.000     0.000 r  ff14/current_rand_reg[2]/C
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff14/current_rand_reg[2]/Q
                         net (fo=2, routed)           0.171     0.312    ff14/Q[2]
    SLICE_X3Y46          FDRE                                         r  ff14/current_rand_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff3/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff3/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.191ns (60.917%)  route 0.123ns (39.083%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y42         FDRE                         0.000     0.000 r  ff4/ff3/tick_reg/C
    SLICE_X15Y42         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff3/tick_reg/Q
                         net (fo=9, routed)           0.123     0.269    ff4/ff3/tick_3
    SLICE_X14Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  ff4/ff3/tick__0_i_1__2/O
                         net (fo=1, routed)           0.000     0.314    ff4/ff3/tick__0_i_1__2_n_0
    SLICE_X14Y42         FDRE                                         r  ff4/ff3/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff4/ff4/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.277%)  route 0.106ns (33.723%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y44         FDCE                         0.000     0.000 r  ff4/ff4/count_reg[2]/C
    SLICE_X12Y44         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  ff4/ff4/count_reg[2]/Q
                         net (fo=8, routed)           0.106     0.270    ff4/ff4/Q[2]
    SLICE_X13Y44         LUT6 (Prop_lut6_I2_O)        0.045     0.315 r  ff4/ff4/tick__0_i_1__3/O
                         net (fo=1, routed)           0.000     0.315    ff4/ff4/tick__0_i_1__3_n_0
    SLICE_X13Y44         FDRE                                         r  ff4/ff4/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE                         0.000     0.000 r  ff4/ff1/tick_reg__0/C
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff1/tick_reg__0/Q
                         net (fo=1, routed)           0.132     0.273    ff4/ff1/tick_reg__0_n_0
    SLICE_X14Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.318 r  ff4/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    ff4/ff1/tick_i_1__0_n_0
    SLICE_X14Y43         FDRE                                         r  ff4/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff4/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff4/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDRE                         0.000     0.000 r  ff4/ff4/tick_reg__0/C
    SLICE_X13Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff4/tick_reg__0/Q
                         net (fo=1, routed)           0.132     0.273    ff4/ff4/tick_reg__0_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.318 r  ff4/ff4/tick_i_1__3/O
                         net (fo=1, routed)           0.000     0.318    ff4/ff4/tick_i_1__3_n_0
    SLICE_X14Y44         FDRE                                         r  ff4/ff4/tick_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.823ns  (logic 1.572ns (26.998%)  route 4.251ns (73.002%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           1.016    15.600    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.124    15.724 r  ff3/g0_b1/O
                         net (fo=1, routed)           0.598    16.322    ff13/ff1/out[1]
    SLICE_X1Y48          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.779ns  (logic 1.600ns (27.688%)  route 4.179ns (72.312%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           1.018    15.602    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.152    15.754 r  ff3/g0_b3/O
                         net (fo=1, routed)           0.524    16.278    ff13/ff1/out[3]
    SLICE_X1Y48          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.683ns  (logic 1.601ns (28.172%)  route 4.082ns (71.828%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           0.781    15.365    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.153    15.518 r  ff3/g0_b5/O
                         net (fo=1, routed)           0.664    16.183    ff13/ff1/out[5]
    SLICE_X1Y47          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 1.597ns (28.219%)  route 4.062ns (71.781%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           0.784    15.368    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.149    15.517 r  ff3/g0_b7/O
                         net (fo=1, routed)           0.642    16.159    ff13/ff1/out[7]
    SLICE_X1Y48          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.633ns  (logic 1.572ns (27.909%)  route 4.061ns (72.091%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           0.784    15.368    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.124    15.492 r  ff3/g0_b6/O
                         net (fo=1, routed)           0.640    16.132    ff13/ff1/out[6]
    SLICE_X1Y47          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.580ns  (logic 1.600ns (28.672%)  route 3.980ns (71.328%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           1.016    15.600    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.152    15.752 r  ff3/g0_b0/O
                         net (fo=1, routed)           0.328    16.080    ff13/ff1/out[0]
    SLICE_X2Y47          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.557ns  (logic 1.572ns (28.291%)  route 3.985ns (71.709%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           1.018    15.602    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.124    15.726 r  ff3/g0_b2/O
                         net (fo=1, routed)           0.330    16.056    ff13/ff1/out[2]
    SLICE_X1Y47          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff16/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.990ns  (logic 1.572ns (31.505%)  route 3.418ns (68.495%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.897    10.500    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y42          FDCE                                         r  ff16/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y42          FDCE (Prop_fdce_C_Q)         0.459    10.959 r  ff16/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           0.801    11.760    ff16/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y42          LUT3 (Prop_lut3_I0_O)        0.152    11.912 r  ff16/g0_b0_i_35/O
                         net (fo=2, routed)           1.287    13.199    ff3/g0_b0_i_13_0
    SLICE_X10Y44         LUT6 (Prop_lut6_I3_O)        0.326    13.525 r  ff3/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    13.525    ff3/g0_b0_i_27_n_0
    SLICE_X10Y44         MUXF7 (Prop_muxf7_I1_O)      0.214    13.739 r  ff3/g0_b0_i_13/O
                         net (fo=1, routed)           0.549    14.287    ff0/g0_b7_1
    SLICE_X7Y44          LUT6 (Prop_lut6_I5_O)        0.297    14.584 r  ff0/g0_b0_i_3/O
                         net (fo=8, routed)           0.781    15.365    ff3/SEGMENT_LIGHT_OUT_reg[0][1]
    SLICE_X1Y47          LUT5 (Prop_lut5_I2_O)        0.124    15.489 r  ff3/g0_b4/O
                         net (fo=1, routed)           0.000    15.489    ff13/ff1/out[4]
    SLICE_X1Y47          LDCE                                         r  ff13/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 1.312ns (22.631%)  route 4.485ns (77.369%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.717     5.320    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          1.157     6.933    ff0/fsm_state_change_triggers[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.057 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.647     7.704    ff0/last_triggers[5]_i_4_n_0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.124     7.828 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           1.001     8.829    ff18/current_state[3]_i_3
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.152     8.981 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.651     9.632    ff0/current_state_reg[0]_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.332     9.964 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.405    10.370    ff0/current_state[3]_i_3_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.623    11.117    ff0/current_state
    SLICE_X5Y55          FDRE                                         r  ff0/current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.797ns  (logic 1.312ns (22.632%)  route 4.485ns (77.368%))
  Logic Levels:           5  (LUT2=2 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.717     5.320    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y66          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=13, routed)          1.157     6.933    ff0/fsm_state_change_triggers[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I2_O)        0.124     7.057 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.647     7.704    ff0/last_triggers[5]_i_4_n_0
    SLICE_X1Y54          LUT2 (Prop_lut2_I1_O)        0.124     7.828 f  ff0/last_triggers[5]_i_2/O
                         net (fo=6, routed)           1.001     8.829    ff18/current_state[3]_i_3
    SLICE_X4Y52          LUT2 (Prop_lut2_I1_O)        0.152     8.981 r  ff18/current_state[3]_i_5/O
                         net (fo=1, routed)           0.651     9.632    ff0/current_state_reg[0]_1
    SLICE_X4Y53          LUT6 (Prop_lut6_I0_O)        0.332     9.964 r  ff0/current_state[3]_i_3/O
                         net (fo=1, routed)           0.405    10.370    ff0/current_state[3]_i_3_n_0
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.124    10.494 r  ff0/current_state[3]_i_1/O
                         net (fo=4, routed)           0.623    11.117    ff0/current_state
    SLICE_X4Y54          FDRE                                         r  ff0/current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff22/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.141ns (37.963%)  route 0.230ns (62.037%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff22/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  ff22/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff22/DEBOUNCED_OUT_reg/Q
                         net (fo=5, routed)           0.230     1.895    ff0/fsm_state_change_triggers[3]
    SLICE_X2Y54          FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.141ns (32.977%)  route 0.287ns (67.023%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.287     1.952    ff0/DEBOUNCED_OUT
    SLICE_X5Y54          FDRE                                         r  ff0/last_triggers_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.141ns (31.245%)  route 0.310ns (68.755%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.310     1.975    ff0/fsm_state_change_triggers[1]
    SLICE_X2Y54          FDRE                                         r  ff0/last_triggers_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.666%)  route 0.271ns (59.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.271     1.936    ff0/fsm_state_change_triggers[1]
    SLICE_X4Y54          LUT6 (Prop_lut6_I3_O)        0.045     1.981 r  ff0/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.981    ff0/current_state[3]_i_2_n_0
    SLICE_X4Y54          FDRE                                         r  ff0/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.493ns  (logic 0.141ns (28.603%)  route 0.352ns (71.397%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.601     1.520    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.352     2.013    ff0/fsm_state_change_triggers[2]
    SLICE_X2Y54          FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.504ns  (logic 0.186ns (36.881%)  route 0.318ns (63.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.318     1.983    ff0/fsm_state_change_triggers[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I1_O)        0.045     2.028 r  ff0/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.028    ff0/next_state[0]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  ff0/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.505ns  (logic 0.186ns (36.808%)  route 0.319ns (63.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.604     1.523    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.319     1.984    ff0/fsm_state_change_triggers[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I0_O)        0.045     2.029 r  ff0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.029    ff0/next_state[1]_i_1_n_0
    SLICE_X3Y55          FDRE                                         r  ff0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.186ns (36.501%)  route 0.324ns (63.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.324     1.989    ff0/DEBOUNCED_OUT
    SLICE_X5Y55          LUT6 (Prop_lut6_I4_O)        0.045     2.034 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.034    ff0/current_state[0]_i_1_n_0
    SLICE_X5Y55          FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.451ns  (logic 0.186ns (41.265%)  route 0.265ns (58.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.670     1.590    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  ff15/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141     1.731 r  ff15/temp_reg/Q
                         net (fo=10, routed)          0.265     1.996    ff0/CLK
    SLICE_X4Y52          LUT5 (Prop_lut5_I0_O)        0.045     2.041 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.041    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.186ns (31.503%)  route 0.404ns (68.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.404     2.070    ff0/DEBOUNCED_OUT
    SLICE_X3Y54          LUT6 (Prop_lut6_I3_O)        0.045     2.115 r  ff0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.115    ff0/next_state[2]_i_1_n_0
    SLICE_X3Y54          FDRE                                         r  ff0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.806ns  (logic 3.994ns (25.269%)  route 11.812ns (74.731%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          2.177    12.955    ff6/binary[0]_i_3_0[0]
    SLICE_X13Y55         LUT5 (Prop_lut5_I3_O)        0.373    13.328 r  ff6/binary[5]_i_7/O
                         net (fo=1, routed)           0.872    14.200    ff6/binary[5]_i_7_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I3_O)        0.124    14.324 r  ff6/binary[5]_i_4/O
                         net (fo=1, routed)           0.000    14.324    ff6/binary[5]_i_4_n_0
    SLICE_X13Y51         MUXF7 (Prop_muxf7_I1_O)      0.217    14.541 r  ff6/binary_reg[5]_i_2/O
                         net (fo=1, routed)           0.966    15.507    ff16/binary_reg[5]_0
    SLICE_X10Y52         LUT4 (Prop_lut4_I2_O)        0.299    15.806 r  ff16/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    15.806    ff16/binary[5]_i_1_n_0
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.528     9.951    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.798ns  (logic 3.989ns (25.250%)  route 11.809ns (74.750%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          2.385    13.163    ff6/binary[0]_i_3_0[0]
    SLICE_X12Y52         LUT6 (Prop_lut6_I3_O)        0.373    13.536 r  ff6/binary[4]_i_8/O
                         net (fo=1, routed)           0.680    14.216    ff6/binary[4]_i_8_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.124    14.340 r  ff6/binary[4]_i_4/O
                         net (fo=1, routed)           0.000    14.340    ff6/binary[4]_i_4_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.214    14.554 r  ff6/binary_reg[4]_i_2/O
                         net (fo=1, routed)           0.947    15.501    ff16/binary_reg[4]_0
    SLICE_X10Y52         LUT4 (Prop_lut4_I2_O)        0.297    15.798 r  ff16/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    15.798    ff16/binary[4]_i_1_n_0
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.528     9.951    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.795ns  (logic 3.044ns (19.272%)  route 12.751ns (80.728%))
  Logic Levels:           16  (CARRY4=3 FDCE=1 LUT3=1 LUT4=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[12]/C
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[12]/Q
                         net (fo=10, routed)          1.628     2.146    ff6/NUMBER_3_OUT[12]
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124     2.270 r  ff6/sum__0_carry__2_i_3/O
                         net (fo=1, routed)           0.840     3.110    ff7/binary[7]_i_11_0[1]
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.617 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.617    ff7/sum__0_carry__2_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.731    ff7/sum__0_carry__3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.970 r  ff7/sum__0_carry__4/O[2]
                         net (fo=8, routed)           1.390     5.360    ff7/sum[22]
    SLICE_X11Y62         LUT6 (Prop_lut6_I0_O)        0.302     5.662 r  ff7/binary[21]_i_10/O
                         net (fo=6, routed)           1.037     6.699    ff7/binary[21]_i_10_n_0
    SLICE_X14Y63         LUT6 (Prop_lut6_I3_O)        0.124     6.823 r  ff7/binary[18]_i_10/O
                         net (fo=6, routed)           0.862     7.686    ff7/binary[18]_i_10_n_0
    SLICE_X14Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.810 r  ff7/binary[13]_i_12/O
                         net (fo=4, routed)           0.858     8.667    ff7/binary[13]_i_12_n_0
    SLICE_X14Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.791 r  ff7/binary[12]_i_10/O
                         net (fo=6, routed)           0.999     9.790    ff7/binary[12]_i_10_n_0
    SLICE_X14Y59         LUT6 (Prop_lut6_I1_O)        0.124     9.914 r  ff7/binary[7]_i_12/O
                         net (fo=4, routed)           0.986    10.901    ff7/binary[7]_i_12_n_0
    SLICE_X14Y55         LUT6 (Prop_lut6_I1_O)        0.124    11.025 r  ff7/binary[6]_i_10/O
                         net (fo=6, routed)           0.999    12.024    ff7/binary[6]_i_10_n_0
    SLICE_X14Y52         LUT6 (Prop_lut6_I5_O)        0.124    12.148 r  ff7/binary[2]_i_11/O
                         net (fo=3, routed)           0.804    12.952    ff7/binary[2]_i_11_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I5_O)        0.124    13.076 r  ff7/binary[0]_i_9/O
                         net (fo=1, routed)           0.563    13.639    ff7/binary[0]_i_9_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I2_O)        0.124    13.763 r  ff7/binary[0]_i_5/O
                         net (fo=1, routed)           0.967    14.730    ff6/binary_reg[0]_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.124    14.854 r  ff6/binary[0]_i_3/O
                         net (fo=1, routed)           0.817    15.671    ff6/binary[0]_i_3_n_0
    SLICE_X10Y52         LUT4 (Prop_lut4_I2_O)        0.124    15.795 r  ff6/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    15.795    ff16/D[0]
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.528     9.951    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[13]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.705ns  (logic 3.989ns (25.399%)  route 11.716ns (74.601%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          2.158    12.936    ff6/binary[0]_i_3_0[0]
    SLICE_X14Y57         LUT6 (Prop_lut6_I3_O)        0.373    13.309 r  ff6/binary[13]_i_8/O
                         net (fo=1, routed)           0.669    13.979    ff6/binary[13]_i_8_n_0
    SLICE_X14Y57         LUT6 (Prop_lut6_I5_O)        0.124    14.103 r  ff6/binary[13]_i_4/O
                         net (fo=1, routed)           0.000    14.103    ff6/binary[13]_i_4_n_0
    SLICE_X14Y57         MUXF7 (Prop_muxf7_I1_O)      0.214    14.317 r  ff6/binary_reg[13]_i_2/O
                         net (fo=1, routed)           1.091    15.408    ff16/binary_reg[13]_0
    SLICE_X7Y57          LUT4 (Prop_lut4_I0_O)        0.297    15.705 r  ff16/binary[13]_i_1/O
                         net (fo=1, routed)           0.000    15.705    ff16/binary[13]_i_1_n_0
    SLICE_X7Y57          FDCE                                         r  ff16/binary_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    10.025    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y57          FDCE                                         r  ff16/binary_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.663ns  (logic 3.994ns (25.500%)  route 11.669ns (74.500%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          2.205    12.983    ff6/binary[0]_i_3_0[0]
    SLICE_X13Y54         LUT6 (Prop_lut6_I3_O)        0.373    13.356 r  ff6/binary[6]_i_8/O
                         net (fo=1, routed)           0.665    14.021    ff6/binary[6]_i_8_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I5_O)        0.124    14.145 r  ff6/binary[6]_i_4/O
                         net (fo=1, routed)           0.000    14.145    ff6/binary[6]_i_4_n_0
    SLICE_X13Y54         MUXF7 (Prop_muxf7_I1_O)      0.217    14.362 r  ff6/binary_reg[6]_i_2/O
                         net (fo=1, routed)           1.002    15.364    ff16/binary_reg[6]_0
    SLICE_X10Y53         LUT4 (Prop_lut4_I2_O)        0.299    15.663 r  ff16/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    15.663    ff16/binary[6]_i_1_n_0
    SLICE_X10Y53         FDCE                                         r  ff16/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.527     9.950    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y53         FDCE                                         r  ff16/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_3_OUT_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.516ns  (logic 3.254ns (20.972%)  route 12.262ns (79.028%))
  Logic Levels:           17  (CARRY4=4 FDCE=1 LUT3=1 LUT5=1 LUT6=10)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y55         FDCE                         0.000     0.000 r  ff6/NUMBER_3_OUT_reg[12]/C
    SLICE_X10Y55         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  ff6/NUMBER_3_OUT_reg[12]/Q
                         net (fo=10, routed)          1.628     2.146    ff6/NUMBER_3_OUT[12]
    SLICE_X5Y56          LUT3 (Prop_lut3_I0_O)        0.124     2.270 r  ff6/sum__0_carry__2_i_3/O
                         net (fo=1, routed)           0.840     3.110    ff7/binary[7]_i_11_0[1]
    SLICE_X11Y56         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     3.617 r  ff7/sum__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.617    ff7/sum__0_carry__2_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.731 r  ff7/sum__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.731    ff7/sum__0_carry__3_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.845 r  ff7/sum__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.845    ff7/sum__0_carry__4_n_0
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.179 r  ff7/sum__0_carry__5/O[1]
                         net (fo=11, routed)          1.082     5.261    ff7/sum[25]
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.303     5.564 r  ff7/binary[19]_i_11/O
                         net (fo=4, routed)           0.859     6.423    ff7/binary[19]_i_11_n_0
    SLICE_X13Y64         LUT6 (Prop_lut6_I1_O)        0.124     6.547 r  ff7/binary[18]_i_9/O
                         net (fo=6, routed)           1.135     7.682    ff7/binary[18]_i_9_n_0
    SLICE_X13Y62         LUT6 (Prop_lut6_I3_O)        0.124     7.806 r  ff7/binary[14]_i_11/O
                         net (fo=5, routed)           0.767     8.573    ff7/binary[14]_i_11_n_0
    SLICE_X12Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.697 r  ff7/binary[11]_i_11/O
                         net (fo=5, routed)           0.972     9.669    ff7/binary[11]_i_11_n_0
    SLICE_X14Y60         LUT6 (Prop_lut6_I3_O)        0.124     9.793 r  ff7/binary[9]_i_9/O
                         net (fo=6, routed)           1.231    11.024    ff7/binary[9]_i_9_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.148 r  ff7/binary[6]_i_9/O
                         net (fo=6, routed)           0.976    12.124    ff7/binary[6]_i_9_n_0
    SLICE_X14Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.248 r  ff7/binary[1]_i_10/O
                         net (fo=2, routed)           0.824    13.072    ff7/binary[1]_i_10_n_0
    SLICE_X15Y53         LUT5 (Prop_lut5_I0_O)        0.124    13.196 r  ff7/binary[1]_i_8/O
                         net (fo=1, routed)           0.665    13.861    ff7/binary[1]_i_8_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.124    13.985 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           0.765    14.750    ff6/binary_reg[1]
    SLICE_X11Y51         LUT6 (Prop_lut6_I0_O)        0.124    14.874 r  ff6/binary[1]_i_3/O
                         net (fo=1, routed)           0.518    15.392    ff16/binary_reg[1]_1
    SLICE_X10Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.516 r  ff16/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    15.516    ff16/binary[1]_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  ff16/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.528     9.951    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[15]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.486ns  (logic 3.989ns (25.758%)  route 11.497ns (74.242%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          1.511    12.290    ff6/binary[0]_i_3_0[0]
    SLICE_X10Y57         LUT5 (Prop_lut5_I3_O)        0.373    12.663 r  ff6/binary[15]_i_7/O
                         net (fo=1, routed)           0.999    13.662    ff6/binary[15]_i_7_n_0
    SLICE_X10Y62         LUT6 (Prop_lut6_I3_O)        0.124    13.786 r  ff6/binary[15]_i_4/O
                         net (fo=1, routed)           0.000    13.786    ff6/binary[15]_i_4_n_0
    SLICE_X10Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    14.000 r  ff6/binary_reg[15]_i_2/O
                         net (fo=1, routed)           1.189    15.189    ff16/binary_reg[15]_0
    SLICE_X7Y60          LUT4 (Prop_lut4_I0_O)        0.297    15.486 r  ff16/binary[15]_i_1/O
                         net (fo=1, routed)           0.000    15.486    ff16/binary[15]_i_1_n_0
    SLICE_X7Y60          FDCE                                         r  ff16/binary_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.601    10.024    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y60          FDCE                                         r  ff16/binary_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.481ns  (logic 3.830ns (24.740%)  route 11.651ns (75.260%))
  Logic Levels:           14  (CARRY4=7 FDCE=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          2.222    13.000    ff6/binary[0]_i_3_0[0]
    SLICE_X12Y53         LUT5 (Prop_lut5_I3_O)        0.397    13.397 r  ff6/binary[2]_i_6/O
                         net (fo=1, routed)           0.647    14.044    ff6/binary[2]_i_6_n_0
    SLICE_X13Y53         LUT6 (Prop_lut6_I3_O)        0.328    14.372 r  ff6/binary[2]_i_3/O
                         net (fo=1, routed)           0.985    15.357    ff16/binary_reg[2]_1
    SLICE_X10Y51         LUT6 (Prop_lut6_I4_O)        0.124    15.481 r  ff16/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    15.481    ff16/binary[2]_i_1_n_0
    SLICE_X10Y51         FDCE                                         r  ff16/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.528     9.951    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[18]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.427ns  (logic 3.989ns (25.857%)  route 11.438ns (74.143%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=2 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          1.876    12.655    ff6/binary[0]_i_3_0[0]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.373    13.028 r  ff6/binary[18]_i_8/O
                         net (fo=1, routed)           0.669    13.697    ff6/binary[18]_i_8_n_0
    SLICE_X12Y61         LUT6 (Prop_lut6_I5_O)        0.124    13.821 r  ff6/binary[18]_i_4/O
                         net (fo=1, routed)           0.000    13.821    ff6/binary[18]_i_4_n_0
    SLICE_X12Y61         MUXF7 (Prop_muxf7_I1_O)      0.214    14.035 r  ff6/binary_reg[18]_i_2/O
                         net (fo=1, routed)           1.095    15.130    ff16/binary_reg[18]_0
    SLICE_X7Y61          LUT4 (Prop_lut4_I0_O)        0.297    15.427 r  ff16/binary[18]_i_1/O
                         net (fo=1, routed)           0.000    15.427    ff16/binary[18]_i_1_n_0
    SLICE_X7Y61          FDCE                                         r  ff16/binary_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.600    10.023    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y61          FDCE                                         r  ff16/binary_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ff16/binary_reg[22]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.365ns  (logic 4.241ns (27.602%)  route 11.124ns (72.398%))
  Logic Levels:           15  (CARRY4=7 FDCE=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y54          FDCE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[10]/C
    SLICE_X9Y54          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[10]/Q
                         net (fo=15, routed)          1.968     2.424    ff6/NUMBER_1_OUT[10]
    SLICE_X12Y57         LUT4 (Prop_lut4_I0_O)        0.124     2.548 r  ff6/temp_max1_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.548    ff7/temp_max1_carry__1_1[1]
    SLICE_X12Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.081 r  ff7/temp_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.081    ff7/temp_max1_carry__0_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.198 r  ff7/temp_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.198    ff7/temp_max1_carry__1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     3.452 r  ff7/temp_max1_carry__2/CO[0]
                         net (fo=88, routed)          4.426     7.878    ff6/CO[0]
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367     8.245 r  ff6/output_max1_carry_i_11/O
                         net (fo=1, routed)           0.869     9.114    ff6/output_max1_carry_i_11_n_0
    SLICE_X11Y50         LUT6 (Prop_lut6_I5_O)        0.124     9.238 r  ff6/output_max1_carry_i_3/O
                         net (fo=1, routed)           0.534     9.772    ff7/output_max1_carry__0_0[1]
    SLICE_X9Y56          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.279 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.279    ff7/output_max1_carry_n_0
    SLICE_X9Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.393 r  ff7/output_max1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.393    ff7/output_max1_carry__0_n_0
    SLICE_X9Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.507 r  ff7/output_max1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.507    ff7/output_max1_carry__1_n_0
    SLICE_X9Y59          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    10.778 r  ff7/output_max1_carry__2/CO[0]
                         net (fo=50, routed)          2.041    12.819    ff6/binary[0]_i_3_0[0]
    SLICE_X10Y63         LUT5 (Prop_lut5_I3_O)        0.401    13.220 r  ff6/binary[22]_i_7/O
                         net (fo=1, routed)           0.817    14.037    ff6/binary[22]_i_7_n_0
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.348    14.385 r  ff6/binary[22]_i_4/O
                         net (fo=1, routed)           0.000    14.385    ff6/binary[22]_i_4_n_0
    SLICE_X8Y63          MUXF7 (Prop_muxf7_I1_O)      0.214    14.599 r  ff6/binary_reg[22]_i_2/O
                         net (fo=1, routed)           0.469    15.068    ff16/binary_reg[22]_0
    SLICE_X8Y63          LUT4 (Prop_lut4_I0_O)        0.297    15.365 r  ff16/binary[22]_i_1/O
                         net (fo=1, routed)           0.000    15.365    ff16/binary[22]_i_1_n_0
    SLICE_X8Y63          FDCE                                         r  ff16/binary_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.519     9.942    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDCE                                         r  ff16/binary_reg[22]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.339%)  route 0.279ns (65.661%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.279     0.425    ff16/AR[0]
    SLICE_X10Y51         FDCE                                         f  ff16/binary_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.847     7.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  ff16/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.339%)  route 0.279ns (65.661%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.279     0.425    ff16/AR[0]
    SLICE_X10Y51         FDCE                                         f  ff16/binary_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.847     7.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y51         FDCE                                         r  ff16/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.146ns (30.256%)  route 0.337ns (69.744%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.337     0.483    ff16/AR[0]
    SLICE_X9Y44          FDCE                                         f  ff16/bcds_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.916     7.081    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  ff16/bcds_out_reg_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.146ns (30.256%)  route 0.337ns (69.744%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.337     0.483    ff16/AR[0]
    SLICE_X9Y44          FDCE                                         f  ff16/bcds_out_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.916     7.081    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  ff16/bcds_out_reg_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.146ns (30.256%)  route 0.337ns (69.744%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.337     0.483    ff16/AR[0]
    SLICE_X9Y44          FDCE                                         f  ff16/bcds_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.916     7.081    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  ff16/bcds_out_reg_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.146ns (30.256%)  route 0.337ns (69.744%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.337     0.483    ff16/AR[0]
    SLICE_X9Y44          FDCE                                         f  ff16/bcds_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.916     7.081    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  ff16/bcds_out_reg_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/bcds_out_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.146ns (30.256%)  route 0.337ns (69.744%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.337     0.483    ff16/AR[0]
    SLICE_X9Y44          FDCE                                         f  ff16/bcds_out_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.916     7.081    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y44          FDCE                                         r  ff16/bcds_out_reg_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.146ns (29.807%)  route 0.344ns (70.193%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.344     0.490    ff16/AR[0]
    SLICE_X10Y52         FDCE                                         f  ff16/binary_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.847     7.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.146ns (29.807%)  route 0.344ns (70.193%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.344     0.490    ff16/AR[0]
    SLICE_X10Y52         FDCE                                         f  ff16/binary_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.847     7.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff16/binary_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.146ns (29.807%)  route 0.344ns (70.193%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y50          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X9Y50          FDRE (Prop_fdre_C_Q)         0.146     0.146 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.344     0.490    ff16/AR[0]
    SLICE_X10Y52         FDCE                                         f  ff16/binary_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.847     7.012    ff16/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y52         FDCE                                         r  ff16/binary_reg[4]/C  (IS_INVERTED)





