// Seed: 1032413140
module module_0 (
    input wire  id_0,
    input tri0  id_1,
    input tri1  id_2,
    input tri   id_3,
    input tri0  id_4
    , id_9,
    input tri   id_5,
    input uwire id_6,
    input tri1  id_7
);
  logic id_10;
  assign module_2.id_10 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1
);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_0 = -1;
endmodule
module module_2 (
    output wand  id_0,
    input  wor   id_1,
    output wire  id_2,
    input  uwire id_3,
    input  wor   id_4,
    input  wand  id_5,
    input  uwire id_6,
    input  wire  id_7,
    output tri   id_8,
    input  tri0  id_9,
    output wand  id_10,
    output wand  id_11
);
  logic [-1 'b0 : -1 'b0] id_13;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1,
      id_5,
      id_1,
      id_9,
      id_7,
      id_9
  );
endmodule
