#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LCD_LCDPort */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT3_PC0
LCD_LCDPort__0__PORT EQU 3
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT3_PC1
LCD_LCDPort__1__PORT EQU 3
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT3_PC2
LCD_LCDPort__2__PORT EQU 3
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT3_PC3
LCD_LCDPort__3__PORT EQU 3
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT3_PC4
LCD_LCDPort__4__PORT EQU 3
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT3_PC5
LCD_LCDPort__5__PORT EQU 3
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT3_PC6
LCD_LCDPort__6__PORT EQU 3
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT3_AG
LCD_LCDPort__AMUX EQU CYREG_PRT3_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT3_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT3_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT3_BYP
LCD_LCDPort__CTL EQU CYREG_PRT3_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT3_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT3_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT3_DM2
LCD_LCDPort__DR EQU CYREG_PRT3_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT3_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT3_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 3
LCD_LCDPort__PRT EQU CYREG_PRT3_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT3_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT3_SLW

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB04_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB04_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB06_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB03_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB03_ST

/* UART_IntClock */
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x01
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x02
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x02

/* UART_TXInternalInterrupt */
UART_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_TXInternalInterrupt__INTC_MASK EQU 0x01
UART_TXInternalInterrupt__INTC_NUMBER EQU 0
UART_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
UART_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

/* QuadDec_bQuadDec */
QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_bQuadDec_Stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB09_ST_CTL
QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST

/* QuadDec_Cnt16_CounterUDB */
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__F1_REG EQU CYREG_B0_UDB09_F1
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sC16_counterdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
QuadDec_Cnt16_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
QuadDec_Cnt16_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST

/* isr_Step */
isr_Step__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Step__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Step__INTC_MASK EQU 0x40000
isr_Step__INTC_NUMBER EQU 18
isr_Step__INTC_PRIOR_NUM EQU 7
isr_Step__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
isr_Step__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Step__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Dir_X */
Pin_Dir_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Dir_X__0__MASK EQU 0x10
Pin_Dir_X__0__PC EQU CYREG_PRT0_PC4
Pin_Dir_X__0__PORT EQU 0
Pin_Dir_X__0__SHIFT EQU 4
Pin_Dir_X__AG EQU CYREG_PRT0_AG
Pin_Dir_X__AMUX EQU CYREG_PRT0_AMUX
Pin_Dir_X__BIE EQU CYREG_PRT0_BIE
Pin_Dir_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Dir_X__BYP EQU CYREG_PRT0_BYP
Pin_Dir_X__CTL EQU CYREG_PRT0_CTL
Pin_Dir_X__DM0 EQU CYREG_PRT0_DM0
Pin_Dir_X__DM1 EQU CYREG_PRT0_DM1
Pin_Dir_X__DM2 EQU CYREG_PRT0_DM2
Pin_Dir_X__DR EQU CYREG_PRT0_DR
Pin_Dir_X__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Dir_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Dir_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Dir_X__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Dir_X__MASK EQU 0x10
Pin_Dir_X__PORT EQU 0
Pin_Dir_X__PRT EQU CYREG_PRT0_PRT
Pin_Dir_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Dir_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Dir_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Dir_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Dir_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Dir_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Dir_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Dir_X__PS EQU CYREG_PRT0_PS
Pin_Dir_X__SHIFT EQU 4
Pin_Dir_X__SLW EQU CYREG_PRT0_SLW

/* Pin_Dir_Y */
Pin_Dir_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_Dir_Y__0__MASK EQU 0x20
Pin_Dir_Y__0__PC EQU CYREG_PRT0_PC5
Pin_Dir_Y__0__PORT EQU 0
Pin_Dir_Y__0__SHIFT EQU 5
Pin_Dir_Y__AG EQU CYREG_PRT0_AG
Pin_Dir_Y__AMUX EQU CYREG_PRT0_AMUX
Pin_Dir_Y__BIE EQU CYREG_PRT0_BIE
Pin_Dir_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Dir_Y__BYP EQU CYREG_PRT0_BYP
Pin_Dir_Y__CTL EQU CYREG_PRT0_CTL
Pin_Dir_Y__DM0 EQU CYREG_PRT0_DM0
Pin_Dir_Y__DM1 EQU CYREG_PRT0_DM1
Pin_Dir_Y__DM2 EQU CYREG_PRT0_DM2
Pin_Dir_Y__DR EQU CYREG_PRT0_DR
Pin_Dir_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Dir_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Dir_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Dir_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Dir_Y__MASK EQU 0x20
Pin_Dir_Y__PORT EQU 0
Pin_Dir_Y__PRT EQU CYREG_PRT0_PRT
Pin_Dir_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Dir_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Dir_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Dir_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Dir_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Dir_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Dir_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Dir_Y__PS EQU CYREG_PRT0_PS
Pin_Dir_Y__SHIFT EQU 5
Pin_Dir_Y__SLW EQU CYREG_PRT0_SLW

/* Pin_Dir_Z */
Pin_Dir_Z__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_Dir_Z__0__MASK EQU 0x40
Pin_Dir_Z__0__PC EQU CYREG_PRT0_PC6
Pin_Dir_Z__0__PORT EQU 0
Pin_Dir_Z__0__SHIFT EQU 6
Pin_Dir_Z__AG EQU CYREG_PRT0_AG
Pin_Dir_Z__AMUX EQU CYREG_PRT0_AMUX
Pin_Dir_Z__BIE EQU CYREG_PRT0_BIE
Pin_Dir_Z__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Dir_Z__BYP EQU CYREG_PRT0_BYP
Pin_Dir_Z__CTL EQU CYREG_PRT0_CTL
Pin_Dir_Z__DM0 EQU CYREG_PRT0_DM0
Pin_Dir_Z__DM1 EQU CYREG_PRT0_DM1
Pin_Dir_Z__DM2 EQU CYREG_PRT0_DM2
Pin_Dir_Z__DR EQU CYREG_PRT0_DR
Pin_Dir_Z__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Dir_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Dir_Z__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Dir_Z__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Dir_Z__MASK EQU 0x40
Pin_Dir_Z__PORT EQU 0
Pin_Dir_Z__PRT EQU CYREG_PRT0_PRT
Pin_Dir_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Dir_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Dir_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Dir_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Dir_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Dir_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Dir_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Dir_Z__PS EQU CYREG_PRT0_PS
Pin_Dir_Z__SHIFT EQU 6
Pin_Dir_Z__SLW EQU CYREG_PRT0_SLW

/* Pin_X_Lim */
Pin_X_Lim__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Pin_X_Lim__0__MASK EQU 0x01
Pin_X_Lim__0__PC EQU CYREG_PRT12_PC0
Pin_X_Lim__0__PORT EQU 12
Pin_X_Lim__0__SHIFT EQU 0
Pin_X_Lim__AG EQU CYREG_PRT12_AG
Pin_X_Lim__BIE EQU CYREG_PRT12_BIE
Pin_X_Lim__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_X_Lim__BYP EQU CYREG_PRT12_BYP
Pin_X_Lim__DM0 EQU CYREG_PRT12_DM0
Pin_X_Lim__DM1 EQU CYREG_PRT12_DM1
Pin_X_Lim__DM2 EQU CYREG_PRT12_DM2
Pin_X_Lim__DR EQU CYREG_PRT12_DR
Pin_X_Lim__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_X_Lim__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_X_Lim__MASK EQU 0x01
Pin_X_Lim__PORT EQU 12
Pin_X_Lim__PRT EQU CYREG_PRT12_PRT
Pin_X_Lim__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_X_Lim__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_X_Lim__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_X_Lim__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_X_Lim__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_X_Lim__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_X_Lim__PS EQU CYREG_PRT12_PS
Pin_X_Lim__SHIFT EQU 0
Pin_X_Lim__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_X_Lim__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_X_Lim__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_X_Lim__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_X_Lim__SLW EQU CYREG_PRT12_SLW

/* Pin_Y_Lim */
Pin_Y_Lim__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Pin_Y_Lim__0__MASK EQU 0x02
Pin_Y_Lim__0__PC EQU CYREG_PRT12_PC1
Pin_Y_Lim__0__PORT EQU 12
Pin_Y_Lim__0__SHIFT EQU 1
Pin_Y_Lim__AG EQU CYREG_PRT12_AG
Pin_Y_Lim__BIE EQU CYREG_PRT12_BIE
Pin_Y_Lim__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Y_Lim__BYP EQU CYREG_PRT12_BYP
Pin_Y_Lim__DM0 EQU CYREG_PRT12_DM0
Pin_Y_Lim__DM1 EQU CYREG_PRT12_DM1
Pin_Y_Lim__DM2 EQU CYREG_PRT12_DM2
Pin_Y_Lim__DR EQU CYREG_PRT12_DR
Pin_Y_Lim__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Y_Lim__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Y_Lim__MASK EQU 0x02
Pin_Y_Lim__PORT EQU 12
Pin_Y_Lim__PRT EQU CYREG_PRT12_PRT
Pin_Y_Lim__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Y_Lim__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Y_Lim__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Y_Lim__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Y_Lim__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Y_Lim__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Y_Lim__PS EQU CYREG_PRT12_PS
Pin_Y_Lim__SHIFT EQU 1
Pin_Y_Lim__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Y_Lim__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Y_Lim__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Y_Lim__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Y_Lim__SLW EQU CYREG_PRT12_SLW

/* Pin_Z_Lim */
Pin_Z_Lim__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Pin_Z_Lim__0__MASK EQU 0x04
Pin_Z_Lim__0__PC EQU CYREG_PRT12_PC2
Pin_Z_Lim__0__PORT EQU 12
Pin_Z_Lim__0__SHIFT EQU 2
Pin_Z_Lim__AG EQU CYREG_PRT12_AG
Pin_Z_Lim__BIE EQU CYREG_PRT12_BIE
Pin_Z_Lim__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin_Z_Lim__BYP EQU CYREG_PRT12_BYP
Pin_Z_Lim__DM0 EQU CYREG_PRT12_DM0
Pin_Z_Lim__DM1 EQU CYREG_PRT12_DM1
Pin_Z_Lim__DM2 EQU CYREG_PRT12_DM2
Pin_Z_Lim__DR EQU CYREG_PRT12_DR
Pin_Z_Lim__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin_Z_Lim__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Pin_Z_Lim__MASK EQU 0x04
Pin_Z_Lim__PORT EQU 12
Pin_Z_Lim__PRT EQU CYREG_PRT12_PRT
Pin_Z_Lim__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin_Z_Lim__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin_Z_Lim__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin_Z_Lim__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin_Z_Lim__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin_Z_Lim__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin_Z_Lim__PS EQU CYREG_PRT12_PS
Pin_Z_Lim__SHIFT EQU 2
Pin_Z_Lim__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin_Z_Lim__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin_Z_Lim__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin_Z_Lim__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin_Z_Lim__SLW EQU CYREG_PRT12_SLW

/* Probe_Pin */
Probe_Pin__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Probe_Pin__0__MASK EQU 0x10
Probe_Pin__0__PC EQU CYREG_PRT12_PC4
Probe_Pin__0__PORT EQU 12
Probe_Pin__0__SHIFT EQU 4
Probe_Pin__AG EQU CYREG_PRT12_AG
Probe_Pin__BIE EQU CYREG_PRT12_BIE
Probe_Pin__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Probe_Pin__BYP EQU CYREG_PRT12_BYP
Probe_Pin__DM0 EQU CYREG_PRT12_DM0
Probe_Pin__DM1 EQU CYREG_PRT12_DM1
Probe_Pin__DM2 EQU CYREG_PRT12_DM2
Probe_Pin__DR EQU CYREG_PRT12_DR
Probe_Pin__INP_DIS EQU CYREG_PRT12_INP_DIS
Probe_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Probe_Pin__MASK EQU 0x10
Probe_Pin__PORT EQU 12
Probe_Pin__PRT EQU CYREG_PRT12_PRT
Probe_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Probe_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Probe_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Probe_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Probe_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Probe_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Probe_Pin__PS EQU CYREG_PRT12_PS
Probe_Pin__SHIFT EQU 4
Probe_Pin__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Probe_Pin__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Probe_Pin__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Probe_Pin__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Probe_Pin__SLW EQU CYREG_PRT12_SLW

/* isr_Probe */
isr_Probe__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Probe__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Probe__INTC_MASK EQU 0x20
isr_Probe__INTC_NUMBER EQU 5
isr_Probe__INTC_PRIOR_NUM EQU 7
isr_Probe__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
isr_Probe__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Probe__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Pin_Quad_A */
Pin_Quad_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_Quad_A__0__MASK EQU 0x80
Pin_Quad_A__0__PC EQU CYREG_PRT1_PC7
Pin_Quad_A__0__PORT EQU 1
Pin_Quad_A__0__SHIFT EQU 7
Pin_Quad_A__AG EQU CYREG_PRT1_AG
Pin_Quad_A__AMUX EQU CYREG_PRT1_AMUX
Pin_Quad_A__BIE EQU CYREG_PRT1_BIE
Pin_Quad_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Quad_A__BYP EQU CYREG_PRT1_BYP
Pin_Quad_A__CTL EQU CYREG_PRT1_CTL
Pin_Quad_A__DM0 EQU CYREG_PRT1_DM0
Pin_Quad_A__DM1 EQU CYREG_PRT1_DM1
Pin_Quad_A__DM2 EQU CYREG_PRT1_DM2
Pin_Quad_A__DR EQU CYREG_PRT1_DR
Pin_Quad_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Quad_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Quad_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Quad_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Quad_A__MASK EQU 0x80
Pin_Quad_A__PORT EQU 1
Pin_Quad_A__PRT EQU CYREG_PRT1_PRT
Pin_Quad_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Quad_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Quad_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Quad_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Quad_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Quad_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Quad_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Quad_A__PS EQU CYREG_PRT1_PS
Pin_Quad_A__SHIFT EQU 7
Pin_Quad_A__SLW EQU CYREG_PRT1_SLW

/* Pin_Quad_B */
Pin_Quad_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_Quad_B__0__MASK EQU 0x40
Pin_Quad_B__0__PC EQU CYREG_PRT1_PC6
Pin_Quad_B__0__PORT EQU 1
Pin_Quad_B__0__SHIFT EQU 6
Pin_Quad_B__AG EQU CYREG_PRT1_AG
Pin_Quad_B__AMUX EQU CYREG_PRT1_AMUX
Pin_Quad_B__BIE EQU CYREG_PRT1_BIE
Pin_Quad_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Quad_B__BYP EQU CYREG_PRT1_BYP
Pin_Quad_B__CTL EQU CYREG_PRT1_CTL
Pin_Quad_B__DM0 EQU CYREG_PRT1_DM0
Pin_Quad_B__DM1 EQU CYREG_PRT1_DM1
Pin_Quad_B__DM2 EQU CYREG_PRT1_DM2
Pin_Quad_B__DR EQU CYREG_PRT1_DR
Pin_Quad_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Quad_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Quad_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Quad_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Quad_B__MASK EQU 0x40
Pin_Quad_B__PORT EQU 1
Pin_Quad_B__PRT EQU CYREG_PRT1_PRT
Pin_Quad_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Quad_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Quad_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Quad_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Quad_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Quad_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Quad_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Quad_B__PS EQU CYREG_PRT1_PS
Pin_Quad_B__SHIFT EQU 6
Pin_Quad_B__SLW EQU CYREG_PRT1_SLW

/* Pin_Step_X */
Pin_Step_X__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Pin_Step_X__0__MASK EQU 0x01
Pin_Step_X__0__PC EQU CYREG_PRT0_PC0
Pin_Step_X__0__PORT EQU 0
Pin_Step_X__0__SHIFT EQU 0
Pin_Step_X__AG EQU CYREG_PRT0_AG
Pin_Step_X__AMUX EQU CYREG_PRT0_AMUX
Pin_Step_X__BIE EQU CYREG_PRT0_BIE
Pin_Step_X__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Step_X__BYP EQU CYREG_PRT0_BYP
Pin_Step_X__CTL EQU CYREG_PRT0_CTL
Pin_Step_X__DM0 EQU CYREG_PRT0_DM0
Pin_Step_X__DM1 EQU CYREG_PRT0_DM1
Pin_Step_X__DM2 EQU CYREG_PRT0_DM2
Pin_Step_X__DR EQU CYREG_PRT0_DR
Pin_Step_X__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Step_X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Step_X__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Step_X__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Step_X__MASK EQU 0x01
Pin_Step_X__PORT EQU 0
Pin_Step_X__PRT EQU CYREG_PRT0_PRT
Pin_Step_X__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Step_X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Step_X__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Step_X__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Step_X__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Step_X__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Step_X__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Step_X__PS EQU CYREG_PRT0_PS
Pin_Step_X__SHIFT EQU 0
Pin_Step_X__SLW EQU CYREG_PRT0_SLW

/* Pin_Step_Y */
Pin_Step_Y__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Pin_Step_Y__0__MASK EQU 0x02
Pin_Step_Y__0__PC EQU CYREG_PRT0_PC1
Pin_Step_Y__0__PORT EQU 0
Pin_Step_Y__0__SHIFT EQU 1
Pin_Step_Y__AG EQU CYREG_PRT0_AG
Pin_Step_Y__AMUX EQU CYREG_PRT0_AMUX
Pin_Step_Y__BIE EQU CYREG_PRT0_BIE
Pin_Step_Y__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Step_Y__BYP EQU CYREG_PRT0_BYP
Pin_Step_Y__CTL EQU CYREG_PRT0_CTL
Pin_Step_Y__DM0 EQU CYREG_PRT0_DM0
Pin_Step_Y__DM1 EQU CYREG_PRT0_DM1
Pin_Step_Y__DM2 EQU CYREG_PRT0_DM2
Pin_Step_Y__DR EQU CYREG_PRT0_DR
Pin_Step_Y__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Step_Y__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Step_Y__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Step_Y__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Step_Y__MASK EQU 0x02
Pin_Step_Y__PORT EQU 0
Pin_Step_Y__PRT EQU CYREG_PRT0_PRT
Pin_Step_Y__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Step_Y__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Step_Y__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Step_Y__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Step_Y__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Step_Y__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Step_Y__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Step_Y__PS EQU CYREG_PRT0_PS
Pin_Step_Y__SHIFT EQU 1
Pin_Step_Y__SLW EQU CYREG_PRT0_SLW

/* Pin_Step_Z */
Pin_Step_Z__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Pin_Step_Z__0__MASK EQU 0x10
Pin_Step_Z__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin_Step_Z__0__PORT EQU 15
Pin_Step_Z__0__SHIFT EQU 4
Pin_Step_Z__AG EQU CYREG_PRT15_AG
Pin_Step_Z__AMUX EQU CYREG_PRT15_AMUX
Pin_Step_Z__BIE EQU CYREG_PRT15_BIE
Pin_Step_Z__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_Step_Z__BYP EQU CYREG_PRT15_BYP
Pin_Step_Z__CTL EQU CYREG_PRT15_CTL
Pin_Step_Z__DM0 EQU CYREG_PRT15_DM0
Pin_Step_Z__DM1 EQU CYREG_PRT15_DM1
Pin_Step_Z__DM2 EQU CYREG_PRT15_DM2
Pin_Step_Z__DR EQU CYREG_PRT15_DR
Pin_Step_Z__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_Step_Z__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_Step_Z__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_Step_Z__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_Step_Z__MASK EQU 0x10
Pin_Step_Z__PORT EQU 15
Pin_Step_Z__PRT EQU CYREG_PRT15_PRT
Pin_Step_Z__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_Step_Z__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_Step_Z__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_Step_Z__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_Step_Z__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_Step_Z__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_Step_Z__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_Step_Z__PS EQU CYREG_PRT15_PS
Pin_Step_Z__SHIFT EQU 4
Pin_Step_Z__SLW EQU CYREG_PRT15_SLW

/* isr_Enc_Sw */
isr_Enc_Sw__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Enc_Sw__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Enc_Sw__INTC_MASK EQU 0x04
isr_Enc_Sw__INTC_NUMBER EQU 2
isr_Enc_Sw__INTC_PRIOR_NUM EQU 7
isr_Enc_Sw__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_Enc_Sw__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Enc_Sw__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_Limits */
isr_Limits__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Limits__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Limits__INTC_MASK EQU 0x10
isr_Limits__INTC_NUMBER EQU 4
isr_Limits__INTC_PRIOR_NUM EQU 7
isr_Limits__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_Limits__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Limits__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_Sw_DB */
Clock_Sw_DB__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_Sw_DB__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_Sw_DB__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_Sw_DB__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Sw_DB__INDEX EQU 0x04
Clock_Sw_DB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Sw_DB__PM_ACT_MSK EQU 0x10
Clock_Sw_DB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Sw_DB__PM_STBY_MSK EQU 0x10

/* Control_Pin */
Control_Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Control_Pin__0__MASK EQU 0x01
Control_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC0
Control_Pin__0__PORT EQU 15
Control_Pin__0__SHIFT EQU 0
Control_Pin__1__INTTYPE EQU CYREG_PICU15_INTTYPE1
Control_Pin__1__MASK EQU 0x02
Control_Pin__1__PC EQU CYREG_IO_PC_PRT15_PC1
Control_Pin__1__PORT EQU 15
Control_Pin__1__SHIFT EQU 1
Control_Pin__2__INTTYPE EQU CYREG_PICU15_INTTYPE2
Control_Pin__2__MASK EQU 0x04
Control_Pin__2__PC EQU CYREG_IO_PC_PRT15_PC2
Control_Pin__2__PORT EQU 15
Control_Pin__2__SHIFT EQU 2
Control_Pin__3__INTTYPE EQU CYREG_PICU15_INTTYPE3
Control_Pin__3__MASK EQU 0x08
Control_Pin__3__PC EQU CYREG_IO_PC_PRT15_PC3
Control_Pin__3__PORT EQU 15
Control_Pin__3__SHIFT EQU 3
Control_Pin__AG EQU CYREG_PRT15_AG
Control_Pin__AMUX EQU CYREG_PRT15_AMUX
Control_Pin__BIE EQU CYREG_PRT15_BIE
Control_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Control_Pin__BYP EQU CYREG_PRT15_BYP
Control_Pin__CTL EQU CYREG_PRT15_CTL
Control_Pin__DM0 EQU CYREG_PRT15_DM0
Control_Pin__DM1 EQU CYREG_PRT15_DM1
Control_Pin__DM2 EQU CYREG_PRT15_DM2
Control_Pin__DR EQU CYREG_PRT15_DR
Control_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Control_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Control_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Control_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Control_Pin__MASK EQU 0x0F
Control_Pin__PORT EQU 15
Control_Pin__PRT EQU CYREG_PRT15_PRT
Control_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Control_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Control_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Control_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Control_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Control_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Control_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Control_Pin__PS EQU CYREG_PRT15_PS
Control_Pin__SHIFT EQU 0
Control_Pin__SLW EQU CYREG_PRT15_SLW

/* PWM_Spindle_PWMHW */
PWM_Spindle_PWMHW__CAP0 EQU CYREG_TMR0_CAP0
PWM_Spindle_PWMHW__CAP1 EQU CYREG_TMR0_CAP1
PWM_Spindle_PWMHW__CFG0 EQU CYREG_TMR0_CFG0
PWM_Spindle_PWMHW__CFG1 EQU CYREG_TMR0_CFG1
PWM_Spindle_PWMHW__CFG2 EQU CYREG_TMR0_CFG2
PWM_Spindle_PWMHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
PWM_Spindle_PWMHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
PWM_Spindle_PWMHW__PER0 EQU CYREG_TMR0_PER0
PWM_Spindle_PWMHW__PER1 EQU CYREG_TMR0_PER1
PWM_Spindle_PWMHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
PWM_Spindle_PWMHW__PM_ACT_MSK EQU 0x01
PWM_Spindle_PWMHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
PWM_Spindle_PWMHW__PM_STBY_MSK EQU 0x01
PWM_Spindle_PWMHW__RT0 EQU CYREG_TMR0_RT0
PWM_Spindle_PWMHW__RT1 EQU CYREG_TMR0_RT1
PWM_Spindle_PWMHW__SR0 EQU CYREG_TMR0_SR0

/* Pin_Spindle */
Pin_Spindle__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_Spindle__0__MASK EQU 0x01
Pin_Spindle__0__PC EQU CYREG_PRT2_PC0
Pin_Spindle__0__PORT EQU 2
Pin_Spindle__0__SHIFT EQU 0
Pin_Spindle__AG EQU CYREG_PRT2_AG
Pin_Spindle__AMUX EQU CYREG_PRT2_AMUX
Pin_Spindle__BIE EQU CYREG_PRT2_BIE
Pin_Spindle__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Spindle__BYP EQU CYREG_PRT2_BYP
Pin_Spindle__CTL EQU CYREG_PRT2_CTL
Pin_Spindle__DM0 EQU CYREG_PRT2_DM0
Pin_Spindle__DM1 EQU CYREG_PRT2_DM1
Pin_Spindle__DM2 EQU CYREG_PRT2_DM2
Pin_Spindle__DR EQU CYREG_PRT2_DR
Pin_Spindle__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Spindle__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Spindle__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Spindle__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Spindle__MASK EQU 0x01
Pin_Spindle__PORT EQU 2
Pin_Spindle__PRT EQU CYREG_PRT2_PRT
Pin_Spindle__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Spindle__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Spindle__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Spindle__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Spindle__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Spindle__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Spindle__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Spindle__PS EQU CYREG_PRT2_PS
Pin_Spindle__SHIFT EQU 0
Pin_Spindle__SLW EQU CYREG_PRT2_SLW

/* Pin_Spindle_Direction */
Pin_Spindle_Direction__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Pin_Spindle_Direction__0__MASK EQU 0x02
Pin_Spindle_Direction__0__PC EQU CYREG_PRT2_PC1
Pin_Spindle_Direction__0__PORT EQU 2
Pin_Spindle_Direction__0__SHIFT EQU 1
Pin_Spindle_Direction__AG EQU CYREG_PRT2_AG
Pin_Spindle_Direction__AMUX EQU CYREG_PRT2_AMUX
Pin_Spindle_Direction__BIE EQU CYREG_PRT2_BIE
Pin_Spindle_Direction__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Spindle_Direction__BYP EQU CYREG_PRT2_BYP
Pin_Spindle_Direction__CTL EQU CYREG_PRT2_CTL
Pin_Spindle_Direction__DM0 EQU CYREG_PRT2_DM0
Pin_Spindle_Direction__DM1 EQU CYREG_PRT2_DM1
Pin_Spindle_Direction__DM2 EQU CYREG_PRT2_DM2
Pin_Spindle_Direction__DR EQU CYREG_PRT2_DR
Pin_Spindle_Direction__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Spindle_Direction__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Spindle_Direction__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Spindle_Direction__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Spindle_Direction__MASK EQU 0x02
Pin_Spindle_Direction__PORT EQU 2
Pin_Spindle_Direction__PRT EQU CYREG_PRT2_PRT
Pin_Spindle_Direction__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Spindle_Direction__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Spindle_Direction__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Spindle_Direction__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Spindle_Direction__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Spindle_Direction__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Spindle_Direction__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Spindle_Direction__PS EQU CYREG_PRT2_PS
Pin_Spindle_Direction__SHIFT EQU 1
Pin_Spindle_Direction__SLW EQU CYREG_PRT2_SLW

/* Pin_Spindle_Enable */
Pin_Spindle_Enable__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Pin_Spindle_Enable__0__MASK EQU 0x04
Pin_Spindle_Enable__0__PC EQU CYREG_PRT2_PC2
Pin_Spindle_Enable__0__PORT EQU 2
Pin_Spindle_Enable__0__SHIFT EQU 2
Pin_Spindle_Enable__AG EQU CYREG_PRT2_AG
Pin_Spindle_Enable__AMUX EQU CYREG_PRT2_AMUX
Pin_Spindle_Enable__BIE EQU CYREG_PRT2_BIE
Pin_Spindle_Enable__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_Spindle_Enable__BYP EQU CYREG_PRT2_BYP
Pin_Spindle_Enable__CTL EQU CYREG_PRT2_CTL
Pin_Spindle_Enable__DM0 EQU CYREG_PRT2_DM0
Pin_Spindle_Enable__DM1 EQU CYREG_PRT2_DM1
Pin_Spindle_Enable__DM2 EQU CYREG_PRT2_DM2
Pin_Spindle_Enable__DR EQU CYREG_PRT2_DR
Pin_Spindle_Enable__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_Spindle_Enable__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_Spindle_Enable__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_Spindle_Enable__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_Spindle_Enable__MASK EQU 0x04
Pin_Spindle_Enable__PORT EQU 2
Pin_Spindle_Enable__PRT EQU CYREG_PRT2_PRT
Pin_Spindle_Enable__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_Spindle_Enable__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_Spindle_Enable__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_Spindle_Enable__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_Spindle_Enable__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_Spindle_Enable__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_Spindle_Enable__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_Spindle_Enable__PS EQU CYREG_PRT2_PS
Pin_Spindle_Enable__SHIFT EQU 2
Pin_Spindle_Enable__SLW EQU CYREG_PRT2_SLW

/* isr_Control */
isr_Control__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_Control__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_Control__INTC_MASK EQU 0x02
isr_Control__INTC_NUMBER EQU 1
isr_Control__INTC_PRIOR_NUM EQU 7
isr_Control__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_Control__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_Control__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* isr_UART_Rx */
isr_UART_Rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_UART_Rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_UART_Rx__INTC_MASK EQU 0x40
isr_UART_Rx__INTC_NUMBER EQU 6
isr_UART_Rx__INTC_PRIOR_NUM EQU 7
isr_UART_Rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_6
isr_UART_Rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_UART_Rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Clock_Lim_DB */
Clock_Lim_DB__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_Lim_DB__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_Lim_DB__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_Lim_DB__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Lim_DB__INDEX EQU 0x03
Clock_Lim_DB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Lim_DB__PM_ACT_MSK EQU 0x08
Clock_Lim_DB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Lim_DB__PM_STBY_MSK EQU 0x08

/* Status_Limit */
Status_Limit_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Limit_sts_intr_sts_reg__0__POS EQU 0
Status_Limit_sts_intr_sts_reg__1__MASK EQU 0x02
Status_Limit_sts_intr_sts_reg__1__POS EQU 1
Status_Limit_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Status_Limit_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Status_Limit_sts_intr_sts_reg__2__MASK EQU 0x04
Status_Limit_sts_intr_sts_reg__2__POS EQU 2
Status_Limit_sts_intr_sts_reg__MASK EQU 0x07
Status_Limit_sts_intr_sts_reg__MASK_REG EQU CYREG_B1_UDB06_MSK
Status_Limit_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Status_Limit_sts_intr_sts_reg__STATUS_REG EQU CYREG_B1_UDB06_ST

/* Status_Probe */
Status_Probe_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Probe_sts_intr_sts_reg__0__POS EQU 0
Status_Probe_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
Status_Probe_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
Status_Probe_sts_intr_sts_reg__MASK EQU 0x01
Status_Probe_sts_intr_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
Status_Probe_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
Status_Probe_sts_intr_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* Stepper_Timer_TimerHW */
Stepper_Timer_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Stepper_Timer_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Stepper_Timer_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Stepper_Timer_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Stepper_Timer_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Stepper_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Stepper_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Stepper_Timer_TimerHW__PER0 EQU CYREG_TMR1_PER0
Stepper_Timer_TimerHW__PER1 EQU CYREG_TMR1_PER1
Stepper_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Stepper_Timer_TimerHW__PM_ACT_MSK EQU 0x02
Stepper_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Stepper_Timer_TimerHW__PM_STBY_MSK EQU 0x02
Stepper_Timer_TimerHW__RT0 EQU CYREG_TMR1_RT0
Stepper_Timer_TimerHW__RT1 EQU CYREG_TMR1_RT1
Stepper_Timer_TimerHW__SR0 EQU CYREG_TMR1_SR0

/* Pin_Encoder_Sw */
Pin_Encoder_Sw__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_Encoder_Sw__0__MASK EQU 0x20
Pin_Encoder_Sw__0__PC EQU CYREG_PRT1_PC5
Pin_Encoder_Sw__0__PORT EQU 1
Pin_Encoder_Sw__0__SHIFT EQU 5
Pin_Encoder_Sw__AG EQU CYREG_PRT1_AG
Pin_Encoder_Sw__AMUX EQU CYREG_PRT1_AMUX
Pin_Encoder_Sw__BIE EQU CYREG_PRT1_BIE
Pin_Encoder_Sw__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Encoder_Sw__BYP EQU CYREG_PRT1_BYP
Pin_Encoder_Sw__CTL EQU CYREG_PRT1_CTL
Pin_Encoder_Sw__DM0 EQU CYREG_PRT1_DM0
Pin_Encoder_Sw__DM1 EQU CYREG_PRT1_DM1
Pin_Encoder_Sw__DM2 EQU CYREG_PRT1_DM2
Pin_Encoder_Sw__DR EQU CYREG_PRT1_DR
Pin_Encoder_Sw__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Encoder_Sw__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Encoder_Sw__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Encoder_Sw__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Encoder_Sw__MASK EQU 0x20
Pin_Encoder_Sw__PORT EQU 1
Pin_Encoder_Sw__PRT EQU CYREG_PRT1_PRT
Pin_Encoder_Sw__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Encoder_Sw__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Encoder_Sw__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Encoder_Sw__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Encoder_Sw__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Encoder_Sw__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Encoder_Sw__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Encoder_Sw__PS EQU CYREG_PRT1_PS
Pin_Encoder_Sw__SHIFT EQU 5
Pin_Encoder_Sw__SLW EQU CYREG_PRT1_SLW

/* Status_Control */
Status_Control_sts_intr_sts_reg__0__MASK EQU 0x01
Status_Control_sts_intr_sts_reg__0__POS EQU 0
Status_Control_sts_intr_sts_reg__1__MASK EQU 0x02
Status_Control_sts_intr_sts_reg__1__POS EQU 1
Status_Control_sts_intr_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Status_Control_sts_intr_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
Status_Control_sts_intr_sts_reg__2__MASK EQU 0x04
Status_Control_sts_intr_sts_reg__2__POS EQU 2
Status_Control_sts_intr_sts_reg__3__MASK EQU 0x08
Status_Control_sts_intr_sts_reg__3__POS EQU 3
Status_Control_sts_intr_sts_reg__MASK EQU 0x0F
Status_Control_sts_intr_sts_reg__MASK_REG EQU CYREG_B0_UDB05_MSK
Status_Control_sts_intr_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Status_Control_sts_intr_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Status_Control_sts_intr_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Status_Control_sts_intr_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
Status_Control_sts_intr_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
Status_Control_sts_intr_sts_reg__STATUS_REG EQU CYREG_B0_UDB05_ST

/* isr_LCD_Update */
isr_LCD_Update__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_LCD_Update__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_LCD_Update__INTC_MASK EQU 0x08
isr_LCD_Update__INTC_NUMBER EQU 3
isr_LCD_Update__INTC_PRIOR_NUM EQU 7
isr_LCD_Update__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_LCD_Update__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_LCD_Update__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Control_Reg_Dir */
Control_Reg_Dir_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Dir_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Dir_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Dir_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_Dir_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_Dir_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_Dir_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Dir_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Dir_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_Dir_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_Dir_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_Dir_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_Dir_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_Dir_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Dir_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_Dir_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_Dir_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* Clock_LCD_Update */
Clock_LCD_Update__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_LCD_Update__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_LCD_Update__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_LCD_Update__CFG2_SRC_SEL_MASK EQU 0x07
Clock_LCD_Update__INDEX EQU 0x05
Clock_LCD_Update__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_LCD_Update__PM_ACT_MSK EQU 0x20
Clock_LCD_Update__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_LCD_Update__PM_STBY_MSK EQU 0x20

/* Clock_Step_Pulse */
Clock_Step_Pulse__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_Step_Pulse__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_Step_Pulse__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_Step_Pulse__CFG2_SRC_SEL_MASK EQU 0x07
Clock_Step_Pulse__INDEX EQU 0x02
Clock_Step_Pulse__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_Step_Pulse__PM_ACT_MSK EQU 0x04
Clock_Step_Pulse__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_Step_Pulse__PM_STBY_MSK EQU 0x04

/* Control_Reg_Step */
Control_Reg_Step_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Step_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Step_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Step_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_Step_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_Step_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_Step_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_Step_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
Control_Reg_Step_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Step_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Step_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
Control_Reg_Step_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_Step_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_Step_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB05_CTL
Control_Reg_Step_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
Control_Reg_Step_Sync_ctrl_reg__MASK EQU 0x07
Control_Reg_Step_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_Step_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
Control_Reg_Step_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB05_MSK

/* Mist_Coolant_Pin */
Mist_Coolant_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
Mist_Coolant_Pin__0__MASK EQU 0x40
Mist_Coolant_Pin__0__PC EQU CYREG_PRT2_PC6
Mist_Coolant_Pin__0__PORT EQU 2
Mist_Coolant_Pin__0__SHIFT EQU 6
Mist_Coolant_Pin__AG EQU CYREG_PRT2_AG
Mist_Coolant_Pin__AMUX EQU CYREG_PRT2_AMUX
Mist_Coolant_Pin__BIE EQU CYREG_PRT2_BIE
Mist_Coolant_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Mist_Coolant_Pin__BYP EQU CYREG_PRT2_BYP
Mist_Coolant_Pin__CTL EQU CYREG_PRT2_CTL
Mist_Coolant_Pin__DM0 EQU CYREG_PRT2_DM0
Mist_Coolant_Pin__DM1 EQU CYREG_PRT2_DM1
Mist_Coolant_Pin__DM2 EQU CYREG_PRT2_DM2
Mist_Coolant_Pin__DR EQU CYREG_PRT2_DR
Mist_Coolant_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Mist_Coolant_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Mist_Coolant_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Mist_Coolant_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Mist_Coolant_Pin__MASK EQU 0x40
Mist_Coolant_Pin__PORT EQU 2
Mist_Coolant_Pin__PRT EQU CYREG_PRT2_PRT
Mist_Coolant_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Mist_Coolant_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Mist_Coolant_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Mist_Coolant_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Mist_Coolant_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Mist_Coolant_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Mist_Coolant_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Mist_Coolant_Pin__PS EQU CYREG_PRT2_PS
Mist_Coolant_Pin__SHIFT EQU 6
Mist_Coolant_Pin__SLW EQU CYREG_PRT2_SLW

/* Flood_Coolant_Pin */
Flood_Coolant_Pin__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
Flood_Coolant_Pin__0__MASK EQU 0x80
Flood_Coolant_Pin__0__PC EQU CYREG_PRT2_PC7
Flood_Coolant_Pin__0__PORT EQU 2
Flood_Coolant_Pin__0__SHIFT EQU 7
Flood_Coolant_Pin__AG EQU CYREG_PRT2_AG
Flood_Coolant_Pin__AMUX EQU CYREG_PRT2_AMUX
Flood_Coolant_Pin__BIE EQU CYREG_PRT2_BIE
Flood_Coolant_Pin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Flood_Coolant_Pin__BYP EQU CYREG_PRT2_BYP
Flood_Coolant_Pin__CTL EQU CYREG_PRT2_CTL
Flood_Coolant_Pin__DM0 EQU CYREG_PRT2_DM0
Flood_Coolant_Pin__DM1 EQU CYREG_PRT2_DM1
Flood_Coolant_Pin__DM2 EQU CYREG_PRT2_DM2
Flood_Coolant_Pin__DR EQU CYREG_PRT2_DR
Flood_Coolant_Pin__INP_DIS EQU CYREG_PRT2_INP_DIS
Flood_Coolant_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Flood_Coolant_Pin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Flood_Coolant_Pin__LCD_EN EQU CYREG_PRT2_LCD_EN
Flood_Coolant_Pin__MASK EQU 0x80
Flood_Coolant_Pin__PORT EQU 2
Flood_Coolant_Pin__PRT EQU CYREG_PRT2_PRT
Flood_Coolant_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Flood_Coolant_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Flood_Coolant_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Flood_Coolant_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Flood_Coolant_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Flood_Coolant_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Flood_Coolant_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Flood_Coolant_Pin__PS EQU CYREG_PRT2_PS
Flood_Coolant_Pin__SHIFT EQU 7
Flood_Coolant_Pin__SLW EQU CYREG_PRT2_SLW

/* Stepper_Enable_Pin */
Stepper_Enable_Pin__0__INTTYPE EQU CYREG_PICU15_INTTYPE5
Stepper_Enable_Pin__0__MASK EQU 0x20
Stepper_Enable_Pin__0__PC EQU CYREG_IO_PC_PRT15_PC5
Stepper_Enable_Pin__0__PORT EQU 15
Stepper_Enable_Pin__0__SHIFT EQU 5
Stepper_Enable_Pin__AG EQU CYREG_PRT15_AG
Stepper_Enable_Pin__AMUX EQU CYREG_PRT15_AMUX
Stepper_Enable_Pin__BIE EQU CYREG_PRT15_BIE
Stepper_Enable_Pin__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Stepper_Enable_Pin__BYP EQU CYREG_PRT15_BYP
Stepper_Enable_Pin__CTL EQU CYREG_PRT15_CTL
Stepper_Enable_Pin__DM0 EQU CYREG_PRT15_DM0
Stepper_Enable_Pin__DM1 EQU CYREG_PRT15_DM1
Stepper_Enable_Pin__DM2 EQU CYREG_PRT15_DM2
Stepper_Enable_Pin__DR EQU CYREG_PRT15_DR
Stepper_Enable_Pin__INP_DIS EQU CYREG_PRT15_INP_DIS
Stepper_Enable_Pin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Stepper_Enable_Pin__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Stepper_Enable_Pin__LCD_EN EQU CYREG_PRT15_LCD_EN
Stepper_Enable_Pin__MASK EQU 0x20
Stepper_Enable_Pin__PORT EQU 15
Stepper_Enable_Pin__PRT EQU CYREG_PRT15_PRT
Stepper_Enable_Pin__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Stepper_Enable_Pin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Stepper_Enable_Pin__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Stepper_Enable_Pin__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Stepper_Enable_Pin__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Stepper_Enable_Pin__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Stepper_Enable_Pin__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Stepper_Enable_Pin__PS EQU CYREG_PRT15_PS
Stepper_Enable_Pin__SHIFT EQU 5
Stepper_Enable_Pin__SLW EQU CYREG_PRT15_SLW

/* Control_Step_Enable */
Control_Step_Enable_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Step_Enable_Sync_ctrl_reg__0__POS EQU 0
Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB09_10_CTL
Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB09_10_MSK
Control_Step_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
Control_Step_Enable_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB09_CTL
Control_Step_Enable_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Step_Enable_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB09_CTL
Control_Step_Enable_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB09_ST_CTL
Control_Step_Enable_Sync_ctrl_reg__MASK EQU 0x01
Control_Step_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Step_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB09_MSK_ACTL
Control_Step_Enable_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB09_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 12
CYDEV_CHIP_DIE_PSOC5LP EQU 19
CYDEV_CHIP_DIE_PSOC5TM EQU 20
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 4
CYDEV_CHIP_FAMILY_FM3 EQU 5
CYDEV_CHIP_FAMILY_FM4 EQU 6
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 12
CYDEV_CHIP_MEMBER_4C EQU 18
CYDEV_CHIP_MEMBER_4D EQU 8
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 13
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 11
CYDEV_CHIP_MEMBER_4I EQU 17
CYDEV_CHIP_MEMBER_4J EQU 9
CYDEV_CHIP_MEMBER_4K EQU 10
CYDEV_CHIP_MEMBER_4L EQU 16
CYDEV_CHIP_MEMBER_4M EQU 15
CYDEV_CHIP_MEMBER_4N EQU 6
CYDEV_CHIP_MEMBER_4O EQU 5
CYDEV_CHIP_MEMBER_4P EQU 14
CYDEV_CHIP_MEMBER_4Q EQU 7
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 20
CYDEV_CHIP_MEMBER_5B EQU 19
CYDEV_CHIP_MEMBER_FM3 EQU 24
CYDEV_CHIP_MEMBER_FM4 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 21
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 22
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 23
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x0200
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000007F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
