Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: SerialRxController.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "SerialRxController.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "SerialRxController"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : SerialRxController
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" into library work
Parsing entity <SerialRxController>.
Parsing architecture <Behavioral> of entity <serialrxcontroller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <SerialRxController> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 124: itxout_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 125: ishift_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 126: idataout_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 127: iload_prev should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 133: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 147: bits_received should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 154: data_in should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd" Line 61: Net <iShift_prev> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <SerialRxController>.
    Related source file is "/home/danrwhitcomb/Documents/Lab5/SerialRxController.vhd".
WARNING:Xst:653 - Signal <iShift_prev> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Register <iLoad_prev> equivalent to <LOAD> has been removed
    Register <iDataOut_prev> equivalent to <DATA_OUT> has been removed
    Register <iTxOut_prev> equivalent to <RX_DONE> has been removed
    Found 32-bit register for signal <brg_ticks>.
    Found 1-bit register for signal <read_bit>.
    Found 32-bit register for signal <bits_received>.
    Found 3-bit register for signal <state>.
    Found 1-bit register for signal <SHIFT>.
    Found 1-bit register for signal <DATA_OUT>.
    Found 1-bit register for signal <RX_DONE>.
    Found 1-bit register for signal <LOAD>.
    Found 32-bit register for signal <prev_bits_received>.
    Found 1-bit register for signal <rate_identified>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | waiting                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <brg_ticks[31]_GND_3_o_add_4_OUT> created at line 90.
    Found 32-bit adder for signal <bits_received[31]_GND_3_o_add_10_OUT> created at line 114.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 102 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <SerialRxController> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 9
 1-bit register                                        : 6
 32-bit register                                       : 3
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 3
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <SerialRxController>.
The following registers are absorbed into counter <bits_received>: 1 register on signal <bits_received>.
The following registers are absorbed into counter <brg_ticks>: 1 register on signal <brg_ticks>.
Unit <SerialRxController> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 38
 Flip-Flops                                            : 38
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with user encoding.
---------------------------
 State         | Encoding
---------------------------
 waiting       | 000
 pulsecounting | 001
 shiftbit      | 010
 transferbits  | 011
 rx_done_tick  | 100
---------------------------

Optimizing unit <SerialRxController> ...
INFO:Xst:2261 - The FF/Latch <LOAD> in Unit <SerialRxController> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd1> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block SerialRxController, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 104
 Flip-Flops                                            : 104

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : SerialRxController.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 275
#      GND                         : 1
#      INV                         : 1
#      LUT1                        : 31
#      LUT2                        : 8
#      LUT3                        : 55
#      LUT4                        : 3
#      LUT5                        : 3
#      LUT6                        : 46
#      MUXCY                       : 62
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 104
#      FD                          : 97
#      FDR                         : 7
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             104  out of  126800     0%  
 Number of Slice LUTs:                  147  out of  63400     0%  
    Number used as Logic:               147  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    179
   Number with an unused Flip Flop:      75  out of    179    41%  
   Number with an unused LUT:            32  out of    179    17%  
   Number of fully used LUT-FF pairs:    72  out of    179    40%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    210     2%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 104   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.120ns (Maximum Frequency: 320.472MHz)
   Minimum input arrival time before clock: 2.270ns
   Maximum output required time after clock: 0.659ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.120ns (frequency: 320.472MHz)
  Total number of paths / destination ports: 5531 / 111
-------------------------------------------------------------------------
Delay:               3.120ns (Levels of Logic = 3)
  Source:            bits_received_0 (FF)
  Destination:       bits_received_25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: bits_received_0 to bits_received_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.361   0.703  bits_received_0 (bits_received_0)
     LUT6:I0->O            1   0.097   0.693  GND_3_o_bits_received[31]_equal_10_o<31>1 (GND_3_o_bits_received[31]_equal_10_o<31>)
     LUT6:I0->O           23   0.097   0.393  GND_3_o_bits_received[31]_equal_10_o<31>7 (GND_3_o_bits_received[31]_equal_10_o)
     LUT2:I1->O           12   0.097   0.330  _n00691 (_n0069)
     FDR:R                     0.349          bits_received_25
    ----------------------------------------
    Total                      3.120ns (1.001ns logic, 2.119ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 67 / 35
-------------------------------------------------------------------------
Offset:              2.270ns (Levels of Logic = 4)
  Source:            DATA_IN (PAD)
  Destination:       brg_ticks_26 (FF)
  Destination Clock: CLK rising

  Data Path: DATA_IN to brg_ticks_26
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   0.001   0.791  DATA_IN_IBUF (DATA_IN_IBUF)
     LUT5:I0->O            1   0.097   0.693  _n0065_SW0_SW0 (N9)
     LUT6:I0->O           33   0.097   0.486  _n0065 (_n0065)
     LUT6:I4->O            1   0.097   0.000  brg_ticks_31_rstpot (brg_ticks_31_rstpot)
     FD:D                      0.008          brg_ticks_31
    ----------------------------------------
    Total                      2.270ns (0.300ns logic, 1.970ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.659ns (Levels of Logic = 1)
  Source:            LOAD (FF)
  Destination:       LOAD (PAD)
  Source Clock:      CLK rising

  Data Path: LOAD to LOAD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  LOAD (LOAD_OBUF)
     OBUF:I->O                 0.000          LOAD_OBUF (LOAD)
    ----------------------------------------
    Total                      0.659ns (0.361ns logic, 0.298ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.120|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 234.00 secs
Total CPU time to Xst completion: 8.12 secs
 
--> 


Total memory usage is 509744 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    9 (   0 filtered)
Number of infos    :    1 (   0 filtered)

