/*
*
*@Copyright (C) 2010-2019 贵阳高新网用软件有限公司
*@date : 2020-09-03
*@author : maoguangkun
*@brief : CtImIip
*@rely : klib.h
*@function : 按ETK规范抄写索喜源代码
*@version : 1.0.0 能正常上屏显示图像
*
*/


#ifndef __CT_IM_IIP_H__
#define __CT_IM_IIP_H__


#include <klib.h>

#include "ctimiipparam.h"
#include "im_iip.h"
#include "driver_common.h"
#include "ddim_typedef.h"


#define CT_TYPE_IM_IIP                  (ct_im_iip_get_type())
#define CT_IM_IIP(obj)                    (K_TYPE_CHECK_INSTANCE_CAST (obj, CtImIip)) 
#define CT_IS_IM_IIP(obj)               (K_TYPE_CHECK_INSTANCE_TYPE (obj, CT_TYPE_IM_IIP)) 

/*----------------------------------------------------------------------*/
/* Definition															*/
/*----------------------------------------------------------------------*/
//#define CO_CT_IM_IIP_DISABLE
//#define CO_CT_IM_IIP_2_5_3_DISABLE_FRECT_TBL
//#define CO_CT_IM_IIP_2_5_4_DISABLE_FRECT_TBL
//#define CO_CT_IM_IIP_5_1_1_DISABLE_LUT
//#define CO_CT_IM_IIP_5_1_2_DISABLE_LUT
//#define CO_CT_IM_IIP_14_3_1_DISABLE_LUT
//#define CO_CT_IM_IIP_14_3_2_DISABLE_LUT
//#define CO_CT_IM_IIP_3_1_1_FILL_TEST
//#define CO_CT_IM_IIP_2_7_1_DISABLE_HIST
//#define CO_CT_IM_IIP_11_1_2_DISABLE_HIST
#define CO_CT_IM_IIP_DCACHE_CLEAN_ENABLE
// Enable CT test number 1-1-24
//#define CO_CT_IM_IIP_ENABLE_1_1_24
// Enable CT test number 1-1-32
//#define CO_CT_IM_IIP_ENABLE_1_1_32
// Enable Image SRAM by B2Y-IIP link and/or IIP-IIP link
//#define CO_CT_IM_IIP_USE_SRAM

#define ct_im_iip_rounddown_2(val)	(((val) /2) *2)
#define ct_im_iip_roundup_8(val)	(((UINT32)(val) +7) & 0xFFFFFFF8)
#define ct_im_iip_roundup_N(val, n)	((((UINT32)(val) +((n) -1)) /(n)) *(n))

#define M_CT_IM_IIP_AFNTBL_CALC_POS(pos)		((INT32)((pos) * (INT32)D_IM_IIP_PARAM_AFN_VAL_1_0))
#define M_CT_IM_IIP_AFNTBL_CALC_PIT( dst, src )	((INT32)(((INT32)D_IM_IIP_PARAM_AFN_VAL_1_0 * (src -1)) / ((dst) -1)))

#ifdef CO_CT_IM_IIP_DCACHE_CLEAN_ENABLE
#define ct_im_iip_clean_l1l2_dcache_addr( addr, bytes )		DDIM_User_L1l2cache_Clean_Addr( (addr), (bytes) )
#else
#define ct_im_iip_clean_l1l2_dcache_addr( addr, bytes )
#endif

#ifndef CO_DEBUG_ON_PC
#define D_CT_IM_IIP_OPEN_TIMEOUT_MSEC	(100)	// On LSI
#else
#define D_CT_IM_IIP_OPEN_TIMEOUT_MSEC	(1000)	// On PC
#endif

#define ct_im_iip_roundup_16( val )						((((val) +15) /16) *16)
#define ct_im_iip_roundup_32( val )						((((val) +31) /32) *32)
#define ct_im_iip_roundup_128( val )					((((val) +127) /128) *128)
#define ct_im_iip_roundup_16k( val )					((((val) +16383) /16384) *16384)
#define ct_im_iip_roundup_ribery_width( width )			(ct_im_iip_roundup_128((width)))
#define ct_im_iip_roundup_ribery_lines( lines )			(ct_im_iip_roundup_32((lines)))

#define D_IM_IIP_VGA_WIDTH							(640)
#define D_IM_IIP_VGA_LINES							(480)

#define D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH		(D_IM_IIP_VGA_WIDTH)
#define D_IM_IIP_VGA_YCC422_U8_C_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC422_U8_A_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC422_U8_BYTES				(D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES * 2)
#define D_IM_IIP_VGA_YCC422_U8_A_BYTES				(D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH		(D_IM_IIP_VGA_WIDTH)
#define D_IM_IIP_VGA_YCC420_U8_C_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC420_U8_A_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC420_U8_BYTES				(D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES * 3 / 2)
#define D_IM_IIP_VGA_YCC420_U8_A_BYTES				(D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_YCC444_U8_Y_GLOBAL_WIDTH		(D_IM_IIP_VGA_WIDTH)
#define D_IM_IIP_VGA_YCC444_U8_C_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC444_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC444_U8_A_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC444_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC444_U8_BYTES				(D_IM_IIP_VGA_YCC444_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES * 3)

#define D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH		(D_IM_IIP_VGA_WIDTH *3 /2)
#define D_IM_IIP_VGA_YCC422_U12_C_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC422_U12_CB_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH /2)
#define D_IM_IIP_VGA_YCC422_U12_CR_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH /2)
#define D_IM_IIP_VGA_YCC422_U12_A_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC422_U12_BYTES				(D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES * 2)

#define D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH		(D_IM_IIP_VGA_WIDTH *2)
#define D_IM_IIP_VGA_YCC422_U16_C_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC422_U16_A_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC422_U16_BYTES				(D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES * 2)
#define D_IM_IIP_VGA_YCC422_U16_A_BYTES				(D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH		(D_IM_IIP_VGA_WIDTH *2)
#define D_IM_IIP_VGA_YCC444_U16_C_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC444_U16_A_GLOBAL_WIDTH		(D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_YCC444_U16_BYTES				(D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES * 3)

#define D_IM_IIP_VGA_RGBA4444_GLOBAL_WIDTH			(D_IM_IIP_VGA_WIDTH *2)
#define D_IM_IIP_VGA_RGBA4444_BYTES					(D_IM_IIP_VGA_RGBA4444_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_RGBA5551_GLOBAL_WIDTH			(D_IM_IIP_VGA_WIDTH *2)
#define D_IM_IIP_VGA_RGBA5551_BYTES					(D_IM_IIP_VGA_RGBA5551_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_RGBA8888_GLOBAL_WIDTH			(D_IM_IIP_VGA_WIDTH *4)
#define D_IM_IIP_VGA_RGBA8888_BYTES					(D_IM_IIP_VGA_RGBA8888_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_RGB565_GLOBAL_WIDTH			(D_IM_IIP_VGA_WIDTH *2)
#define D_IM_IIP_VGA_RGB565_BYTES					(D_IM_IIP_VGA_RGB565_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_RAW12BIT_GLOBAL_WIDTH			(D_IM_IIP_VGA_WIDTH /2 *3)
#define D_IM_IIP_VGA_RAW12BIT_BYTES					(D_IM_IIP_VGA_RAW12BIT_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_RAW16BIT_GLOBAL_WIDTH			(D_IM_IIP_VGA_WIDTH *2)
#define D_IM_IIP_VGA_RAW16BIT_BYTES					(D_IM_IIP_VGA_RAW16BIT_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_PLANE14BIT_GLOBAL_WIDTH		(D_IM_IIP_VGA_WIDTH *2)
#define D_IM_IIP_VGA_PLANE14BIT_BYTES				(D_IM_IIP_VGA_PLANE14BIT_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_WIDTH		(ct_im_iip_roundup_ribery_width(D_IM_IIP_VGA_WIDTH))
#define D_IM_IIP_VGA_RIBERY_U8_C_GLOBAL_WIDTH		(ct_im_iip_roundup_ribery_width(D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_WIDTH))
#define D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_LINES		(ct_im_iip_roundup_ribery_lines( D_IM_IIP_VGA_LINES ))
#define D_IM_IIP_VGA_RIBERY_U8_C_GLOBAL_LINES		(ct_im_iip_roundup_ribery_lines( D_IM_IIP_VGA_LINES /2 ))
#define D_IM_IIP_VGA_RIBERY_U8_BYTES				( ct_im_iip_roundup_16k(D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_LINES) \
													+ ct_im_iip_roundup_16k(D_IM_IIP_VGA_RIBERY_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_RIBERY_U8_C_GLOBAL_LINES) )

#define D_IM_IIP_VGA_16_9_WIDTH						(640)
#define D_IM_IIP_VGA_16_9_LINES						(360)

#define D_IM_IIP_VGA_16_9_RIBERY_U8_Y_GLOBAL_WIDTH	(ct_im_iip_roundup_ribery_width(D_IM_IIP_VGA_16_9_WIDTH))
#define D_IM_IIP_VGA_16_9_RIBERY_U8_C_GLOBAL_WIDTH	(ct_im_iip_roundup_ribery_width(D_IM_IIP_VGA_16_9_RIBERY_U8_Y_GLOBAL_WIDTH))
#define D_IM_IIP_VGA_16_9_RIBERY_U8_Y_GLOBAL_LINES	(ct_im_iip_roundup_ribery_lines( D_IM_IIP_VGA_16_9_LINES ))
#define D_IM_IIP_VGA_16_9_RIBERY_U8_C_GLOBAL_LINES	(ct_im_iip_roundup_ribery_lines( D_IM_IIP_VGA_16_9_LINES /2 ))
#define D_IM_IIP_VGA_16_9_RIBERY_U8_BYTES			( ct_im_iip_roundup_16k(D_IM_IIP_VGA_16_9_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_16_9_RIBERY_U8_Y_GLOBAL_LINES) \
													+ ct_im_iip_roundup_16k(D_IM_IIP_VGA_16_9_RIBERY_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_16_9_RIBERY_U8_C_GLOBAL_LINES) )

#define D_IM_IIP_HD_16_9_WIDTH						(1280)
#define D_IM_IIP_HD_16_9_LINES						(720)

#define D_IM_IIP_HD_16_9_RIBERY_U8_Y_GLOBAL_WIDTH	(ct_im_iip_roundup_ribery_width(D_IM_IIP_HD_16_9_WIDTH))
#define D_IM_IIP_HD_16_9_RIBERY_U8_C_GLOBAL_WIDTH	(ct_im_iip_roundup_ribery_width(D_IM_IIP_HD_16_9_RIBERY_U8_Y_GLOBAL_WIDTH))
#define D_IM_IIP_HD_16_9_RIBERY_U8_Y_GLOBAL_LINES	(ct_im_iip_roundup_ribery_lines( D_IM_IIP_HD_16_9_LINES ))
#define D_IM_IIP_HD_16_9_RIBERY_U8_C_GLOBAL_LINES	(ct_im_iip_roundup_ribery_lines( D_IM_IIP_HD_16_9_LINES /2 ))
#define D_IM_IIP_HD_16_9_RIBERY_U8_BYTES			( ct_im_iip_roundup_16k(D_IM_IIP_HD_16_9_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_HD_16_9_RIBERY_U8_Y_GLOBAL_LINES) \
													+ ct_im_iip_roundup_16k(D_IM_IIP_HD_16_9_RIBERY_U8_C_GLOBAL_WIDTH * D_IM_IIP_HD_16_9_RIBERY_U8_C_GLOBAL_LINES) )

#define D_IM_IIP_HD_4_3_WIDTH						(1280)
#define D_IM_IIP_HD_4_3_LINES						(960)

#define D_IM_IIP_HD_4_3_YCC422_U8_Y_GLOBAL_WIDTH	(D_IM_IIP_HD_4_3_WIDTH)
#define D_IM_IIP_HD_4_3_YCC422_U8_C_GLOBAL_WIDTH	(D_IM_IIP_HD_4_3_YCC422_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_HD_4_3_YCC422_U8_A_GLOBAL_WIDTH	(D_IM_IIP_HD_4_3_YCC422_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_HD_4_3_YCC422_U8_BYTES				(D_IM_IIP_HD_4_3_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_HD_4_3_LINES * 2)

#define D_IM_IIP_FULLHD_WIDTH						(1920)
#define D_IM_IIP_FULLHD_LINES						(1080)

#define D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_WIDTH)
#define D_IM_IIP_FULLHD_YCC420_U8_C_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_YCC420_U8_A_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_YCC420_U8_BYTES				(D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES * 3 / 2)

#define D_IM_IIP_FULLHD_YCC422_U8_Y_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_WIDTH)
#define D_IM_IIP_FULLHD_YCC422_U8_C_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_YCC422_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_YCC422_U8_A_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_YCC422_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_YCC422_U8_BYTES				(D_IM_IIP_FULLHD_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES * 2)

#define D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_WIDTH	(ct_im_iip_roundup_ribery_width(D_IM_IIP_FULLHD_WIDTH))
#define D_IM_IIP_FULLHD_RIBERY_U8_C_GLOBAL_WIDTH	(ct_im_iip_roundup_ribery_width(D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_WIDTH))
#define D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_LINES	(ct_im_iip_roundup_ribery_lines( D_IM_IIP_FULLHD_LINES ))
#define D_IM_IIP_FULLHD_RIBERY_U8_C_GLOBAL_LINES	(ct_im_iip_roundup_ribery_lines( D_IM_IIP_FULLHD_LINES /2 ))
#define D_IM_IIP_FULLHD_RIBERY_U8_BYTES				( ct_im_iip_roundup_16k(D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_LINES) \
													+ ct_im_iip_roundup_16k(D_IM_IIP_FULLHD_RIBERY_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_RIBERY_U8_C_GLOBAL_LINES) )

#define D_IM_IIP_FULLHD_VIS_WIDTH						(2304)
#define D_IM_IIP_FULLHD_VIS_LINES						(1296)

#define D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_VIS_WIDTH)
#define D_IM_IIP_FULLHD_VIS_YCC420_U8_C_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_VIS_YCC420_U8_A_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_VIS_YCC420_U8_BYTES				(D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES * 3 / 2)

#define D_IM_IIP_XGA_WIDTH							(1024)
#define D_IM_IIP_XGA_LINES							(768)

#define D_IM_IIP_XGA_YCC420_U8_Y_GLOBAL_WIDTH		(D_IM_IIP_XGA_WIDTH)
#define D_IM_IIP_XGA_YCC420_U8_C_GLOBAL_WIDTH		(D_IM_IIP_XGA_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_XGA_YCC420_U8_A_GLOBAL_WIDTH		(D_IM_IIP_XGA_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_XGA_YCC420_U8_BYTES				(D_IM_IIP_XGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_XGA_LINES * 3 / 2)

#define D_IM_IIP_VGA_1_10_WIDTH						(192)
#define D_IM_IIP_VGA_1_10_LINES						(160)
#define D_IM_IIP_VGA_1_10_YCC420_U8_Y_GLOBAL_WIDTH	(D_IM_IIP_VGA_1_10_WIDTH)
#define D_IM_IIP_VGA_1_10_YCC420_U8_C_GLOBAL_WIDTH	(D_IM_IIP_VGA_1_10_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_1_10_YCC420_U8_A_GLOBAL_WIDTH	(D_IM_IIP_VGA_1_10_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_VGA_1_10_YCC420_U8_BYTES			(D_IM_IIP_VGA_1_10_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_1_10_LINES * 3 / 2)
#define D_IM_IIP_VGA_1_10_YCC420_U8_A_BYTES			(D_IM_IIP_VGA_1_10_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_1_10_LINES)

#define D_IM_IIP_FULLHD_1_10_WIDTH						(640)
#define D_IM_IIP_FULLHD_1_10_LINES						(336)
#define D_IM_IIP_FULLHD_1_10_YCC420_U8_Y_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_1_10_WIDTH)
#define D_IM_IIP_FULLHD_1_10_YCC420_U8_C_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_1_10_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_1_10_YCC420_U8_A_GLOBAL_WIDTH	(D_IM_IIP_FULLHD_1_10_YCC420_U8_Y_GLOBAL_WIDTH)
#define D_IM_IIP_FULLHD_1_10_YCC420_U8_BYTES			(D_IM_IIP_FULLHD_1_10_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_1_10_LINES * 3 / 2)
#define D_IM_IIP_FULLHD_1_10_YCC420_U8_A_BYTES			(D_IM_IIP_FULLHD_1_10_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_1_10_LINES)

// Firmware buffer memory address of Simlator
// SDRAM ch0
#define D_IM_IIP_REGDUMP_ADDR						(0x41000000)
#define D_IM_IIP_REGDUMP_BYTES						(0x00100000)

// ImageMemory address of Simlator
// SDRAM ch0
#define D_IM_IIP_IMG_MEM_ADDR_0_TOP					(gct_im_iip_in_addr[0])

#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U8_C			(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U8_Y + D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U8_A			(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U8_C + D_IM_IIP_VGA_YCC422_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U8_END		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U8_A + D_IM_IIP_VGA_YCC422_U8_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_YCC420_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC420_U8_C			(D_IM_IIP_IMG_MEM_ADDR_0_YCC420_U8_Y + D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC420_U8_A			(D_IM_IIP_IMG_MEM_ADDR_0_YCC420_U8_C + D_IM_IIP_VGA_YCC420_U8_C_GLOBAL_WIDTH * (D_IM_IIP_VGA_LINES / 2))
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC420_U8_END		(D_IM_IIP_IMG_MEM_ADDR_0_YCC420_U8_A + D_IM_IIP_VGA_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_CB		(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_Y + D_IM_IIP_VGA_YCC444_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_CR		(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_CB + D_IM_IIP_VGA_YCC444_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_A			(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_CR + D_IM_IIP_VGA_YCC444_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_END		(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U8_A + D_IM_IIP_VGA_YCC444_U8_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_Y		(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_CB		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_Y + D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_CR		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_CB + D_IM_IIP_VGA_YCC422_U12_CB_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_A		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_CR + D_IM_IIP_VGA_YCC422_U12_CR_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_END		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U12_A + D_IM_IIP_VGA_YCC422_U12_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U16_Y		(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U16_C		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U16_Y + D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U16_A		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U16_C + D_IM_IIP_VGA_YCC422_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U16_END		(D_IM_IIP_IMG_MEM_ADDR_0_YCC422_U16_A + D_IM_IIP_VGA_YCC422_U16_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_Y		(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_CB		(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_Y + D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_CR		(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_CB + D_IM_IIP_VGA_YCC444_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_A		(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_CR + D_IM_IIP_VGA_YCC444_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_END		(D_IM_IIP_IMG_MEM_ADDR_0_YCC444_U16_A + D_IM_IIP_VGA_YCC444_U16_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC420_U8_Y + D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC420_U8_C + D_IM_IIP_FULLHD_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC420_U8_A + D_IM_IIP_FULLHD_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC422_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC422_U8_C		(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC422_U8_Y + D_IM_IIP_FULLHD_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC422_U8_A		(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC422_U8_C + D_IM_IIP_FULLHD_YCC422_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC422_U8_END	(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_YCC422_U8_A + D_IM_IIP_FULLHD_YCC422_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_VIS_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_VIS_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_VIS_YCC420_U8_Y + D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_VIS_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_VIS_YCC420_U8_C + D_IM_IIP_FULLHD_VIS_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_VIS_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_VIS_YCC420_U8_A + D_IM_IIP_FULLHD_VIS_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_0_RGBA4444			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_RGBA4444_END		(D_IM_IIP_IMG_MEM_ADDR_0_RGBA4444 + D_IM_IIP_VGA_RGBA4444_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_0_RGBA5551			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_RGBA5551_END		(D_IM_IIP_IMG_MEM_ADDR_0_RGBA5551 + D_IM_IIP_VGA_RGBA5551_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_0_RGBA8888			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_RGBA8888_END		(D_IM_IIP_IMG_MEM_ADDR_0_RGBA8888 + D_IM_IIP_VGA_RGBA8888_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_0_RGB565				(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_RGB565_END			(D_IM_IIP_IMG_MEM_ADDR_0_RGB565 + D_IM_IIP_VGA_RGB565_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_0_RAW12BIT			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_RAW12BIT_END		(D_IM_IIP_IMG_MEM_ADDR_0_RAW12BIT + D_IM_IIP_VGA_RAW12BIT_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_0_RAW16BIT			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_RAW16BIT_END		(D_IM_IIP_IMG_MEM_ADDR_0_RAW16BIT + D_IM_IIP_VGA_RAW16BIT_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_0_PLANE14BIT			(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_PLANE14BIT_END		(D_IM_IIP_IMG_MEM_ADDR_0_PLANE14BIT + D_IM_IIP_VGA_PLANE14BIT_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_0_VGA_RIBERY_U8_Y		ct_im_iip_roundup_16k(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_VGA_RIBERY_U8_C		(D_IM_IIP_IMG_MEM_ADDR_0_VGA_RIBERY_U8_Y + ct_im_iip_roundup_16k(D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_LINES))

#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_RIBERY_U8_Y	ct_im_iip_roundup_16k(D_IM_IIP_IMG_MEM_ADDR_0_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_RIBERY_U8_C	(D_IM_IIP_IMG_MEM_ADDR_0_FULLHD_RIBERY_U8_Y + ct_im_iip_roundup_16k(D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_LINES))

// SDRAM ch0
#define D_IM_IIP_IMG_MEM_ADDR_1_TOP					(gct_im_iip_out_addr[0])

#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U8_Y + D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U8_A			(D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U8_C + D_IM_IIP_VGA_YCC422_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_YCC420_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC420_U8_C			(D_IM_IIP_IMG_MEM_ADDR_1_YCC420_U8_Y + D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC420_U8_A			(D_IM_IIP_IMG_MEM_ADDR_1_YCC420_U8_C + D_IM_IIP_VGA_YCC420_U8_C_GLOBAL_WIDTH * (D_IM_IIP_VGA_LINES / 2))

#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U8_CB		(D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U8_Y + D_IM_IIP_VGA_YCC444_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U8_CR		(D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U8_CB + D_IM_IIP_VGA_YCC444_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U8_A			(D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U8_CR + D_IM_IIP_VGA_YCC444_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U12_Y		(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U12_CB		(D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U12_Y + D_IM_IIP_VGA_YCC422_U12_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U12_CR		(D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U12_CB + D_IM_IIP_VGA_YCC422_U12_CB_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U12_A		(D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U12_CR + D_IM_IIP_VGA_YCC422_U12_CR_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U16_Y		(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U16_C		(D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U16_Y + D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U16_A		(D_IM_IIP_IMG_MEM_ADDR_1_YCC422_U16_C + D_IM_IIP_VGA_YCC422_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_Y		(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_CB		(D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_Y + D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_CR		(D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_CB + D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_A		(D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_CR + D_IM_IIP_VGA_YCC444_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_END		(D_IM_IIP_IMG_MEM_ADDR_1_YCC444_U16_A + D_IM_IIP_VGA_YCC444_U16_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_XGA_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_XGA_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_XGA_YCC420_U8_Y + D_IM_IIP_XGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_XGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_XGA_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_1_XGA_YCC420_U8_C + D_IM_IIP_XGA_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_XGA_LINES /2)

#define D_IM_IIP_IMG_MEM_ADDR_1_VGA_16_9_RIBERY_U8_Y	ct_im_iip_roundup_16k(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_VGA_16_9_RIBERY_U8_C	(D_IM_IIP_IMG_MEM_ADDR_1_VGA_16_9_RIBERY_U8_Y + ct_im_iip_roundup_16k(D_IM_IIP_VGA_16_9_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_16_9_RIBERY_U8_Y_GLOBAL_LINES))

#define D_IM_IIP_IMG_MEM_ADDR_1_HD_16_9_RIBERY_U8_Y		ct_im_iip_roundup_16k(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_HD_16_9_RIBERY_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_HD_16_9_RIBERY_U8_Y + ct_im_iip_roundup_16k(D_IM_IIP_HD_16_9_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_HD_16_9_RIBERY_U8_Y_GLOBAL_LINES))

#define D_IM_IIP_IMG_MEM_ADDR_1_HD_4_3_YCC422_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_HD_4_3_YCC422_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_HD_4_3_YCC422_U8_Y + D_IM_IIP_HD_4_3_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_HD_4_3_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_HD_4_3_YCC422_U8_A		(D_IM_IIP_IMG_MEM_ADDR_1_HD_4_3_YCC422_U8_C + D_IM_IIP_HD_4_3_YCC422_U8_C_GLOBAL_WIDTH * D_IM_IIP_HD_4_3_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_HD_4_3_YCC422_U8_END	(D_IM_IIP_IMG_MEM_ADDR_1_HD_4_3_YCC422_U8_A + D_IM_IIP_HD_4_3_YCC422_U8_A_GLOBAL_WIDTH * D_IM_IIP_HD_4_3_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_YCC420_U8_Y + D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_YCC420_U8_C + D_IM_IIP_FULLHD_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_YCC420_U8_A + D_IM_IIP_FULLHD_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_RIBERY_U8_Y		ct_im_iip_roundup_16k(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_RIBERY_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_RIBERY_U8_Y + ct_im_iip_roundup_16k(D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_RIBERY_U8_Y_GLOBAL_LINES))

#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_VIS_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_VIS_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_VIS_YCC420_U8_Y + D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_VIS_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_VIS_YCC420_U8_C + D_IM_IIP_FULLHD_VIS_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_VIS_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_1_FULLHD_VIS_YCC420_U8_A + D_IM_IIP_FULLHD_VIS_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_1_RGBA4444			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_RGBA4444_END		(D_IM_IIP_IMG_MEM_ADDR_1_RGBA4444 + D_IM_IIP_VGA_RGBA4444_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_1_RGBA5551			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_RGBA5551_END		(D_IM_IIP_IMG_MEM_ADDR_1_RGBA5551 + D_IM_IIP_VGA_RGBA5551_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_1_RGBA8888			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_RGBA8888_END		(D_IM_IIP_IMG_MEM_ADDR_1_RGBA8888 + D_IM_IIP_VGA_RGBA8888_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_1_RGB565				(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_RGB565_END			(D_IM_IIP_IMG_MEM_ADDR_1_RGB565 + D_IM_IIP_VGA_RGB565_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_1_RAW12BIT			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_RAW12BIT_END		(D_IM_IIP_IMG_MEM_ADDR_1_RAW12BIT + D_IM_IIP_VGA_RAW12BIT_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_1_PLANE14BIT			(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_PLANE14BIT_END		(D_IM_IIP_IMG_MEM_ADDR_1_PLANE14BIT + D_IM_IIP_VGA_PLANE14BIT_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_1_VGA_RIBERY_U8_Y		ct_im_iip_roundup_16k(D_IM_IIP_IMG_MEM_ADDR_1_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_1_VGA_RIBERY_U8_C		(D_IM_IIP_IMG_MEM_ADDR_1_VGA_RIBERY_U8_Y + ct_im_iip_roundup_16k(D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_RIBERY_U8_Y_GLOBAL_LINES))

// SDRAM ch0
#define D_IM_IIP_IMG_MEM_ADDR_2_TOP					(gct_im_iip_out_addr[1])

#define D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_2_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U8_C			(D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U8_Y + D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U8_A			(D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U8_C + D_IM_IIP_VGA_YCC422_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U16_Y		(D_IM_IIP_IMG_MEM_ADDR_2_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U16_C		(D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U16_Y + D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U16_A		(D_IM_IIP_IMG_MEM_ADDR_2_YCC422_U16_C + D_IM_IIP_VGA_YCC422_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_2_XGA_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_2_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_2_XGA_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_2_XGA_YCC420_U8_Y + D_IM_IIP_XGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_XGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_2_XGA_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_2_XGA_YCC420_U8_C + D_IM_IIP_XGA_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_XGA_LINES /2)

#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_2_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_YCC420_U8_Y + D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_YCC420_U8_C + D_IM_IIP_FULLHD_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_YCC420_U8_A + D_IM_IIP_FULLHD_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_VIS_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_2_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_VIS_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_VIS_YCC420_U8_Y + D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_VIS_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_VIS_YCC420_U8_C + D_IM_IIP_FULLHD_VIS_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_VIS_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_2_FULLHD_VIS_YCC420_U8_A + D_IM_IIP_FULLHD_VIS_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_2_RGBA4444			(D_IM_IIP_IMG_MEM_ADDR_2_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_2_RGBA4444_END		(D_IM_IIP_IMG_MEM_ADDR_2_RGBA4444 + D_IM_IIP_VGA_RGBA4444_BYTES)

// SDRAM ch0
#define D_IM_IIP_IMG_MEM_ADDR_3_TOP					(gct_im_iip_out_addr[2])

#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_3_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_YCC420_U8_Y + D_IM_IIP_FULLHD_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_YCC420_U8_C + D_IM_IIP_FULLHD_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_YCC420_U8_A + D_IM_IIP_FULLHD_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_VIS_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_3_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_VIS_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_VIS_YCC420_U8_Y + D_IM_IIP_FULLHD_VIS_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_VIS_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_VIS_YCC420_U8_C + D_IM_IIP_FULLHD_VIS_YCC420_U8_C_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES /2)
#define D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_VIS_YCC420_U8_END	(D_IM_IIP_IMG_MEM_ADDR_3_FULLHD_VIS_YCC420_U8_A + D_IM_IIP_FULLHD_VIS_YCC420_U8_A_GLOBAL_WIDTH * D_IM_IIP_FULLHD_VIS_LINES)

// SDRAM ch0
#define D_IM_IIP_IMG_MEM_ADDR_4_TOP					(gct_im_iip_in_addr[1])

#define D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U8_C			(D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U8_Y + D_IM_IIP_VGA_YCC422_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U8_A			(D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U8_C + D_IM_IIP_VGA_YCC422_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_4_YCC420_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC420_U8_C			(D_IM_IIP_IMG_MEM_ADDR_4_YCC420_U8_Y + D_IM_IIP_VGA_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC420_U8_A			(D_IM_IIP_IMG_MEM_ADDR_4_YCC420_U8_C + D_IM_IIP_VGA_YCC420_U8_C_GLOBAL_WIDTH * (D_IM_IIP_VGA_LINES / 2))

#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U8_Y			(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U8_CB		(D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U8_Y + D_IM_IIP_VGA_YCC444_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U8_CR		(D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U8_CB + D_IM_IIP_VGA_YCC444_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U8_A			(D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U8_CR + D_IM_IIP_VGA_YCC444_U8_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U16_Y		(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U16_C		(D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U16_Y + D_IM_IIP_VGA_YCC422_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U16_A		(D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U16_C + D_IM_IIP_VGA_YCC422_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U16_END		(D_IM_IIP_IMG_MEM_ADDR_4_YCC422_U16_A + D_IM_IIP_VGA_YCC422_U16_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_Y		(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_CB		(D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_Y + D_IM_IIP_VGA_YCC444_U16_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_CR		(D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_CB + D_IM_IIP_VGA_YCC444_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_A		(D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_CR + D_IM_IIP_VGA_YCC444_U16_C_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_END		(D_IM_IIP_IMG_MEM_ADDR_4_YCC444_U16_A + D_IM_IIP_VGA_YCC444_U16_A_GLOBAL_WIDTH * D_IM_IIP_VGA_LINES)

#define D_IM_IIP_IMG_MEM_ADDR_4_RGBA4444			(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_RGBA4444_END		(D_IM_IIP_IMG_MEM_ADDR_4_RGBA4444 + D_IM_IIP_VGA_RGBA4444_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_4_RGBA5551			(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_RGBA5551_END		(D_IM_IIP_IMG_MEM_ADDR_4_RGBA5551 + D_IM_IIP_VGA_RGBA5551_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_4_RGBA8888			(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_RGBA8888_END		(D_IM_IIP_IMG_MEM_ADDR_4_RGBA8888 + D_IM_IIP_VGA_RGBA8888_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_4_RGB565				(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_RGB565_END			(D_IM_IIP_IMG_MEM_ADDR_4_RGB565 + D_IM_IIP_VGA_RGB565_BYTES)

#define D_IM_IIP_IMG_MEM_ADDR_4_VGA_1_10_YCC420_U8_Y	(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_VGA_1_10_YCC420_U8_C	(D_IM_IIP_IMG_MEM_ADDR_4_VGA_1_10_YCC420_U8_Y + D_IM_IIP_VGA_1_10_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_VGA_1_10_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_VGA_1_10_YCC420_U8_A	(D_IM_IIP_IMG_MEM_ADDR_4_VGA_1_10_YCC420_U8_C + D_IM_IIP_VGA_1_10_YCC420_U8_C_GLOBAL_WIDTH * (D_IM_IIP_VGA_1_10_LINES / 2))

#define D_IM_IIP_IMG_MEM_ADDR_4_FULLHD_1_10_YCC420_U8_Y		(D_IM_IIP_IMG_MEM_ADDR_4_TOP)
#define D_IM_IIP_IMG_MEM_ADDR_4_FULLHD_1_10_YCC420_U8_C		(D_IM_IIP_IMG_MEM_ADDR_4_FULLHD_1_10_YCC420_U8_Y + D_IM_IIP_FULLHD_1_10_YCC420_U8_Y_GLOBAL_WIDTH * D_IM_IIP_FULLHD_1_10_LINES)
#define D_IM_IIP_IMG_MEM_ADDR_4_FULLHD_1_10_YCC420_U8_A		(D_IM_IIP_IMG_MEM_ADDR_4_FULLHD_1_10_YCC420_U8_C + D_IM_IIP_FULLHD_1_10_YCC420_U8_C_GLOBAL_WIDTH * (D_IM_IIP_FULLHD_1_10_LINES / 2))


/*----------------------------------------------------------------------*/
/* Enumeration															*/
/*----------------------------------------------------------------------*/
/* Nothing Special */


/*----------------------------------------------------------------------*/
/* Structure															*/
/*----------------------------------------------------------------------*/
/* Nothing Special */


/*----------------------------------------------------------------------*/
/* Global Data															*/
/*----------------------------------------------------------------------*/

extern ULONG gct_im_iip_in_addr[2];
extern ULONG gct_im_iip_out_addr[3];

extern T_IM_IIP_PARAM_AFN			g_ct_im_iip_unit_param_afn;
extern T_IM_IIP_PARAM_STS			g_ct_im_iip_unit_param_sl0;
extern T_IM_IIP_PARAM_STS			g_ct_im_iip_unit_param_sl1;
extern T_IM_IIP_PARAM_STS			g_ct_im_iip_unit_param_sl2;
extern T_IM_IIP_PARAM_AFN_OPCOL_0	g_ct_im_iip_afntbl;
extern T_IM_IIP_PARAM_FRECT			g_ct_im_iip_unit_param_frect0;
extern T_IM_IIP_PARAM_FRECT			g_ct_im_iip_unit_param_frect1;
extern T_IM_IIP_PARAM_1DL			g_ct_im_iip_unit_param_1dl0;
extern T_IM_IIP_PARAM_1DL			g_ct_im_iip_unit_param_1dl1;
extern T_IM_IIP_PARAM_1DL			g_ct_im_iip_unit_param_1dl2;
extern T_IM_IIP_PARAM_BLEND			g_ct_im_iip_unit_param_blend;
extern T_IM_IIP_PARAM_CSC			g_ct_im_iip_unit_param_csc;
extern T_IM_IIP_PARAM_FLT			g_ct_im_iip_unit_param_flt;
extern T_IM_IIP_PARAM_MON			g_ct_im_iip_unit_param_mon;

extern const T_IM_IIP_PIXFMTTBL		g_ct_im_iip_pixfmttbl_base;
extern const T_IM_IIP_PARAM_1DL		g_ct_im_iip_param_1dl_base;
extern const T_IM_IIP_PARAM_STS		g_ct_im_iip_param_sts_base;
extern const T_IM_IIP_PARAM_FLT		g_ct_im_iip_param_flt_base;
extern const T_IM_IIP_PARAM_BLEND	g_ct_im_iip_param_blend_base;
extern const T_IM_IIP_PARAM_CSC		g_ct_im_iip_param_csc_base;
extern const T_IM_IIP_PARAM_MON		g_ct_im_iip_param_mon_base;
extern const T_IM_IIP_PARAM_FRECT	g_ct_im_iip_param_frect_base;
extern const T_IM_IIP_PARAM_AFN		g_ct_im_iip_param_afn_base;

// ### REMOVE_RELEASE BEGIN
#ifdef CO_PT_ENABLE
extern ULONG gCtImIIP_Get_Unit_Param[0x3A0 / sizeof(ULONG)];
#endif //CO_PT_ENABLE
// ### REMOVE_RELEASE END


/*----------------------------------------------------------------------*/
/* Function Prototype Definition										*/
/*----------------------------------------------------------------------*/
#ifdef __cplusplus
extern "C" {
#endif	// __cplusplus

extern VOID CT_Im_IIP_Print_Unitcfg_Byid( const E_IM_IIP_UNIT_ID unitid );
extern VOID CT_Im_IIP_Print_Pixfmttbl_Detail( const UINT32 pixid );
extern VOID CT_Im_IIP_Print_Pixfmttbl_Byid( const E_IM_IIP_PIXID pixid );

extern VOID CT_Im_IIP_Plot_Hist( const ULONG* buffer_histgram, const UINT32 count, const UCHAR histmax );

extern INT32 CT_Im_IIP_1_1_1( VOID );
extern INT32 CT_Im_IIP_1_1_2( VOID );
extern INT32 CT_Im_IIP_1_1_3( VOID );
extern INT32 CT_Im_IIP_1_1_4( VOID );
extern INT32 CT_Im_IIP_1_1_5( VOID );
extern INT32 CT_Im_IIP_1_1_6( VOID );
extern INT32 CT_Im_IIP_1_1_7( VOID );
extern INT32 CT_Im_IIP_1_1_8( VOID );
extern INT32 CT_Im_IIP_1_1_9( VOID );
extern INT32 CT_Im_IIP_1_1_10( VOID );
extern INT32 CT_Im_IIP_1_1_11( VOID );
extern INT32 CT_Im_IIP_1_1_12( VOID );
extern INT32 CT_Im_IIP_1_1_13( VOID );
extern INT32 CT_Im_IIP_1_1_14( VOID );
extern INT32 CT_Im_IIP_1_1_15( VOID );
extern INT32 CT_Im_IIP_1_1_16( VOID );
extern INT32 CT_Im_IIP_1_1_17( VOID );
extern INT32 CT_Im_IIP_1_1_18( VOID );
extern INT32 CT_Im_IIP_1_1_19( VOID );
extern INT32 CT_Im_IIP_1_1_20( VOID );
extern INT32 CT_Im_IIP_1_1_21( VOID );
extern INT32 CT_Im_IIP_1_1_22( VOID );
extern INT32 CT_Im_IIP_1_1_23( VOID );
extern INT32 CT_Im_IIP_1_1_24( VOID );
extern INT32 CT_Im_IIP_1_1_25( VOID );
extern INT32 CT_Im_IIP_1_1_26( VOID );
extern INT32 CT_Im_IIP_1_1_27( VOID );
extern INT32 CT_Im_IIP_1_1_28( VOID );
extern INT32 CT_Im_IIP_1_1_29( VOID );
extern INT32 CT_Im_IIP_1_1_30( VOID );
extern INT32 CT_Im_IIP_1_1_31( VOID );
extern INT32 CT_Im_IIP_1_1_32( VOID );
extern INT32 CT_Im_IIP_1_1_33( VOID );
extern INT32 CT_Im_IIP_1_1_34( VOID );
extern INT32 CT_Im_IIP_1_1_35( VOID );
extern INT32 CT_Im_IIP_1_1_36( VOID );
extern INT32 CT_Im_IIP_1_1_37( VOID );
extern INT32 CT_Im_IIP_1_1_38( VOID );
extern INT32 CT_Im_IIP_1_1_39( VOID );

// Im_IIP_Init, Im_IIP_Init_Unit, Im_IIP_Update_PADRS
extern INT32 CT_Im_IIP_2_1_1( VOID );
extern INT32 CT_Im_IIP_2_1_2( VOID );
extern INT32 CT_Im_IIP_2_1_3( VOID );

// UNIT register dump
extern INT32 CT_Im_IIP_2_6_1( VOID );

// Im_IIP_Clear_HISTGRAM
extern INT32 CT_Im_IIP_2_7_1( VOID );

// Im_IIP_Stop
extern INT32 CT_Im_IIP_2_2_1( VOID );
extern INT32 CT_Im_IIP_2_2_2( VOID );

extern VOID CT_Im_IIP_Run( const UINT32 ct_idx_1st, const UINT32 ct_idx_2nd, const UINT32 ct_idx_3rd );
extern VOID CT_Im_IIP_Main( INT32 argc, CHAR** argv );


#ifdef __cplusplus
}
#endif	// __cplusplus


typedef struct _CtImIip CtImIip;
typedef struct _CtImIipPrivate CtImIipPrivate;


struct _CtImIip 
{
	KObject parent;
};


KConstType 		ct_im_iip_get_type(void);
CtImIip*				ct_im_iip_get(void);

#ifndef CO_CT_IM_IIP_DISABLE
VOID 					ct_im_iip_print_unitcfg_all( VOID );
#endif //CO_CT_IM_IIP_DISABLE

#endif /* __CT_IM_IIP_H__ */
