Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: vgacore.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgacore.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgacore"
Output Format                      : NGC
Target Device                      : xc3s1000l-4-ft256

---- Source Options
Top Module Name                    : vgacore
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/hlocal/divisor.vhd" in Library work.
Architecture divisor_arch of Entity divisor is up to date.
Compiling vhdl file "C:/hlocal/muevebola/divisor_bola.vhd" in Library work.
Entity <divisor_bola> compiled.
Entity <divisor_bola> (Architecture <divisor_arch>) compiled.
Compiling vhdl file "C:/hlocal/muevebola/bolamueve.vhd" in Library work.
Entity <vgacore> compiled.
Entity <vgacore> (Architecture <vgacore_arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgacore> in library <work> (architecture <vgacore_arch>).

Analyzing hierarchy for entity <divisor> in library <work> (architecture <divisor_arch>).

Analyzing hierarchy for entity <divisor_bola> in library <work> (architecture <divisor_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgacore> in library <work> (Architecture <vgacore_arch>).
WARNING:Xst:819 - "C:/hlocal/muevebola/bolamueve.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <reset>
WARNING:Xst:819 - "C:/hlocal/muevebola/bolamueve.vhd" line 159: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_px>, <r_py>
WARNING:Xst:819 - "C:/hlocal/muevebola/bolamueve.vhd" line 169: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <r_px>, <r_py>
WARNING:Xst:819 - "C:/hlocal/muevebola/bolamueve.vhd" line 191: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <bola>
Entity <vgacore> analyzed. Unit <vgacore> generated.

Analyzing Entity <divisor> in library <work> (Architecture <divisor_arch>).
Entity <divisor> analyzed. Unit <divisor> generated.

Analyzing Entity <divisor_bola> in library <work> (Architecture <divisor_arch>).
Entity <divisor_bola> analyzed. Unit <divisor_bola> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <divisor>.
    Related source file is "C:/hlocal/divisor.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 4-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor> synthesized.


Synthesizing Unit <divisor_bola>.
    Related source file is "C:/hlocal/muevebola/divisor_bola.vhd".
    Found 1-bit register for signal <clk_aux>.
    Found 4-bit up counter for signal <cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <divisor_bola> synthesized.


Synthesizing Unit <vgacore>.
    Related source file is "C:/hlocal/muevebola/bolamueve.vhd".
    Found 1-bit register for signal <hsyncb>.
    Found 1-bit register for signal <vsyncb>.
    Found 9-bit subtractor for signal <bola$addsub0000> created at line 162.
    Found 9-bit adder for signal <bola$addsub0001> created at line 162.
    Found 10-bit subtractor for signal <bola$addsub0002> created at line 163.
    Found 10-bit adder for signal <bola$addsub0003> created at line 163.
    Found 9-bit comparator greater for signal <bola$cmp_gt0000> created at line 162.
    Found 10-bit comparator greater for signal <bola$cmp_gt0001> created at line 163.
    Found 9-bit comparator less for signal <bola$cmp_lt0000> created at line 162.
    Found 10-bit comparator less for signal <bola$cmp_lt0001> created at line 163.
    Found 9-bit up counter for signal <hcnt>.
    Found 10-bit comparator less for signal <hcnt$cmp_lt0000> created at line 71.
    Found 10-bit comparator greatequal for signal <hsyncb$cmp_ge0000> created at line 106.
    Found 10-bit comparator less for signal <hsyncb$cmp_lt0000> created at line 106.
    Found 9-bit down counter for signal <r_px>.
    Found 10-bit down counter for signal <r_py>.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0000> created at line 150.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0001> created at line 151.
    Found 10-bit comparator greater for signal <rectangulo$cmp_gt0002> created at line 152.
    Found 11-bit comparator greater for signal <rectangulo$cmp_gt0003> created at line 152.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0000> created at line 150.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0001> created at line 151.
    Found 10-bit comparator less for signal <rectangulo$cmp_lt0002> created at line 152.
    Found 11-bit comparator less for signal <rectangulo$cmp_lt0003> created at line 152.
    Found 10-bit up counter for signal <vcnt>.
    Found 11-bit comparator less for signal <vcnt$cmp_lt0000> created at line 87.
    Found 11-bit comparator greatequal for signal <vsyncb$cmp_ge0000> created at line 122.
    Found 11-bit comparator less for signal <vsyncb$cmp_lt0000> created at line 122.
    Summary:
	inferred   4 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
	inferred  18 Comparator(s).
Unit <vgacore> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 4-bit up counter                                      : 2
 9-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Registers                                            : 4
 1-bit register                                        : 4
# Comparators                                          : 18
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 5
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 10-bit adder                                          : 1
 10-bit subtractor                                     : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 6
 10-bit down counter                                   : 1
 10-bit up counter                                     : 1
 4-bit up counter                                      : 2
 9-bit down counter                                    : 1
 9-bit up counter                                      : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 18
 10-bit comparator greatequal                          : 1
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 5
 11-bit comparator greatequal                          : 1
 11-bit comparator greater                             : 2
 11-bit comparator less                                : 4
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vgacore> ...
WARNING:Xst:1710 - FF/Latch <Otro_reloj/cuenta_3> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Otro_reloj/cuenta_3> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Otro_reloj/cuenta_3> (without init value) has a constant value of 0 in block <vgacore>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgacore, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgacore.ngr
Top Level Output File Name         : vgacore
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 294
#      GND                         : 1
#      INV                         : 23
#      LUT1                        : 2
#      LUT2                        : 39
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 26
#      LUT3_D                      : 1
#      LUT4                        : 80
#      LUT4_D                      : 1
#      LUT4_L                      : 2
#      MUXCY                       : 72
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 38
# FlipFlops/Latches                : 49
#      FDC                         : 43
#      FDE                         : 2
#      FDP                         : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000lft256-4 

 Number of Slices:                       95  out of   7680     1%  
 Number of Slice Flip Flops:             49  out of  15360     0%  
 Number of 4 input LUTs:                177  out of  15360     1%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    173     7%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Nuevo_reloj/clk_aux                | NONE(hsyncb)           | 10    |
hsyncb_OBUF                        | NONE(vsyncb)           | 11    |
clock                              | BUFGP                  | 9     |
Otro_reloj/clk_aux                 | NONE(r_px_2)           | 19    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 47    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.359ns (Maximum Frequency: 135.888MHz)
   Minimum input arrival time before clock: 5.766ns
   Maximum output required time after clock: 17.237ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Nuevo_reloj/clk_aux'
  Clock period: 6.493ns (frequency: 154.012MHz)
  Total number of paths / destination ports: 434 / 10
-------------------------------------------------------------------------
Delay:               6.493ns (Levels of Logic = 11)
  Source:            hcnt_8 (FF)
  Destination:       hcnt_8 (FF)
  Source Clock:      Nuevo_reloj/clk_aux rising
  Destination Clock: Nuevo_reloj/clk_aux rising

  Data Path: hcnt_8 to hcnt_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             19   0.720   1.789  hcnt_8 (hcnt_8)
     LUT2:I0->O            1   0.551   0.827  hcnt_not00011_SW1 (N22)
     LUT4:I3->O            1   0.551   0.000  Mcount_hcnt_lut<0> (Mcount_hcnt_lut<0>)
     MUXCY:S->O            1   0.500   0.000  Mcount_hcnt_cy<0> (Mcount_hcnt_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<1> (Mcount_hcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<2> (Mcount_hcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<3> (Mcount_hcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<4> (Mcount_hcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<5> (Mcount_hcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_hcnt_cy<6> (Mcount_hcnt_cy<6>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_hcnt_cy<7> (Mcount_hcnt_cy<7>)
     XORCY:CI->O           1   0.904   0.000  Mcount_hcnt_xor<8> (Mcount_hcnt8)
     FDC:D                     0.203          hcnt_8
    ----------------------------------------
    Total                      6.493ns (3.877ns logic, 2.616ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hsyncb_OBUF'
  Clock period: 7.359ns (frequency: 135.888MHz)
  Total number of paths / destination ports: 571 / 11
-------------------------------------------------------------------------
Delay:               7.359ns (Levels of Logic = 13)
  Source:            vcnt_5 (FF)
  Destination:       vcnt_9 (FF)
  Source Clock:      hsyncb_OBUF rising
  Destination Clock: hsyncb_OBUF rising

  Data Path: vcnt_5 to vcnt_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.720   1.473  vcnt_5 (vcnt_5)
     LUT2_D:I0->LO         1   0.551   0.126  vcnt_not0001_inv215 (N97)
     LUT4:I3->O            2   0.551   0.903  vcnt_not0001_inv220 (vcnt_not0001_inv220)
     LUT4:I3->O            1   0.551   0.801  vcnt_not0001_inv238 (vcnt_not0001_inv)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<0> (Mcount_vcnt_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<1> (Mcount_vcnt_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<2> (Mcount_vcnt_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<3> (Mcount_vcnt_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<4> (Mcount_vcnt_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<5> (Mcount_vcnt_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<6> (Mcount_vcnt_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_vcnt_cy<7> (Mcount_vcnt_cy<7>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_vcnt_cy<8> (Mcount_vcnt_cy<8>)
     XORCY:CI->O           1   0.904   0.000  Mcount_vcnt_xor<9> (Mcount_vcnt9)
     FDC:D                     0.203          vcnt_9
    ----------------------------------------
    Total                      7.359ns (4.056ns logic, 3.303ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.766ns (frequency: 209.820MHz)
  Total number of paths / destination ports: 26 / 11
-------------------------------------------------------------------------
Delay:               4.766ns (Levels of Logic = 2)
  Source:            Nuevo_reloj/cuenta_2 (FF)
  Destination:       Nuevo_reloj/clk_aux (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Nuevo_reloj/cuenta_2 to Nuevo_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.720   1.246  Nuevo_reloj/cuenta_2 (Nuevo_reloj/cuenta_2)
     LUT2_L:I0->LO         1   0.551   0.295  Nuevo_reloj/clk_aux_and0000_SW0 (N01)
     LUT4:I1->O            1   0.551   0.801  Nuevo_reloj/clk_aux_and0000 (Nuevo_reloj/clk_aux_and0000)
     FDE:CE                    0.602          Nuevo_reloj/clk_aux
    ----------------------------------------
    Total                      4.766ns (2.424ns logic, 2.342ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Otro_reloj/clk_aux'
  Clock period: 4.783ns (frequency: 209.074MHz)
  Total number of paths / destination ports: 100 / 19
-------------------------------------------------------------------------
Delay:               4.783ns (Levels of Logic = 10)
  Source:            r_px_0 (FF)
  Destination:       r_px_8 (FF)
  Source Clock:      Otro_reloj/clk_aux rising
  Destination Clock: Otro_reloj/clk_aux rising

  Data Path: r_px_0 to r_px_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.720   1.457  r_px_0 (r_px_0)
     LUT1:I0->O            1   0.551   0.000  Mcount_r_px_cy<0>_rt (Mcount_r_px_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  Mcount_r_px_cy<0> (Mcount_r_px_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_r_px_cy<1> (Mcount_r_px_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_r_px_cy<2> (Mcount_r_px_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_r_px_cy<3> (Mcount_r_px_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_r_px_cy<4> (Mcount_r_px_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_r_px_cy<5> (Mcount_r_px_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Mcount_r_px_cy<6> (Mcount_r_px_cy<6>)
     MUXCY:CI->O           0   0.064   0.000  Mcount_r_px_cy<7> (Mcount_r_px_cy<7>)
     XORCY:CI->O           1   0.904   0.000  Mcount_r_px_xor<8> (Result<8>)
     FDC:D                     0.203          r_px_8
    ----------------------------------------
    Total                      4.783ns (3.326ns logic, 1.457ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.766ns (Levels of Logic = 3)
  Source:            reset (PAD)
  Destination:       Nuevo_reloj/clk_aux (FF)
  Destination Clock: clock rising

  Data Path: reset to Nuevo_reloj/clk_aux
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            49   0.821   2.145  reset_IBUF (reset_IBUF)
     LUT2_L:I1->LO         1   0.551   0.295  Nuevo_reloj/clk_aux_and0000_SW0 (N01)
     LUT4:I1->O            1   0.551   0.801  Nuevo_reloj/clk_aux_and0000 (Nuevo_reloj/clk_aux_and0000)
     FDE:CE                    0.602          Nuevo_reloj/clk_aux
    ----------------------------------------
    Total                      5.766ns (2.525ns logic, 3.241ns route)
                                       (43.8% logic, 56.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Nuevo_reloj/clk_aux'
  Total number of paths / destination ports: 541 / 10
-------------------------------------------------------------------------
Offset:              16.020ns (Levels of Logic = 6)
  Source:            hcnt_6 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      Nuevo_reloj/clk_aux rising

  Data Path: hcnt_6 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.720   1.526  hcnt_6 (hcnt_6)
     LUT2:I0->O            3   0.551   1.246  rectangulo_cmp_gt0000111 (N15)
     LUT4:I0->O            1   0.551   0.996  rectangulo264 (rectangulo264)
     LUT4:I1->O            1   0.551   0.996  rectangulo313 (rectangulo313)
     LUT4:I1->O            2   0.551   1.216  rectangulo345 (rectangulo)
     LUT2:I0->O            5   0.551   0.921  rgb<1>1 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     16.020ns (9.119ns logic, 6.901ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hsyncb_OBUF'
  Total number of paths / destination ports: 604 / 10
-------------------------------------------------------------------------
Offset:              17.029ns (Levels of Logic = 7)
  Source:            vcnt_3 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      hsyncb_OBUF rising

  Data Path: vcnt_3 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.483  vcnt_3 (vcnt_3)
     LUT3_D:I0->O          2   0.551   1.216  rectangulo_cmp_lt000331 (N4)
     LUT4:I0->O            1   0.551   0.827  rectangulo123_SW0 (N89)
     LUT4:I3->O            1   0.551   0.869  rectangulo123 (rectangulo123)
     LUT3:I2->O            1   0.551   0.827  rectangulo129 (rectangulo129)
     LUT4:I3->O            2   0.551   1.216  rectangulo345 (rectangulo)
     LUT2:I0->O            5   0.551   0.921  rgb<1>1 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     17.029ns (9.670ns logic, 7.359ns route)
                                       (56.8% logic, 43.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Otro_reloj/clk_aux'
  Total number of paths / destination ports: 2457 / 9
-------------------------------------------------------------------------
Offset:              17.237ns (Levels of Logic = 8)
  Source:            r_px_1 (FF)
  Destination:       rgb<6> (PAD)
  Source Clock:      Otro_reloj/clk_aux rising

  Data Path: r_px_1 to rgb<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.720   1.483  r_px_1 (r_px_1)
     LUT4:I0->O            6   0.551   1.198  Msub_bola_addsub0000_cy<3>11 (Msub_bola_addsub0000_cy<3>)
     LUT4:I1->O            4   0.551   1.112  Msub_bola_addsub0000_cy<6>11 (Msub_bola_addsub0000_cy<6>)
     LUT2:I1->O            0   0.551   0.000  Msub_bola_addsub0000_xor<7>11 (bola_addsub0000<7>)
     MUXCY:DI->O           1   0.889   0.000  Mcompar_bola_cmp_gt0000_cy<7> (Mcompar_bola_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.303   1.140  Mcompar_bola_cmp_gt0000_cy<8> (Mcompar_bola_cmp_gt0000_cy<8>)
     LUT4:I0->O            2   0.551   1.072  bola1 (bola)
     LUT2:I1->O            5   0.551   0.921  rgb<1>1 (rgb_1_OBUF)
     OBUF:I->O                 5.644          rgb_6_OBUF (rgb<6>)
    ----------------------------------------
    Total                     17.237ns (10.311ns logic, 6.926ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.70 secs
 
--> 

Total memory usage is 260888 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

