Warning: Derate summary report may not match the output of report_timing without timing derates applied. (UITE-447)
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-nets
	-nworst 5
	-slack_lesser_than 10.0000
	-max_paths 10000
	-unique_pins
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
	-include_hierarchical_pins
Design : user_project_wrapper
Version: T-2022.03-SP3
Date   : Sun Dec 11 06:23:48 2022
****************************************


  Startpoint: mprj/o_FF[45]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2766   1.0500   0.0000   0.7258 &   6.9327 r
  mprj/o_FF[45]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3949   1.0500            2.0770 &   9.0097 r
  mprj/o_q[45] (net)                                     2   0.0098 
  mprj/o_dly[45]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3949   1.0500   0.0000   0.0001 &   9.0099 r
  mprj/o_dly[45]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2959   1.0500            4.5586 &  13.5684 r
  mprj/o_q_dly[45] (net)                                 1   0.0047 
  mprj/o_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2959   1.0500   0.0000   0.0001 &  13.5685 r
  mprj/o_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           14.3821   1.0500            8.5294 &  22.0979 r
  mprj/la_data_out[13] (net)                             1   0.5015 
  mprj/la_data_out[13] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.0979 r
  la_data_out[13] (net) 
  la_data_out[13] (out)                                              18.4947  14.3894   1.0500  10.1300  10.8421 &  32.9400 r
  data arrival time                                                                                                 32.9400

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -32.9400
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -25.0400

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.5686 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.5686 

  slack (with derating applied) (VIOLATED)                                                              -25.0400 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -23.4715 



  Startpoint: mprj/o_FF[47]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2764   1.0500   0.0000   0.7263 &   6.9332 r
  mprj/o_FF[47]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4551   1.0500            2.1157 &   9.0488 r
  mprj/o_q[47] (net)                                     2   0.0121 
  mprj/o_dly[47]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0290   0.4551   1.0500   0.0114   0.0122 &   9.0610 r
  mprj/o_dly[47]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5625   1.0500            4.7543 &  13.8153 r
  mprj/o_q_dly[47] (net)                                 2   0.0150 
  mprj/o_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5625   1.0500   0.0000   0.0002 &  13.8155 r
  mprj/o_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           13.7775   1.0500            8.2168 &  22.0323 r
  mprj/la_data_out[15] (net)                             1   0.4797 
  mprj/la_data_out[15] (user_proj_example)                                     0.0000   1.0500            0.0000 &  22.0323 r
  la_data_out[15] (net) 
  la_data_out[15] (out)                                              17.7164  13.7838   1.0500   9.7112  10.3850 &  32.4173 r
  data arrival time                                                                                                 32.4173

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -32.4173
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -24.5173

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.5437 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.5437 

  slack (with derating applied) (VIOLATED)                                                              -24.5173 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -22.9736 



  Startpoint: mprj/o_FF[49]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2762   1.0500   0.0000   0.7266 &   6.9335 r
  mprj/o_FF[49]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2751   1.0500            1.9958 &   8.9293 r
  mprj/o_q[49] (net)                                     1   0.0051 
  mprj/o_dly[49]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2751   1.0500   0.0000   0.0001 &   8.9293 r
  mprj/o_dly[49]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3179   1.0500            4.5572 &  13.4865 r
  mprj/o_q_dly[49] (net)                                 1   0.0055 
  mprj/o_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3179   1.0500   0.0000   0.0000 &  13.4866 r
  mprj/o_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           14.0186   1.0500            8.3325 &  21.8191 r
  mprj/la_data_out[17] (net)                             1   0.4890 
  mprj/la_data_out[17] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.8191 r
  la_data_out[17] (net) 
  la_data_out[17] (out)                                              18.0264  14.0250   1.0500   9.9096  10.5953 &  32.4144 r
  data arrival time                                                                                                 32.4144

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -32.4144
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -24.5144

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.5435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.5435 

  slack (with derating applied) (VIOLATED)                                                              -24.5144 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -22.9709 



  Startpoint: mprj/o_FF[48]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2763   1.0500   0.0000   0.7264 &   6.9332 r
  mprj/o_FF[48]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3370   1.0500            2.0385 &   8.9718 r
  mprj/o_q[48] (net)                                     1   0.0075 
  mprj/o_dly[48]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3370   1.0500   0.0000   0.0001 &   8.9719 r
  mprj/o_dly[48]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6399   1.0500            4.7891 &  13.7610 r
  mprj/o_q_dly[48] (net)                                 2   0.0180 
  mprj/o_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0319   0.6399   1.0500   0.0130   0.0139 &  13.7749 r
  mprj/o_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           13.6802   1.0500            8.1737 &  21.9485 r
  mprj/la_data_out[16] (net)                             1   0.4765 
  mprj/la_data_out[16] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.9485 r
  la_data_out[16] (net) 
  la_data_out[16] (out)                                              17.5912  13.6864   1.0500   9.6703  10.3387 &  32.2872 r
  data arrival time                                                                                                 32.2872

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -32.2872
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -24.3872

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.5375 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.5375 

  slack (with derating applied) (VIOLATED)                                                              -24.3872 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -22.8497 



  Startpoint: mprj/o_FF[138]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2534   1.0500   0.0000   0.6845 &   6.8914 r
  mprj/o_FF[138]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4077   1.0500            2.0849 &   8.9762 r
  mprj/o_q[138] (net)                                    2   0.0103 
  mprj/o_dly[138]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4077   1.0500   0.0000   0.0001 &   8.9764 r
  mprj/o_dly[138]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2780   1.0500            4.5470 &  13.5234 r
  mprj/o_q_dly[138] (net)                                1   0.0040 
  mprj/o_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2780   1.0500   0.0000   0.0001 &  13.5234 r
  mprj/o_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          17.3809   1.0500           10.1500 &  23.6734 r
  mprj/io_oeb[1] (net)                                   1   0.6034 
  mprj/io_oeb[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  23.6734 r
  io_oeb[1] (net) 
  io_oeb[1] (out)                                                    17.8920  17.4010   1.0500   7.5201   8.3136 &  31.9870 r
  data arrival time                                                                                                 31.9870

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -31.9870
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -24.0870

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.5232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.5232 

  slack (with derating applied) (VIOLATED)                                                              -24.0870 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -22.5638 



  Startpoint: mprj/o_FF[99]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2536   1.0500   0.0000   0.6843 &   6.8912 r
  mprj/o_FF[99]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4572   1.0500            2.1166 &   9.0078 r
  mprj/o_q[99] (net)                                     2   0.0122 
  mprj/o_dly[99]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4572   1.0500   0.0000   0.0002 &   9.0080 r
  mprj/o_dly[99]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3075   1.0500            4.5766 &  13.5846 r
  mprj/o_q_dly[99] (net)                                 1   0.0051 
  mprj/o_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3075   1.0500   0.0000   0.0001 &  13.5847 r
  mprj/o_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           15.4538   1.0500            9.0065 &  22.5911 r
  mprj/io_out[0] (net)                                   1   0.5340 
  mprj/io_out[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  22.5911 r
  io_out[0] (net) 
  io_out[0] (out)                                                    10.2506  15.4794   1.0500   4.1765   4.8115 &  27.4026 r
  data arrival time                                                                                                 27.4026

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -27.4026
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -19.5026

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.3049 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.3049 

  slack (with derating applied) (VIOLATED)                                                              -19.5026 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -18.1977 



  Startpoint: mprj/o_FF[124]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[124]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2480   1.0500   0.0000   0.7883 &   6.9952 r
  mprj/o_FF[124]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2638   1.0500            1.9875 &   8.9827 r
  mprj/o_q[124] (net)                                    1   0.0046 
  mprj/o_dly[124]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2638   1.0500   0.0000   0.0001 &   8.9828 r
  mprj/o_dly[124]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9109   1.0500            4.9479 &  13.9307 r
  mprj/o_q_dly[124] (net)                                2   0.0282 
  mprj/o_BUF[124]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1466   0.9109   1.0500   0.0597   0.0633 &  13.9940 r
  mprj/o_BUF[124]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.9346   1.0500            7.1879 &  21.1819 r
  mprj/io_out[25] (net)                                  1   0.4150 
  mprj/io_out[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.1819 r
  io_out[25] (net) 
  io_out[25] (out)                                                   11.1418  11.9426   1.0500   4.6879   5.1199 &  26.3018 r
  data arrival time                                                                                                 26.3018

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.3018
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.4018

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2525 

  slack (with derating applied) (VIOLATED)                                                              -18.4018 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -17.1493 



  Startpoint: mprj/o_FF[174]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8338 &   7.0407 r
  mprj/o_FF[174]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4727   1.0500            2.1270 &   9.1677 r
  mprj/o_q[174] (net)                                    2   0.0128 
  mprj/o_dly[174]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4727   1.0500   0.0000   0.0002 &   9.1679 r
  mprj/o_dly[174]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2623   1.0500            4.5451 &  13.7130 r
  mprj/o_q_dly[174] (net)                                1   0.0034 
  mprj/o_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2623   1.0500   0.0000   0.0000 &  13.7130 r
  mprj/o_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          15.5568   1.0500            8.9846 &  22.6976 r
  mprj/io_oeb[37] (net)                                  1   0.5403 
  mprj/io_oeb[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.6976 r
  io_oeb[37] (net) 
  io_oeb[37] (out)                                                    6.7928  15.5941   1.0500   2.7590   3.3913 &  26.0889 r
  data arrival time                                                                                                 26.0889

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.0889
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.1889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2423 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2423 

  slack (with derating applied) (VIOLATED)                                                              -18.1889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.9465 



  Startpoint: mprj/o_FF[125]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2406   1.0500   0.0000   0.7989 &   7.0057 r
  mprj/o_FF[125]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2850   1.0500            2.0020 &   9.0077 r
  mprj/o_q[125] (net)                                    1   0.0055 
  mprj/o_dly[125]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2850   1.0500   0.0000   0.0001 &   9.0078 r
  mprj/o_dly[125]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6685   1.0500            4.8006 &  13.8084 r
  mprj/o_q_dly[125] (net)                                2   0.0191 
  mprj/o_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6685   1.0500   0.0000   0.0003 &  13.8087 r
  mprj/o_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.7952   1.0500            7.0799 &  20.8887 r
  mprj/io_out[26] (net)                                  1   0.4097 
  mprj/io_out[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.8887 r
  io_out[26] (net) 
  io_out[26] (out)                                                   11.2045  11.8027   1.0500   4.7391   5.1639 &  26.0526 r
  data arrival time                                                                                                 26.0526

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -26.0526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -18.1526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2406 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2406 

  slack (with derating applied) (VIOLATED)                                                              -18.1526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.9120 



  Startpoint: mprj/o_FF[46]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2765   1.0500   0.0000   0.7260 &   6.9329 r
  mprj/o_FF[46]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4330   1.0500            2.1015 &   9.0344 r
  mprj/o_q[46] (net)                                     2   0.0113 
  mprj/o_dly[46]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0446   0.4330   1.0500   0.0178   0.0188 &   9.0532 r
  mprj/o_dly[46]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3299   1.0500            4.5897 &  13.6429 r
  mprj/o_q_dly[46] (net)                                 1   0.0060 
  mprj/o_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3299   1.0500   0.0000   0.0001 &  13.6429 r
  mprj/o_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.6527   1.0500            6.3996 &  20.0425 r
  mprj/la_data_out[14] (net)                             1   0.3705 
  mprj/la_data_out[14] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.0425 r
  la_data_out[14] (net) 
  la_data_out[14] (out)                                              11.8020  10.6583   1.0500   5.2622   5.6782 &  25.7207 r
  data arrival time                                                                                                 25.7207

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.7207
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.8207

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.2248 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.2248 

  slack (with derating applied) (VIOLATED)                                                              -17.8207 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.5959 



  Startpoint: mprj/o_FF[51]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2762   1.0500   0.0000   0.7266 &   6.9335 r
  mprj/o_FF[51]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5511   1.0500            2.1773 &   9.1107 r
  mprj/o_q[51] (net)                                     2   0.0158 
  mprj/o_dly[51]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5511   1.0500   0.0000   0.0002 &   9.1109 r
  mprj/o_dly[51]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2890   1.0500            4.5769 &  13.6877 r
  mprj/o_q_dly[51] (net)                                 1   0.0044 
  mprj/o_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2890   1.0500   0.0000   0.0001 &  13.6878 r
  mprj/o_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.9114   1.0500            6.5383 &  20.2261 r
  mprj/la_data_out[19] (net)                             1   0.3795 
  mprj/la_data_out[19] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2261 r
  la_data_out[19] (net) 
  la_data_out[19] (out)                                              10.6660  10.9175   1.0500   4.5366   4.9265 &  25.1526 r
  data arrival time                                                                                                 25.1526

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -25.1526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.2526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1977 

  slack (with derating applied) (VIOLATED)                                                              -17.2526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -16.0549 



  Startpoint: mprj/o_FF[56]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2942   1.0500   0.0000   0.8630 &   7.0698 r
  mprj/o_FF[56]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3565   1.0500            2.0523 &   9.1221 r
  mprj/o_q[56] (net)                                     1   0.0083 
  mprj/o_dly[56]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1044   0.3565   1.0500   0.0412   0.0434 &   9.1655 r
  mprj/o_dly[56]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5389   1.0500            4.7241 &  13.8897 r
  mprj/o_q_dly[56] (net)                                 2   0.0141 
  mprj/o_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5389   1.0500   0.0000   0.0002 &  13.8899 r
  mprj/o_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.4498   1.0500            6.3162 &  20.2060 r
  mprj/la_data_out[24] (net)                             1   0.3632 
  mprj/la_data_out[24] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2060 r
  la_data_out[24] (net) 
  la_data_out[24] (out)                                              10.2739  10.4548   1.0500   4.4015   4.7655 &  24.9715 r
  data arrival time                                                                                                 24.9715

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.9715
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -17.0716

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1891 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1891 

  slack (with derating applied) (VIOLATED)                                                              -17.0716 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.8824 



  Startpoint: mprj/o_FF[68]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[36]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2904   1.0500   0.0000   0.9539 &   7.1607 r
  mprj/o_FF[68]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3913   1.0500            2.0750 &   9.2357 r
  mprj/o_q[68] (net)                                     2   0.0097 
  mprj/o_dly[68]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3913   1.0500   0.0000   0.0001 &   9.2359 r
  mprj/o_dly[68]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9617   1.0500            4.9978 &  14.2337 r
  mprj/o_q_dly[68] (net)                                 2   0.0301 
  mprj/o_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9617   1.0500   0.0000   0.0007 &  14.2343 r
  mprj/o_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3886   1.0500            6.3253 &  20.5597 r
  mprj/la_data_out[36] (net)                             1   0.3614 
  mprj/la_data_out[36] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.5597 r
  la_data_out[36] (net) 
  la_data_out[36] (out)                                               9.3210  10.3940   1.0500   3.8758   4.2221 &  24.7818 r
  data arrival time                                                                                                 24.7818

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.7818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.8818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1801 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1801 

  slack (with derating applied) (VIOLATED)                                                              -16.8818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.7017 



  Startpoint: mprj/o_FF[57]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   1.0500   0.0000   0.8612 &   7.0681 r
  mprj/o_FF[57]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6617   1.0500            2.2484 &   9.3165 r
  mprj/o_q[57] (net)                                     2   0.0201 
  mprj/o_dly[57]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1807   0.6617   1.0500   0.0736   0.0776 &   9.3941 r
  mprj/o_dly[57]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7916   1.0500            4.9234 &  14.3175 r
  mprj/o_q_dly[57] (net)                                 2   0.0237 
  mprj/o_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.4064   0.7916   1.0500   0.1615   0.1700 &  14.4875 r
  mprj/o_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0375   1.0500            6.1071 &  20.5946 r
  mprj/la_data_out[25] (net)                             1   0.3489 
  mprj/la_data_out[25] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.5946 r
  la_data_out[25] (net) 
  la_data_out[25] (out)                                               9.1767  10.0426   1.0500   3.8376   4.1696 &  24.7641 r
  data arrival time                                                                                                 24.7641

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.7641
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.8641

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1792 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1792 

  slack (with derating applied) (VIOLATED)                                                              -16.8641 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.6849 



  Startpoint: mprj/o_FF[52]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2897   1.0500   0.0000   0.9566 &   7.1635 r
  mprj/o_FF[52]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4668   1.0500            2.1234 &   9.2869 r
  mprj/o_q[52] (net)                                     2   0.0126 
  mprj/o_dly[52]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0986   0.4668   1.0500   0.0401   0.0423 &   9.3291 r
  mprj/o_dly[52]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4223   1.0500            4.6619 &  13.9911 r
  mprj/o_q_dly[52] (net)                                 1   0.0095 
  mprj/o_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1208   0.4223   1.0500   0.0491   0.0516 &  14.0427 r
  mprj/o_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3830   1.0500            6.2627 &  20.3054 r
  mprj/la_data_out[20] (net)                             1   0.3611 
  mprj/la_data_out[20] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.3054 r
  la_data_out[20] (net) 
  la_data_out[20] (out)                                               9.6023  10.3880   1.0500   4.0293   4.3720 &  24.6774 r
  data arrival time                                                                                                 24.6774

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.6774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.7774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1751 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1751 

  slack (with derating applied) (VIOLATED)                                                              -16.7774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.6023 



  Startpoint: mprj/o_FF[55]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2943   1.0500   0.0000   0.8623 &   7.0692 r
  mprj/o_FF[55]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5703   1.0500            2.1899 &   9.2591 r
  mprj/o_q[55] (net)                                     2   0.0166 
  mprj/o_dly[55]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1661   0.5703   1.0500   0.0675   0.0711 &   9.3302 r
  mprj/o_dly[55]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5601   1.0500            4.7685 &  14.0986 r
  mprj/o_q_dly[55] (net)                                 2   0.0149 
  mprj/o_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5601   1.0500   0.0000   0.0002 &  14.0989 r
  mprj/o_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.9349   1.0500            6.0228 &  20.1217 r
  mprj/la_data_out[23] (net)                             1   0.3451 
  mprj/la_data_out[23] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.1217 r
  la_data_out[23] (net) 
  la_data_out[23] (out)                                               9.2796   9.9399   1.0500   3.9052   4.2378 &  24.3595 r
  data arrival time                                                                                                 24.3595

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.3595
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.4595

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1600 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1600 

  slack (with derating applied) (VIOLATED)                                                              -16.4595 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.2995 



  Startpoint: mprj/o_FF[50]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2762   1.0500   0.0000   0.7266 &   6.9335 r
  mprj/o_FF[50]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4489   1.0500            2.1117 &   9.0452 r
  mprj/o_q[50] (net)                                     2   0.0119 
  mprj/o_dly[50]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4489   1.0500   0.0000   0.0002 &   9.0453 r
  mprj/o_dly[50]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2885   1.0500            4.5611 &  13.6064 r
  mprj/o_q_dly[50] (net)                                 1   0.0044 
  mprj/o_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2885   1.0500   0.0000   0.0001 &  13.6065 r
  mprj/o_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.3173   1.0500            6.2052 &  19.8117 r
  mprj/la_data_out[18] (net)                             1   0.3589 
  mprj/la_data_out[18] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8117 r
  la_data_out[18] (net) 
  la_data_out[18] (out)                                               9.6585  10.3225   1.0500   4.0451   4.3911 &  24.2029 r
  data arrival time                                                                                                 24.2029

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.2029
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.3029

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1525 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1525 

  slack (with derating applied) (VIOLATED)                                                              -16.3029 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.1504 



  Startpoint: mprj/o_FF[152]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2711   1.0500   0.0000   0.6890 &   6.8958 r
  mprj/o_FF[152]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2729   1.0500            1.9941 &   8.8900 r
  mprj/o_q[152] (net)                                    1   0.0050 
  mprj/o_dly[152]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2729   1.0500   0.0000   0.0001 &   8.8901 r
  mprj/o_dly[152]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7207   1.0500            4.8323 &  13.7224 r
  mprj/o_q_dly[152] (net)                                2   0.0211 
  mprj/o_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7207   1.0500   0.0000   0.0004 &  13.7228 r
  mprj/o_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.4985   1.0500            6.3333 &  20.0561 r
  mprj/io_oeb[15] (net)                                  1   0.3639 
  mprj/io_oeb[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0561 r
  io_oeb[15] (net) 
  io_oeb[15] (out)                                                    9.1750  10.5064   1.0500   3.7388   4.0988 &  24.1549 r
  data arrival time                                                                                                 24.1549

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -24.1549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.2549

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1502 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1502 

  slack (with derating applied) (VIOLATED)                                                              -16.2549 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -15.1047 



  Startpoint: mprj/o_FF[59]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2942   1.0500   0.0000   0.8631 &   7.0699 r
  mprj/o_FF[59]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2531   1.0500            1.9809 &   9.0508 r
  mprj/o_q[59] (net)                                     1   0.0042 
  mprj/o_dly[59]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2531   1.0500   0.0000   0.0001 &   9.0509 r
  mprj/o_dly[59]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4618   1.0500            4.6575 &  13.7084 r
  mprj/o_q_dly[59] (net)                                 2   0.0111 
  mprj/o_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4618   1.0500   0.0000   0.0001 &  13.7085 r
  mprj/o_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.0809   1.0500            6.0987 &  19.8072 r
  mprj/la_data_out[27] (net)                             1   0.3506 
  mprj/la_data_out[27] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8072 r
  la_data_out[27] (net) 
  la_data_out[27] (out)                                               9.1832  10.0854   1.0500   3.8362   4.1652 &  23.9724 r
  data arrival time                                                                                                 23.9724

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.9724
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -16.0724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1415 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1415 

  slack (with derating applied) (VIOLATED)                                                              -16.0724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.9309 



  Startpoint: mprj/o_FF[30]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2056   1.0500   0.0000   0.3860 &   6.5928 r
  mprj/o_FF[30]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4985   1.0500            2.1423 &   8.7351 r
  mprj/o_q[30] (net)                                     2   0.0138 
  mprj/o_dly[30]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0373   0.4985   1.0500   0.0151   0.0161 &   8.7512 r
  mprj/o_dly[30]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5178   1.0500            4.7306 &  13.4818 r
  mprj/o_q_dly[30] (net)                                 2   0.0132 
  mprj/o_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5178   1.0500   0.0000   0.0002 &  13.4820 r
  mprj/o_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           11.0078   1.0500            6.6178 &  20.0998 r
  mprj/wbs_dat_o[30] (net)                               1   0.3823 
  mprj/wbs_dat_o[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  20.0998 r
  wbs_dat_o[30] (net) 
  wbs_dat_o[30] (out)                                                 8.4055  11.0141   1.0500   3.4495   3.7966 &  23.8964 r
  data arrival time                                                                                                 23.8964

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.8964
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.9964

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1379 

  slack (with derating applied) (VIOLATED)                                                              -15.9964 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.8585 



  Startpoint: mprj/o_FF[8]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1433 &   6.3502 r
  mprj/o_FF[8]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5223   1.0500            2.1572 &   8.5073 r
  mprj/o_q[8] (net)                                      2   0.0147 
  mprj/o_dly[8]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.5223   1.0500   0.0000   0.0002 &   8.5076 r
  mprj/o_dly[8]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6969   1.0500            4.8539 &  13.3615 r
  mprj/o_q_dly[8] (net)                                  2   0.0202 
  mprj/o_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1943   0.6969   1.0500   0.0791   0.0834 &  13.4449 r
  mprj/o_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            11.2063   1.0500            6.7627 &  20.2076 r
  mprj/wbs_dat_o[8] (net)                                1   0.3897 
  mprj/wbs_dat_o[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  20.2076 r
  wbs_dat_o[8] (net) 
  wbs_dat_o[8] (out)                                                  8.0594  11.2124   1.0500   3.2975   3.6422 &  23.8498 r
  data arrival time                                                                                                 23.8498

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.8498
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.9498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1357 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1357 

  slack (with derating applied) (VIOLATED)                                                              -15.9498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.8141 



  Startpoint: mprj/o_FF[6]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1431 &   6.3500 r
  mprj/o_FF[6]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2897   1.0500            2.0043 &   8.3543 r
  mprj/o_q[6] (net)                                      1   0.0057 
  mprj/o_dly[6]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2897   1.0500   0.0000   0.0001 &   8.3544 r
  mprj/o_dly[6]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.8305   1.0500            4.9023 &  13.2567 r
  mprj/o_q_dly[6] (net)                                  2   0.0252 
  mprj/o_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.2179   0.8305   1.0500   0.0889   0.0938 &  13.3505 r
  mprj/o_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            11.3600   1.0500            6.8659 &  20.2164 r
  mprj/wbs_dat_o[6] (net)                                1   0.3953 
  mprj/wbs_dat_o[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  20.2164 r
  wbs_dat_o[6] (net) 
  wbs_dat_o[6] (out)                                                  7.8329  11.3664   1.0500   3.1954   3.5404 &  23.7568 r
  data arrival time                                                                                                 23.7568

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.7568
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.8568

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1313 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1313 

  slack (with derating applied) (VIOLATED)                                                              -15.8568 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.7255 



  Startpoint: mprj/o_FF[132]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8266 &   7.0334 r
  mprj/o_FF[132]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3519   1.0500            2.0489 &   9.0823 r
  mprj/o_q[132] (net)                                    1   0.0081 
  mprj/o_dly[132]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0260   0.3519   1.0500   0.0104   0.0111 &   9.0934 r
  mprj/o_dly[132]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5464   1.0500            4.7285 &  13.8219 r
  mprj/o_q_dly[132] (net)                                2   0.0143 
  mprj/o_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5464   1.0500   0.0000   0.0002 &  13.8221 r
  mprj/o_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.8585   1.0500            7.6060 &  21.4281 r
  mprj/io_out[33] (net)                                  1   0.4444 
  mprj/io_out[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.4281 r
  io_out[33] (net) 
  io_out[33] (out)                                                    4.6166  12.8748   1.0500   1.8600   2.2589 &  23.6869 r
  data arrival time                                                                                                 23.6869

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.6869
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.7869

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1279 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1279 

  slack (with derating applied) (VIOLATED)                                                              -15.7869 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.6590 



  Startpoint: mprj/o_FF[136]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[37] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8339 &   7.0408 r
  mprj/o_FF[136]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4212   1.0500            2.0940 &   9.1348 r
  mprj/o_q[136] (net)                                    2   0.0108 
  mprj/o_dly[136]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4212   1.0500   0.0000   0.0001 &   9.1349 r
  mprj/o_dly[136]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3584   1.0500            4.6093 &  13.7442 r
  mprj/o_q_dly[136] (net)                                1   0.0071 
  mprj/o_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3584   1.0500   0.0000   0.0001 &  13.7443 r
  mprj/o_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.9367   1.0500            8.1628 &  21.9071 r
  mprj/io_out[37] (net)                                  1   0.4813 
  mprj/io_out[37] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.9071 r
  io_out[37] (net) 
  io_out[37] (out)                                                    2.8813  13.9615   1.0500   1.1504   1.6106 &  23.5177 r
  data arrival time                                                                                                 23.5177

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.5177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.6177

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1199 

  slack (with derating applied) (VIOLATED)                                                              -15.6177 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.4978 



  Startpoint: mprj/o_FF[95]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[63]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[95]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2751   1.0500   0.0000   1.0240 &   7.2308 r
  mprj/o_FF[95]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4118   1.0500            2.0879 &   9.3187 r
  mprj/o_q[95] (net)                                     2   0.0105 
  mprj/o_dly[95]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0270   0.4118   1.0500   0.0108   0.0115 &   9.3302 r
  mprj/o_dly[95]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1004   1.0500            5.0861 &  14.4163 r
  mprj/o_q_dly[95] (net)                                 2   0.0353 
  mprj/o_BUF[95]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   1.0718   1.1004   1.0500   0.4359   0.4585 &  14.8748 r
  mprj/o_BUF[95]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           10.7402   1.0500            6.4965 &  21.3713 r
  mprj/la_data_out[63] (net)                             1   0.3723 
  mprj/la_data_out[63] (user_proj_example)                                     0.0000   1.0500            0.0000 &  21.3713 r
  la_data_out[63] (net) 
  la_data_out[63] (out)                                               3.9835  10.7508   1.0500   1.5673   1.8622 &  23.2336 r
  data arrival time                                                                                                 23.2336

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.2336
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.3336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1064 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1064 

  slack (with derating applied) (VIOLATED)                                                              -15.3336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.2272 



  Startpoint: mprj/o_FF[135]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[135]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8338 &   7.0407 r
  mprj/o_FF[135]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5632   1.0500            2.1851 &   9.2258 r
  mprj/o_q[135] (net)                                    2   0.0163 
  mprj/o_dly[135]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.3614   0.5632   1.0500   0.1473   0.1549 &   9.3807 r
  mprj/o_dly[135]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4238   1.0500            4.6766 &  14.0573 r
  mprj/o_q_dly[135] (net)                                1   0.0096 
  mprj/o_BUF[135]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1101   0.4238   1.0500   0.0449   0.0473 &  14.1046 r
  mprj/o_BUF[135]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          13.7369   1.0500            8.0746 &  22.1792 r
  mprj/io_out[36] (net)                                  1   0.4748 
  mprj/io_out[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  22.1792 r
  io_out[36] (net) 
  io_out[36] (out)                                                    1.5876  13.7585   1.0500   0.6279   1.0363 &  23.2155 r
  data arrival time                                                                                                 23.2155

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.2155
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.3155

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.1055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.1055 

  slack (with derating applied) (VIOLATED)                                                              -15.3155 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.2100 



  Startpoint: mprj/o_FF[83]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[51]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2878   1.0500   0.0000   0.9627 &   7.1696 r
  mprj/o_FF[83]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3589   1.0500            2.0539 &   9.2234 r
  mprj/o_q[83] (net)                                     2   0.0084 
  mprj/o_dly[83]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3589   1.0500   0.0000   0.0001 &   9.2235 r
  mprj/o_dly[83]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8337   1.0500            4.9143 &  14.1379 r
  mprj/o_q_dly[83] (net)                                 2   0.0253 
  mprj/o_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8337   1.0500   0.0000   0.0005 &  14.1384 r
  mprj/o_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3723   1.0500            5.7266 &  19.8650 r
  mprj/la_data_out[51] (net)                             1   0.3255 
  mprj/la_data_out[51] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8650 r
  la_data_out[51] (net) 
  la_data_out[51] (out)                                               7.0423   9.3778   1.0500   2.8646   3.1564 &  23.0214 r
  data arrival time                                                                                                 23.0214

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -23.0214
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -15.1214

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0963 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0963 

  slack (with derating applied) (VIOLATED)                                                              -15.1214 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -14.0251 



  Startpoint: mprj/o_FF[141]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2583   1.0500   0.0000   0.6803 &   6.8871 r
  mprj/o_FF[141]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3253   1.0500            2.0302 &   8.9173 r
  mprj/o_q[141] (net)                                    1   0.0071 
  mprj/o_dly[141]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3253   1.0500   0.0000   0.0001 &   8.9174 r
  mprj/o_dly[141]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6242   1.0500            4.7768 &  13.6941 r
  mprj/o_q_dly[141] (net)                                2   0.0174 
  mprj/o_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6242   1.0500   0.0000   0.0002 &  13.6944 r
  mprj/o_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.5880   1.0500            7.4747 &  21.1690 r
  mprj/io_oeb[4] (net)                                   1   0.4355 
  mprj/io_oeb[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  21.1690 r
  io_oeb[4] (net) 
  io_oeb[4] (out)                                                     2.9899  12.6022   1.0500   1.2193   1.5603 &  22.7293 r
  data arrival time                                                                                                 22.7293

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.7293
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.8293

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0823 

  slack (with derating applied) (VIOLATED)                                                              -14.8293 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.7470 



  Startpoint: mprj/o_FF[122]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[122]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2608   1.0500   0.0000   0.7463 &   6.9531 r
  mprj/o_FF[122]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3207   1.0500            2.0270 &   8.9802 r
  mprj/o_q[122] (net)                                    1   0.0069 
  mprj/o_dly[122]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3207   1.0500   0.0000   0.0001 &   8.9803 r
  mprj/o_dly[122]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8463   1.0500            4.9165 &  13.8968 r
  mprj/o_q_dly[122] (net)                                2   0.0258 
  mprj/o_BUF[122]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0242   0.8463   1.0500   0.0099   0.0109 &  13.9077 r
  mprj/o_BUF[122]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.0852   1.0500            6.1025 &  20.0101 r
  mprj/io_out[23] (net)                                  1   0.3493 
  mprj/io_out[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0101 r
  io_out[23] (net) 
  io_out[23] (out)                                                    5.6100  10.0939   1.0500   2.2322   2.5301 &  22.5402 r
  data arrival time                                                                                                 22.5402

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5402
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6402

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0733 

  slack (with derating applied) (VIOLATED)                                                              -14.6402 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5669 



  Startpoint: mprj/o_FF[173]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[36] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8339 &   7.0408 r
  mprj/o_FF[173]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7004   1.0500            2.2708 &   9.3115 r
  mprj/o_q[173] (net)                                    2   0.0215 
  mprj/o_dly[173]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.3914   0.7004   1.0500   0.1607   0.1691 &   9.4806 r
  mprj/o_dly[173]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5473   1.0500            4.7671 &  14.2477 r
  mprj/o_q_dly[173] (net)                                2   0.0144 
  mprj/o_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5473   1.0500   0.0000   0.0002 &  14.2479 r
  mprj/o_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.8936   1.0500            7.5889 &  21.8368 r
  mprj/io_oeb[36] (net)                                  1   0.4443 
  mprj/io_oeb[36] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.8368 r
  io_oeb[36] (net) 
  io_oeb[36] (out)                                                    0.7926  12.9179   1.0500   0.2995   0.6907 &  22.5275 r
  data arrival time                                                                                                 22.5275

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.5275
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.6275

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0727 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0727 

  slack (with derating applied) (VIOLATED)                                                              -14.6275 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.5548 



  Startpoint: mprj/o_FF[165]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8107 &   7.0176 r
  mprj/o_FF[165]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2530   1.0500            1.9805 &   8.9981 r
  mprj/o_q[165] (net)                                    1   0.0042 
  mprj/o_dly[165]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2530   1.0500   0.0000   0.0001 &   8.9982 r
  mprj/o_dly[165]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5097   1.0500            4.6896 &  13.6878 r
  mprj/o_q_dly[165] (net)                                2   0.0129 
  mprj/o_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5097   1.0500   0.0000   0.0002 &  13.6880 r
  mprj/o_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.0620   1.0500            6.0836 &  19.7716 r
  mprj/io_oeb[28] (net)                                  1   0.3494 
  mprj/io_oeb[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.7716 r
  io_oeb[28] (net) 
  io_oeb[28] (out)                                                    5.7047  10.0678   1.0500   2.3142   2.5913 &  22.3629 r
  data arrival time                                                                                                 22.3629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0649 

  slack (with derating applied) (VIOLATED)                                                              -14.4629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3980 



  Startpoint: mprj/o_FF[172]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8332 &   7.0401 r
  mprj/o_FF[172]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3255   1.0500            2.0306 &   9.0707 r
  mprj/o_q[172] (net)                                    1   0.0071 
  mprj/o_dly[172]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3255   1.0500   0.0000   0.0001 &   9.0708 r
  mprj/o_dly[172]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4322   1.0500            4.6482 &  13.7190 r
  mprj/o_q_dly[172] (net)                                2   0.0099 
  mprj/o_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4322   1.0500   0.0000   0.0001 &  13.7191 r
  mprj/o_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          14.0820   1.0500            8.2746 &  21.9937 r
  mprj/io_oeb[35] (net)                                  1   0.4870 
  mprj/io_oeb[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.9937 r
  io_oeb[35] (net) 
  io_oeb[35] (out)                                                    0.0000  14.1019   1.0500   0.0000   0.3642 &  22.3579 r
  data arrival time                                                                                                 22.3579

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.3579
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.4579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0647 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0647 

  slack (with derating applied) (VIOLATED)                                                              -14.4579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3932 



  Startpoint: mprj/o_FF[134]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[35] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8340 &   7.0409 r
  mprj/o_FF[134]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.6379   1.0500            2.2330 &   9.2739 r
  mprj/o_q[134] (net)                                    2   0.0192 
  mprj/o_dly[134]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0301   0.6379   1.0500   0.0120   0.0130 &   9.2869 r
  mprj/o_dly[134]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4290   1.0500            4.6842 &  13.9711 r
  mprj/o_q_dly[134] (net)                                2   0.0098 
  mprj/o_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4290   1.0500   0.0000   0.0001 &  13.9712 r
  mprj/o_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.1373   1.0500            7.1679 &  21.1391 r
  mprj/io_out[35] (net)                                  1   0.4190 
  mprj/io_out[35] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.1391 r
  io_out[35] (net) 
  io_out[35] (out)                                                    1.8894  12.1569   1.0500   0.7589   1.1226 &  22.2616 r
  data arrival time                                                                                                 22.2616

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.2616
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.3616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0601 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0601 

  slack (with derating applied) (VIOLATED)                                                              -14.3616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.3016 



  Startpoint: mprj/o_FF[94]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[62]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2758   1.0500   0.0000   1.0226 &   7.2294 r
  mprj/o_FF[94]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6456   1.0500            2.2379 &   9.4673 r
  mprj/o_q[94] (net)                                     2   0.0195 
  mprj/o_dly[94]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0628   0.6456   1.0500   0.0247   0.0263 &   9.4936 r
  mprj/o_dly[94]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1791   1.0500            5.1606 &  14.6542 r
  mprj/o_q_dly[94] (net)                                 2   0.0382 
  mprj/o_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6560   1.1791   1.0500   0.2472   0.2606 &  14.9148 r
  mprj/o_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3508   1.0500            5.7295 &  20.6443 r
  mprj/la_data_out[62] (net)                             1   0.3245 
  mprj/la_data_out[62] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.6443 r
  la_data_out[62] (net) 
  la_data_out[62] (out)                                               3.1878   9.3577   1.0500   1.2865   1.5156 &  22.1600 r
  data arrival time                                                                                                 22.1600

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.1600
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.2600

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0552 

  slack (with derating applied) (VIOLATED)                                                              -14.2600 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.2047 



  Startpoint: mprj/o_FF[89]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[57]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2744   1.0500   0.0000   1.0252 &   7.2320 r
  mprj/o_FF[89]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4363   1.0500            2.1036 &   9.3356 r
  mprj/o_q[89] (net)                                     2   0.0114 
  mprj/o_dly[89]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4363   1.0500   0.0000   0.0002 &   9.3358 r
  mprj/o_dly[89]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0678   1.0500            5.0697 &  14.4055 r
  mprj/o_q_dly[89] (net)                                 2   0.0341 
  mprj/o_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2340   1.0678   1.0500   0.0916   0.0970 &  14.5025 r
  mprj/o_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2844   1.0500            5.6971 &  20.1995 r
  mprj/la_data_out[57] (net)                             1   0.3225 
  mprj/la_data_out[57] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.1995 r
  la_data_out[57] (net) 
  la_data_out[57] (out)                                               3.9867   9.2903   1.0500   1.6016   1.8338 &  22.0334 r
  data arrival time                                                                                                 22.0334

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -22.0334
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.1334

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0492 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0492 

  slack (with derating applied) (VIOLATED)                                                              -14.1334 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0842 



  Startpoint: mprj/o_FF[126]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2452   1.0500   0.0000   0.7927 &   6.9996 r
  mprj/o_FF[126]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2767   1.0500            1.9963 &   8.9960 r
  mprj/o_q[126] (net)                                    1   0.0051 
  mprj/o_dly[126]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2767   1.0500   0.0000   0.0001 &   8.9960 r
  mprj/o_dly[126]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5595   1.0500            4.7264 &  13.7224 r
  mprj/o_q_dly[126] (net)                                2   0.0149 
  mprj/o_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5595   1.0500   0.0000   0.0002 &  13.7227 r
  mprj/o_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.5444   1.0500            5.8027 &  19.5253 r
  mprj/io_out[27] (net)                                  1   0.3315 
  mprj/io_out[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.5253 r
  io_out[27] (net) 
  io_out[27] (out)                                                    5.4041   9.5490   1.0500   2.2063   2.4549 &  21.9802 r
  data arrival time                                                                                                 21.9802

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9802
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0802

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0467 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0467 

  slack (with derating applied) (VIOLATED)                                                              -14.0802 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0335 



  Startpoint: mprj/o_FF[137]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[0] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[137]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2535   1.0500   0.0000   0.6844 &   6.8913 r
  mprj/o_FF[137]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5501   1.0500            2.1762 &   9.0675 r
  mprj/o_q[137] (net)                                    2   0.0158 
  mprj/o_dly[137]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0658   0.5501   1.0500   0.0261   0.0276 &   9.0952 r
  mprj/o_dly[137]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3296   1.0500            4.6068 &  13.7020 r
  mprj/o_q_dly[137] (net)                                1   0.0060 
  mprj/o_BUF[137]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3296   1.0500   0.0000   0.0001 &  13.7021 r
  mprj/o_BUF[137]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.1706   1.0500            7.1666 &  20.8686 r
  mprj/io_oeb[0] (net)                                   1   0.4201 
  mprj/io_oeb[0] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.8686 r
  io_oeb[0] (net) 
  io_oeb[0] (out)                                                     1.7761  12.1914   1.0500   0.7113   1.0818 &  21.9504 r
  data arrival time                                                                                                 21.9504

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9504
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0504

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0453 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0453 

  slack (with derating applied) (VIOLATED)                                                              -14.0504 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -13.0052 



  Startpoint: mprj/o_FF[93]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[61]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[93]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2753   1.0500   0.0000   1.0235 &   7.2303 r
  mprj/o_FF[93]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5287   1.0500            2.1629 &   9.3932 r
  mprj/o_q[93] (net)                                     2   0.0150 
  mprj/o_dly[93]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5287   1.0500   0.0000   0.0002 &   9.3935 r
  mprj/o_dly[93]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0545   1.0500            5.0750 &  14.4685 r
  mprj/o_q_dly[93] (net)                                 2   0.0336 
  mprj/o_BUF[93]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.6002   1.0545   1.0500   0.2337   0.2462 &  14.7147 r
  mprj/o_BUF[93]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3284   1.0500            5.7143 &  20.4290 r
  mprj/la_data_out[61] (net)                             1   0.3238 
  mprj/la_data_out[61] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.4290 r
  la_data_out[61] (net) 
  la_data_out[61] (out)                                               3.1865   9.3351   1.0500   1.2859   1.5124 &  21.9413 r
  data arrival time                                                                                                 21.9413

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9413
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0413

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0448 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0448 

  slack (with derating applied) (VIOLATED)                                                              -14.0413 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9965 



  Startpoint: mprj/o_FF[36]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2622   1.0500   0.0000   0.6074 &   6.8142 r
  mprj/o_FF[36]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2734   1.0500            1.9944 &   8.8086 r
  mprj/o_q[36] (net)                                     1   0.0050 
  mprj/o_dly[36]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2734   1.0500   0.0000   0.0001 &   8.8087 r
  mprj/o_dly[36]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4418   1.0500            4.6470 &  13.4557 r
  mprj/o_q_dly[36] (net)                                 2   0.0103 
  mprj/o_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4418   1.0500   0.0000   0.0001 &  13.4559 r
  mprj/o_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3841   1.0500            5.6706 &  19.1264 r
  mprj/la_data_out[4] (net)                              1   0.3251 
  mprj/la_data_out[4] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.1264 r
  la_data_out[4] (net) 
  la_data_out[4] (out)                                                6.1999   9.3913   1.0500   2.4957   2.7785 &  21.9049 r
  data arrival time                                                                                                 21.9049

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.9049
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -14.0049

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0431 

  slack (with derating applied) (VIOLATED)                                                              -14.0049 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9618 



  Startpoint: mprj/o_FF[168]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8225 &   7.0294 r
  mprj/o_FF[168]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2986   1.0500            2.0121 &   9.0414 r
  mprj/o_q[168] (net)                                    1   0.0060 
  mprj/o_dly[168]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0877   0.2986   1.0500   0.0356   0.0374 &   9.0789 r
  mprj/o_dly[168]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5439   1.0500            4.7191 &  13.7980 r
  mprj/o_q_dly[168] (net)                                2   0.0142 
  mprj/o_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5439   1.0500   0.0000   0.0002 &  13.7982 r
  mprj/o_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.2875   1.0500            6.7385 &  20.5367 r
  mprj/io_oeb[31] (net)                                  1   0.3905 
  mprj/io_oeb[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.5367 r
  io_oeb[31] (net) 
  io_oeb[31] (out)                                                    2.5153  11.2999   1.0500   1.0238   1.3221 &  21.8588 r
  data arrival time                                                                                                 21.8588

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9588

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0409 

  slack (with derating applied) (VIOLATED)                                                              -13.9588 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9179 



  Startpoint: mprj/o_FF[82]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[50]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2878   1.0500   0.0000   0.9625 &   7.1694 r
  mprj/o_FF[82]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4057   1.0500            2.0842 &   9.2536 r
  mprj/o_q[82] (net)                                     2   0.0102 
  mprj/o_dly[82]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4057   1.0500   0.0000   0.0001 &   9.2537 r
  mprj/o_dly[82]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7982   1.0500            4.8994 &  14.1531 r
  mprj/o_q_dly[82] (net)                                 2   0.0240 
  mprj/o_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7982   1.0500   0.0000   0.0005 &  14.1536 r
  mprj/o_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.2980   1.0500            5.6860 &  19.8396 r
  mprj/la_data_out[50] (net)                             1   0.3231 
  mprj/la_data_out[50] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8396 r
  la_data_out[50] (net) 
  la_data_out[50] (out)                                               4.3605   9.3030   1.0500   1.7779   2.0083 &  21.8478 r
  data arrival time                                                                                                 21.8478

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8478
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9478

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0404 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0404 

  slack (with derating applied) (VIOLATED)                                                              -13.9478 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.9075 



  Startpoint: mprj/o_FF[140]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2545   1.0500   0.0000   0.6837 &   6.8905 r
  mprj/o_FF[140]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2802   1.0500            1.9989 &   8.8894 r
  mprj/o_q[140] (net)                                    1   0.0053 
  mprj/o_dly[140]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2802   1.0500   0.0000   0.0001 &   8.8895 r
  mprj/o_dly[140]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5483   1.0500            4.7194 &  13.6089 r
  mprj/o_q_dly[140] (net)                                2   0.0144 
  mprj/o_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5483   1.0500   0.0000   0.0002 &  13.6091 r
  mprj/o_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.4473   1.0500            6.8212 &  20.4303 r
  mprj/io_oeb[3] (net)                                   1   0.3957 
  mprj/io_oeb[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.4303 r
  io_oeb[3] (net) 
  io_oeb[3] (out)                                                     2.6150  11.4609   1.0500   1.0652   1.3825 &  21.8128 r
  data arrival time                                                                                                 21.8128

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.8128
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.9128

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0387 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0387 

  slack (with derating applied) (VIOLATED)                                                              -13.9128 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8741 



  Startpoint: mprj/o_FF[127]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[28] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8106 &   7.0175 r
  mprj/o_FF[127]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2501   1.0500            1.9786 &   8.9961 r
  mprj/o_q[127] (net)                                    1   0.0041 
  mprj/o_dly[127]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2501   1.0500   0.0000   0.0000 &   8.9961 r
  mprj/o_dly[127]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5108   1.0500            4.6899 &  13.6860 r
  mprj/o_q_dly[127] (net)                                2   0.0130 
  mprj/o_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5108   1.0500   0.0000   0.0001 &  13.6861 r
  mprj/o_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9794   1.0500            6.0350 &  19.7211 r
  mprj/io_out[28] (net)                                  1   0.3465 
  mprj/io_out[28] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.7211 r
  io_out[28] (net) 
  io_out[28] (out)                                                    4.5134   9.9851   1.0500   1.8147   2.0641 &  21.7852 r
  data arrival time                                                                                                 21.7852

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8852

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0374 

  slack (with derating applied) (VIOLATED)                                                              -13.8852 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8478 



  Startpoint: mprj/o_FF[102]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[3] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2544   1.0500   0.0000   0.6837 &   6.8906 r
  mprj/o_FF[102]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3454   1.0500            2.0439 &   8.9345 r
  mprj/o_q[102] (net)                                    1   0.0079 
  mprj/o_dly[102]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0442   0.3454   1.0500   0.0180   0.0190 &   8.9536 r
  mprj/o_dly[102]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4791   1.0500            4.6825 &  13.6360 r
  mprj/o_q_dly[102] (net)                                2   0.0117 
  mprj/o_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4791   1.0500   0.0000   0.0002 &  13.6362 r
  mprj/o_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.3255   1.0500            6.7386 &  20.3748 r
  mprj/io_out[3] (net)                                   1   0.3914 
  mprj/io_out[3] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.3748 r
  io_out[3] (net) 
  io_out[3] (out)                                                     2.5832  11.3397   1.0500   1.0522   1.3723 &  21.7471 r
  data arrival time                                                                                                 21.7471

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.7471
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.8471

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0356 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0356 

  slack (with derating applied) (VIOLATED)                                                              -13.8471 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.8116 



  Startpoint: mprj/o_FF[133]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8324 &   7.0392 r
  mprj/o_FF[133]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3906   1.0500            2.0743 &   9.1136 r
  mprj/o_q[133] (net)                                    2   0.0096 
  mprj/o_dly[133]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3906   1.0500   0.0000   0.0001 &   9.1137 r
  mprj/o_dly[133]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6218   1.0500            4.7847 &  13.8984 r
  mprj/o_q_dly[133] (net)                                2   0.0173 
  mprj/o_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1334   0.6218   1.0500   0.0539   0.0568 &  13.9552 r
  mprj/o_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          12.3289   1.0500            7.2961 &  21.2513 r
  mprj/io_out[34] (net)                                  1   0.4253 
  mprj/io_out[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  21.2513 r
  io_out[34] (net) 
  io_out[34] (out)                                                    0.0000  12.3490   1.0500   0.0000   0.3246 &  21.5759 r
  data arrival time                                                                                                 21.5759

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5759
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6759

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0274 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0274 

  slack (with derating applied) (VIOLATED)                                                              -13.6759 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.6485 



  Startpoint: mprj/o_FF[142]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2591   1.0500   0.0000   0.6793 &   6.8862 r
  mprj/o_FF[142]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3821   1.0500            2.0685 &   8.9547 r
  mprj/o_q[142] (net)                                    1   0.0093 
  mprj/o_dly[142]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0211   0.3821   1.0500   0.0086   0.0092 &   8.9639 r
  mprj/o_dly[142]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7791   1.0500            4.8841 &  13.8480 r
  mprj/o_q_dly[142] (net)                                2   0.0232 
  mprj/o_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2928   0.7791   1.0500   0.1180   0.1243 &  13.9723 r
  mprj/o_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.4961   1.0500            6.2845 &  20.2569 r
  mprj/io_oeb[5] (net)                                   1   0.3619 
  mprj/io_oeb[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.2569 r
  io_oeb[5] (net) 
  io_oeb[5] (out)                                                     2.3932  10.5124   1.0500   0.9566   1.2574 &  21.5142 r
  data arrival time                                                                                                 21.5142

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0245 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0245 

  slack (with derating applied) (VIOLATED)                                                              -13.6142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5897 



  Startpoint: mprj/o_FF[128]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8136 &   7.0205 r
  mprj/o_FF[128]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2436   1.0500            1.9740 &   8.9945 r
  mprj/o_q[128] (net)                                    1   0.0038 
  mprj/o_dly[128]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2436   1.0500   0.0000   0.0000 &   8.9945 r
  mprj/o_dly[128]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5921   1.0500            4.7434 &  13.7379 r
  mprj/o_q_dly[128] (net)                                2   0.0161 
  mprj/o_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1521   0.5921   1.0500   0.0621   0.0654 &  13.8033 r
  mprj/o_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7449   1.0500            5.8954 &  19.6987 r
  mprj/io_out[29] (net)                                  1   0.3376 
  mprj/io_out[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.6987 r
  io_out[29] (net) 
  io_out[29] (out)                                                    3.8363   9.7522   1.0500   1.5490   1.8021 &  21.5008 r
  data arrival time                                                                                                 21.5008

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.5008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.6008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0238 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0238 

  slack (with derating applied) (VIOLATED)                                                              -13.6008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5770 



  Startpoint: mprj/o_FF[81]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[49]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[81]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2879   1.0500   0.0000   0.9622 &   7.1691 r
  mprj/o_FF[81]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2708   1.0500            1.9930 &   9.1621 r
  mprj/o_q[81] (net)                                     1   0.0049 
  mprj/o_dly[81]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2708   1.0500   0.0000   0.0001 &   9.1622 r
  mprj/o_dly[81]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8668   1.0500            4.9218 &  14.0840 r
  mprj/o_q_dly[81] (net)                                 2   0.0265 
  mprj/o_BUF[81]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1808   0.8668   1.0500   0.0726   0.0767 &  14.1607 r
  mprj/o_BUF[81]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3613   1.0500            5.7229 &  19.8836 r
  mprj/la_data_out[49] (net)                             1   0.3251 
  mprj/la_data_out[49] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8836 r
  la_data_out[49] (net) 
  la_data_out[49] (out)                                               3.4221   9.3669   1.0500   1.3780   1.5942 &  21.4778 r
  data arrival time                                                                                                 21.4778

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4778
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5778

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0228 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0228 

  slack (with derating applied) (VIOLATED)                                                              -13.5778 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5551 



  Startpoint: mprj/o_FF[38]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[6]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2613   1.0500   0.0000   0.5991 &   6.8060 r
  mprj/o_FF[38]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3974   1.0500            2.0784 &   8.8844 r
  mprj/o_q[38] (net)                                     2   0.0099 
  mprj/o_dly[38]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3974   1.0500   0.0000   0.0001 &   8.8845 r
  mprj/o_dly[38]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5726   1.0500            4.7527 &  13.6372 r
  mprj/o_q_dly[38] (net)                                 2   0.0154 
  mprj/o_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5726   1.0500   0.0000   0.0002 &  13.6374 r
  mprj/o_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8500   1.0500            5.3855 &  19.0229 r
  mprj/la_data_out[6] (net)                              1   0.3064 
  mprj/la_data_out[6] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.0229 r
  la_data_out[6] (net) 
  la_data_out[6] (out)                                                5.4046   8.8566   1.0500   2.1760   2.4303 &  21.4533 r
  data arrival time                                                                                                 21.4533

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4533
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5533

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0216 

  slack (with derating applied) (VIOLATED)                                                              -13.5533 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5317 



  Startpoint: mprj/o_FF[92]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[60]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[92]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2758   1.0500   0.0000   1.0225 &   7.2294 r
  mprj/o_FF[92]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6298   1.0500            2.2277 &   9.4571 r
  mprj/o_q[92] (net)                                     2   0.0189 
  mprj/o_dly[92]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.6298   1.0500   0.0000   0.0003 &   9.4574 r
  mprj/o_dly[92]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1225   1.0500            5.1253 &  14.5827 r
  mprj/o_q_dly[92] (net)                                 2   0.0361 
  mprj/o_BUF[92]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.5533   1.1225   1.0500   0.2146   0.2262 &  14.8088 r
  mprj/o_BUF[92]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8267   1.0500            5.4301 &  20.2389 r
  mprj/la_data_out[60] (net)                             1   0.3062 
  mprj/la_data_out[60] (user_proj_example)                                     0.0000   1.0500            0.0000 &  20.2389 r
  la_data_out[60] (net) 
  la_data_out[60] (out)                                               2.4380   8.8331   1.0500   0.9915   1.1929 &  21.4319 r
  data arrival time                                                                                                 21.4319

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.4319
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.5319

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0206 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0206 

  slack (with derating applied) (VIOLATED)                                                              -13.5319 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.5113 



  Startpoint: mprj/o_FF[96]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[96]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2751   1.0500   0.0000   1.0240 &   7.2309 r
  mprj/o_FF[96]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3542   1.0500            2.0504 &   9.2812 r
  mprj/o_q[96] (net)                                     1   0.0082 
  mprj/o_dly[96]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3542   1.0500   0.0000   0.0001 &   9.2813 r
  mprj/o_dly[96]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9424   1.0500            4.9805 &  14.2618 r
  mprj/o_q_dly[96] (net)                                 2   0.0294 
  mprj/o_BUF[96]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9424   1.0500   0.0000   0.0007 &  14.2625 r
  mprj/o_BUF[96]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5774   1.0500            5.8419 &  20.1044 r
  mprj/irq[0] (net)                                      1   0.3323 
  mprj/irq[0] (user_proj_example)                                              0.0000   1.0500            0.0000 &  20.1044 r
  user_irq[0] (net) 
  user_irq[0] (out)                                                   2.5828   9.5847   1.0500   1.0514   1.2761 &  21.3805 r
  data arrival time                                                                                                 21.3805

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.3805
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.4805

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0181 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0181 

  slack (with derating applied) (VIOLATED)                                                              -13.4805 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.4623 



  Startpoint: mprj/o_FF[171]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[34] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8294 &   7.0362 r
  mprj/o_FF[171]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3935   1.0500            2.0762 &   9.1124 r
  mprj/o_q[171] (net)                                    2   0.0098 
  mprj/o_dly[171]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3935   1.0500   0.0000   0.0001 &   9.1126 r
  mprj/o_dly[171]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5644   1.0500            4.7466 &  13.8592 r
  mprj/o_q_dly[171] (net)                                2   0.0150 
  mprj/o_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5644   1.0500   0.0000   0.0002 &  13.8594 r
  mprj/o_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.6829   1.0500            6.9326 &  20.7919 r
  mprj/io_oeb[34] (net)                                  1   0.4030 
  mprj/io_oeb[34] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.7919 r
  io_oeb[34] (net) 
  io_oeb[34] (out)                                                    0.4813  11.7010   1.0500   0.1818   0.4961 &  21.2880 r
  data arrival time                                                                                                 21.2880

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.2880
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.3880

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0137 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0137 

  slack (with derating applied) (VIOLATED)                                                              -13.3880 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3743 



  Startpoint: mprj/o_FF[2]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1439 &   6.3507 r
  mprj/o_FF[2]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3749   1.0500            2.0627 &   8.4134 r
  mprj/o_q[2] (net)                                      2   0.0090 
  mprj/o_dly[2]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3749   1.0500   0.0000   0.0001 &   8.4135 r
  mprj/o_dly[2]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6481   1.0500            4.8000 &  13.2135 r
  mprj/o_q_dly[2] (net)                                  2   0.0183 
  mprj/o_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0446   0.6481   1.0500   0.0178   0.0189 &  13.2325 r
  mprj/o_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            10.2183   1.0500            6.1705 &  19.4029 r
  mprj/wbs_dat_o[2] (net)                                1   0.3542 
  mprj/wbs_dat_o[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  19.4029 r
  wbs_dat_o[2] (net) 
  wbs_dat_o[2] (out)                                                  3.8350  10.2264   1.0500   1.5438   1.8114 &  21.2143 r
  data arrival time                                                                                                 21.2143

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.2143
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.3143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0102 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0102 

  slack (with derating applied) (VIOLATED)                                                              -13.3143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.3041 



  Startpoint: mprj/o_FF[35]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2631   1.0500   0.0000   0.6177 &   6.8246 r
  mprj/o_FF[35]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3190   1.0500            2.0259 &   8.8504 r
  mprj/o_q[35] (net)                                     1   0.0068 
  mprj/o_dly[35]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3190   1.0500   0.0000   0.0001 &   8.8505 r
  mprj/o_dly[35]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5634   1.0500            4.7351 &  13.5856 r
  mprj/o_q_dly[35] (net)                                 2   0.0150 
  mprj/o_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5634   1.0500   0.0000   0.0002 &  13.5858 r
  mprj/o_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9406   1.0500            5.4303 &  19.0161 r
  mprj/la_data_out[3] (net)                              1   0.3093 
  mprj/la_data_out[3] (user_proj_example)                                      0.0000   1.0500            0.0000 &  19.0161 r
  la_data_out[3] (net) 
  la_data_out[3] (out)                                                4.7470   8.9479   1.0500   1.9218   2.1726 &  21.1887 r
  data arrival time                                                                                                 21.1887

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.1887
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.2887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0090 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0090 

  slack (with derating applied) (VIOLATED)                                                              -13.2887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.2798 



  Startpoint: mprj/o_FF[170]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[33] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8236 &   7.0305 r
  mprj/o_FF[170]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2347   1.0500            1.9679 &   8.9984 r
  mprj/o_q[170] (net)                                    1   0.0035 
  mprj/o_dly[170]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2347   1.0500   0.0000   0.0000 &   8.9985 r
  mprj/o_dly[170]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5133   1.0500            4.6892 &  13.6877 r
  mprj/o_q_dly[170] (net)                                2   0.0131 
  mprj/o_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0759   0.5133   1.0500   0.0303   0.0320 &  13.7196 r
  mprj/o_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.1457   1.0500            6.6316 &  20.3512 r
  mprj/io_oeb[33] (net)                                  1   0.3847 
  mprj/io_oeb[33] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.3512 r
  io_oeb[33] (net) 
  io_oeb[33] (out)                                                    1.2609  11.1615   1.0500   0.4980   0.7990 &  21.1502 r
  data arrival time                                                                                                 21.1502

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.1502
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.2502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0072 

  slack (with derating applied) (VIOLATED)                                                              -13.2502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.2430 



  Startpoint: mprj/o_FF[146]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[146]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2615   1.0500   0.0000   0.6763 &   6.8832 r
  mprj/o_FF[146]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2633   1.0500            1.9874 &   8.8705 r
  mprj/o_q[146] (net)                                    1   0.0046 
  mprj/o_dly[146]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2633   1.0500   0.0000   0.0000 &   8.8706 r
  mprj/o_dly[146]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7775   1.0500            4.8658 &  13.7364 r
  mprj/o_q_dly[146] (net)                                2   0.0232 
  mprj/o_BUF[146]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0478   0.7775   1.0500   0.0190   0.0205 &  13.7569 r
  mprj/o_BUF[146]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.9910   1.0500            5.5083 &  19.2651 r
  mprj/io_oeb[9] (net)                                   1   0.3123 
  mprj/io_oeb[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.2651 r
  io_oeb[9] (net) 
  io_oeb[9] (out)                                                     4.0617   8.9956   1.0500   1.6529   1.8681 &  21.1333 r
  data arrival time                                                                                                 21.1333

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.1333
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.2333

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0063 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0063 

  slack (with derating applied) (VIOLATED)                                                              -13.2333 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.2269 



  Startpoint: mprj/o_FF[72]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[40]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2899   1.0500   0.0000   0.9559 &   7.1628 r
  mprj/o_FF[72]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4516   1.0500            2.1136 &   9.2764 r
  mprj/o_q[72] (net)                                     2   0.0120 
  mprj/o_dly[72]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4516   1.0500   0.0000   0.0002 &   9.2766 r
  mprj/o_dly[72]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.2699   1.0500            5.1936 &  14.4702 r
  mprj/o_q_dly[72] (net)                                 2   0.0415 
  mprj/o_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1516   1.2699   1.0500   0.0601   0.0644 &  14.5346 r
  mprj/o_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2966   1.0500            5.1284 &  19.6630 r
  mprj/la_data_out[40] (net)                             1   0.2875 
  mprj/la_data_out[40] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.6630 r
  la_data_out[40] (net) 
  la_data_out[40] (out)                                               3.0197   8.3026   1.0500   1.1925   1.3880 &  21.0510 r
  data arrival time                                                                                                 21.0510

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0510
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0024 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0024 

  slack (with derating applied) (VIOLATED)                                                              -13.1510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1486 



  Startpoint: mprj/o_FF[19]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[19]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1989   1.0500   0.0000   0.3582 &   6.5651 r
  mprj/o_FF[19]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6317   1.0500            2.2277 &   8.7928 r
  mprj/o_q[19] (net)                                     2   0.0189 
  mprj/o_dly[19]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.1143   0.6317   1.0500   0.0466   0.0492 &   8.8420 r
  mprj/o_dly[19]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4258   1.0500            4.6817 &  13.5237 r
  mprj/o_q_dly[19] (net)                                 2   0.0097 
  mprj/o_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4258   1.0500   0.0000   0.0001 &  13.5238 r
  mprj/o_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.5500   1.0500            5.7799 &  19.3037 r
  mprj/wbs_dat_o[19] (net)                               1   0.3316 
  mprj/wbs_dat_o[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.3037 r
  wbs_dat_o[19] (net) 
  wbs_dat_o[19] (out)                                                 3.7477   9.5556   1.0500   1.5129   1.7420 &  21.0457 r
  data arrival time                                                                                                 21.0457

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0457
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1457

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0022 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0022 

  slack (with derating applied) (VIOLATED)                                                              -13.1457 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1436 



  Startpoint: mprj/o_FF[77]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[45]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2894   1.0500   0.0000   0.9572 &   7.1641 r
  mprj/o_FF[77]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3592   1.0500            2.0541 &   9.2182 r
  mprj/o_q[77] (net)                                     1   0.0084 
  mprj/o_dly[77]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3592   1.0500   0.0000   0.0001 &   9.2183 r
  mprj/o_dly[77]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8915   1.0500            4.9499 &  14.1682 r
  mprj/o_q_dly[77] (net)                                 2   0.0274 
  mprj/o_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2682   0.8915   1.0500   0.1056   0.1114 &  14.2796 r
  mprj/o_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7939   1.0500            5.4012 &  19.6808 r
  mprj/la_data_out[45] (net)                             1   0.3052 
  mprj/la_data_out[45] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.6808 r
  la_data_out[45] (net) 
  la_data_out[45] (out)                                               2.9103   8.7991   1.0500   1.1600   1.3544 &  21.0352 r
  data arrival time                                                                                                 21.0352

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -21.0352
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.1352

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -1.0017 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    1.0017 

  slack (with derating applied) (VIOLATED)                                                              -13.1352 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.1335 



  Startpoint: mprj/o_FF[84]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[52]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2753   1.0500   0.0000   1.0234 &   7.2303 r
  mprj/o_FF[84]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5097   1.0500            2.1507 &   9.3810 r
  mprj/o_q[84] (net)                                     2   0.0142 
  mprj/o_dly[84]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5097   1.0500   0.0000   0.0002 &   9.3812 r
  mprj/o_dly[84]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7382   1.0500            4.8776 &  14.2588 r
  mprj/o_q_dly[84] (net)                                 2   0.0217 
  mprj/o_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2636   0.7382   1.0500   0.1018   0.1073 &  14.3661 r
  mprj/o_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8428   1.0500            5.4111 &  19.7772 r
  mprj/la_data_out[52] (net)                             1   0.3067 
  mprj/la_data_out[52] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.7772 r
  la_data_out[52] (net) 
  la_data_out[52] (out)                                               2.4910   8.8483   1.0500   1.0123   1.2050 &  20.9822 r
  data arrival time                                                                                                 20.9822

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9822
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0822

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9992 

  slack (with derating applied) (VIOLATED)                                                              -13.0822 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0831 



  Startpoint: mprj/o_FF[86]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[54]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2750   1.0500   0.0000   1.0241 &   7.2310 r
  mprj/o_FF[86]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4134   1.0500            2.0889 &   9.3199 r
  mprj/o_q[86] (net)                                     1   0.0105 
  mprj/o_dly[86]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4134   1.0500   0.0000   0.0001 &   9.3200 r
  mprj/o_dly[86]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6793   1.0500            4.8265 &  14.1465 r
  mprj/o_q_dly[86] (net)                                 2   0.0195 
  mprj/o_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6793   1.0500   0.0000   0.0003 &  14.1469 r
  mprj/o_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8166   1.0500            5.3867 &  19.5335 r
  mprj/la_data_out[54] (net)                             1   0.3056 
  mprj/la_data_out[54] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5335 r
  la_data_out[54] (net) 
  la_data_out[54] (out)                                               3.0057   8.8224   1.0500   1.2130   1.4190 &  20.9526 r
  data arrival time                                                                                                 20.9526

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.9526
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -13.0526

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9977 

  slack (with derating applied) (VIOLATED)                                                              -13.0526 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -12.0548 



  Startpoint: mprj/o_FF[34]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2639   1.0500   0.0000   0.6259 &   6.8328 r
  mprj/o_FF[34]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2827   1.0500            2.0008 &   8.8335 r
  mprj/o_q[34] (net)                                     1   0.0054 
  mprj/o_dly[34]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2827   1.0500   0.0000   0.0000 &   8.8336 r
  mprj/o_dly[34]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5060   1.0500            4.6914 &  13.5250 r
  mprj/o_q_dly[34] (net)                                 2   0.0128 
  mprj/o_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5060   1.0500   0.0000   0.0002 &  13.5252 r
  mprj/o_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5701   1.0500            5.2216 &  18.7468 r
  mprj/la_data_out[2] (net)                              1   0.2968 
  mprj/la_data_out[2] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.7468 r
  la_data_out[2] (net) 
  la_data_out[2] (out)                                                4.3410   8.5760   1.0500   1.7594   1.9879 &  20.7346 r
  data arrival time                                                                                                 20.7346

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8346

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9874 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9874 

  slack (with derating applied) (VIOLATED)                                                              -12.8346 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8473 



  Startpoint: mprj/o_FF[100]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[1] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2534   1.0500   0.0000   0.6845 &   6.8914 r
  mprj/o_FF[100]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4278   1.0500            2.0978 &   8.9891 r
  mprj/o_q[100] (net)                                    2   0.0111 
  mprj/o_dly[100]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0234   0.4278   1.0500   0.0093   0.0099 &   8.9991 r
  mprj/o_dly[100]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2976   1.0500            4.5647 &  13.5638 r
  mprj/o_q_dly[100] (net)                                1   0.0048 
  mprj/o_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2976   1.0500   0.0000   0.0001 &  13.5639 r
  mprj/o_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          11.5778   1.0500            6.8305 &  20.3944 r
  mprj/io_out[1] (net)                                   1   0.3996 
  mprj/io_out[1] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.3944 r
  io_out[1] (net) 
  io_out[1] (out)                                                     0.0000  11.5978   1.0500   0.0000   0.3147 &  20.7091 r
  data arrival time                                                                                                 20.7091

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.7091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.8091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9861 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9861 

  slack (with derating applied) (VIOLATED)                                                              -12.8091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8229 



  Startpoint: mprj/o_FF[1]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1426 &   6.3495 r
  mprj/o_FF[1]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4140   1.0500            2.0877 &   8.4372 r
  mprj/o_q[1] (net)                                      2   0.0105 
  mprj/o_dly[1]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.4140   1.0500   0.0000   0.0001 &   8.4373 r
  mprj/o_dly[1]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6314   1.0500            4.7945 &  13.2318 r
  mprj/o_q_dly[1] (net)                                  2   0.0176 
  mprj/o_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0435   0.6314   1.0500   0.0172   0.0183 &  13.2502 r
  mprj/o_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             9.8517   1.0500            5.9560 &  19.2062 r
  mprj/wbs_dat_o[1] (net)                                1   0.3412 
  mprj/wbs_dat_o[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  19.2062 r
  wbs_dat_o[1] (net) 
  wbs_dat_o[1] (out)                                                  3.0581   9.8600   1.0500   1.2381   1.4872 &  20.6934 r
  data arrival time                                                                                                 20.6934

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6934
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7934

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9854 

  slack (with derating applied) (VIOLATED)                                                              -12.7934 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.8080 



  Startpoint: mprj/o_FF[169]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8224 &   7.0293 r
  mprj/o_FF[169]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3396   1.0500            2.0404 &   9.0697 r
  mprj/o_q[169] (net)                                    1   0.0077 
  mprj/o_dly[169]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0756   0.3396   1.0500   0.0308   0.0324 &   9.1021 r
  mprj/o_dly[169]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4914   1.0500            4.6899 &  13.7920 r
  mprj/o_q_dly[169] (net)                                2   0.0122 
  mprj/o_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1536   0.4914   1.0500   0.0622   0.0654 &  13.8574 r
  mprj/o_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.6280   1.0500            6.3451 &  20.2025 r
  mprj/io_oeb[32] (net)                                  1   0.3671 
  mprj/io_oeb[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.2025 r
  io_oeb[32] (net) 
  io_oeb[32] (out)                                                    0.5459  10.6418   1.0500   0.2062   0.4665 &  20.6689 r
  data arrival time                                                                                                 20.6689

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7689

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9842 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9842 

  slack (with derating applied) (VIOLATED)                                                              -12.7689 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7847 



  Startpoint: mprj/o_FF[90]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[58]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2744   1.0500   0.0000   1.0253 &   7.2322 r
  mprj/o_FF[90]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3957   1.0500            2.0775 &   9.3097 r
  mprj/o_q[90] (net)                                     2   0.0098 
  mprj/o_dly[90]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3957   1.0500   0.0000   0.0001 &   9.3098 r
  mprj/o_dly[90]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.1289   1.0500            5.1013 &  14.4112 r
  mprj/o_q_dly[90] (net)                                 2   0.0363 
  mprj/o_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1910   1.1289   1.0500   0.0734   0.0780 &  14.4891 r
  mprj/o_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7358   1.0500            5.3702 &  19.8593 r
  mprj/la_data_out[58] (net)                             1   0.3027 
  mprj/la_data_out[58] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.8593 r
  la_data_out[58] (net) 
  la_data_out[58] (out)                                               1.4578   8.7428   1.0500   0.5873   0.7729 &  20.6323 r
  data arrival time                                                                                                 20.6323

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6323
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7323

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9825 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9825 

  slack (with derating applied) (VIOLATED)                                                              -12.7323 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7498 



  Startpoint: mprj/o_FF[16]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[16]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1805   1.0500   0.0000   0.2649 &   6.4718 r
  mprj/o_FF[16]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4476   1.0500            2.1092 &   8.5810 r
  mprj/o_q[16] (net)                                     2   0.0118 
  mprj/o_dly[16]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0176   0.4476   1.0500   0.0070   0.0075 &   8.5885 r
  mprj/o_dly[16]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6885   1.0500            4.8376 &  13.4261 r
  mprj/o_q_dly[16] (net)                                 2   0.0198 
  mprj/o_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1290   0.6885   1.0500   0.0523   0.0551 &  13.4813 r
  mprj/o_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.3265   1.0500            5.6733 &  19.1545 r
  mprj/wbs_dat_o[16] (net)                               1   0.3233 
  mprj/wbs_dat_o[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  19.1545 r
  wbs_dat_o[16] (net) 
  wbs_dat_o[16] (out)                                                 3.0934   9.3331   1.0500   1.2495   1.4713 &  20.6258 r
  data arrival time                                                                                                 20.6258

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6258
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9822 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9822 

  slack (with derating applied) (VIOLATED)                                                              -12.7258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7436 



  Startpoint: mprj/o_FF[71]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[39]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2901   1.0500   0.0000   0.9551 &   7.1620 r
  mprj/o_FF[71]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3662   1.0500            2.0589 &   9.2209 r
  mprj/o_q[71] (net)                                     2   0.0087 
  mprj/o_dly[71]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3662   1.0500   0.0000   0.0001 &   9.2210 r
  mprj/o_dly[71]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.2214   1.0500            5.1525 &  14.3734 r
  mprj/o_q_dly[71] (net)                                 2   0.0397 
  mprj/o_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3246   1.2214   1.0500   0.1267   0.1341 &  14.5075 r
  mprj/o_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0941   1.0500            5.0229 &  19.5305 r
  mprj/la_data_out[39] (net)                             1   0.2808 
  mprj/la_data_out[39] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5305 r
  la_data_out[39] (net) 
  la_data_out[39] (out)                                               2.2497   8.0987   1.0500   0.9147   1.0834 &  20.6139 r
  data arrival time                                                                                                 20.6139

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6139
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7139

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9816 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9816 

  slack (with derating applied) (VIOLATED)                                                              -12.7139 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7323 



  Startpoint: mprj/o_FF[85]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[53]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2752   1.0500   0.0000   1.0237 &   7.2306 r
  mprj/o_FF[85]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4016   1.0500            2.0813 &   9.3119 r
  mprj/o_q[85] (net)                                     2   0.0101 
  mprj/o_dly[85]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4016   1.0500   0.0000   0.0001 &   9.3121 r
  mprj/o_dly[85]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8883   1.0500            4.9541 &  14.2662 r
  mprj/o_q_dly[85] (net)                                 2   0.0273 
  mprj/o_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1952   0.8883   1.0500   0.0784   0.0828 &  14.3490 r
  mprj/o_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5005   1.0500            5.2239 &  19.5729 r
  mprj/la_data_out[53] (net)                             1   0.2946 
  mprj/la_data_out[53] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.5729 r
  la_data_out[53] (net) 
  la_data_out[53] (out)                                               2.0608   8.5066   1.0500   0.8409   1.0271 &  20.6000 r
  data arrival time                                                                                                 20.6000

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.6000
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.7000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9810 

  slack (with derating applied) (VIOLATED)                                                              -12.7000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.7191 



  Startpoint: mprj/o_FF[43]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2789   1.0500   0.0000   0.7204 &   6.9273 r
  mprj/o_FF[43]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4683   1.0500            2.1242 &   9.0515 r
  mprj/o_q[43] (net)                                     2   0.0126 
  mprj/o_dly[43]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4683   1.0500   0.0000   0.0002 &   9.0516 r
  mprj/o_dly[43]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3002   1.0500            4.5727 &  13.6244 r
  mprj/o_q_dly[43] (net)                                 1   0.0049 
  mprj/o_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3002   1.0500   0.0000   0.0000 &  13.6244 r
  mprj/o_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0069   1.0500            4.8730 &  18.4974 r
  mprj/la_data_out[11] (net)                             1   0.2774 
  mprj/la_data_out[11] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.4974 r
  la_data_out[11] (net) 
  la_data_out[11] (out)                                               4.4188   8.0122   1.0500   1.8047   2.0181 &  20.5154 r
  data arrival time                                                                                                 20.5154

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.5154
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.6154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9769 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9769 

  slack (with derating applied) (VIOLATED)                                                              -12.6154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6385 



  Startpoint: mprj/o_FF[78]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[46]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2885   1.0500   0.0000   0.9602 &   7.1671 r
  mprj/o_FF[78]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3341   1.0500            2.0367 &   9.2038 r
  mprj/o_q[78] (net)                                     1   0.0074 
  mprj/o_dly[78]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3341   1.0500   0.0000   0.0001 &   9.2039 r
  mprj/o_dly[78]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7248   1.0500            4.8437 &  14.0477 r
  mprj/o_q_dly[78] (net)                                 2   0.0212 
  mprj/o_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0995   0.7248   1.0500   0.0404   0.0428 &  14.0905 r
  mprj/o_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4206   1.0500            5.1651 &  19.2555 r
  mprj/la_data_out[46] (net)                             1   0.2918 
  mprj/la_data_out[46] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.2555 r
  la_data_out[46] (net) 
  la_data_out[46] (out)                                               2.5646   8.4261   1.0500   1.0390   1.2274 &  20.4829 r
  data arrival time                                                                                                 20.4829

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4829
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5829

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9754 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9754 

  slack (with derating applied) (VIOLATED)                                                              -12.5829 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.6076 



  Startpoint: mprj/o_FF[91]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[59]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[91]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2754   1.0500   0.0000   1.0233 &   7.2301 r
  mprj/o_FF[91]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6402   1.0500            2.2344 &   9.4645 r
  mprj/o_q[91] (net)                                     2   0.0193 
  mprj/o_dly[91]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.6402   1.0500   0.0000   0.0003 &   9.4648 r
  mprj/o_dly[91]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9839   1.0500            5.0406 &  14.5054 r
  mprj/o_q_dly[91] (net)                                 2   0.0309 
  mprj/o_BUF[91]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3159   0.9839   1.0500   0.1254   0.1323 &  14.6377 r
  mprj/o_BUF[91]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3051   1.0500            5.1151 &  19.7528 r
  mprj/la_data_out[59] (net)                             1   0.2876 
  mprj/la_data_out[59] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.7528 r
  la_data_out[59] (net) 
  la_data_out[59] (out)                                               1.3035   8.3119   1.0500   0.5238   0.6984 &  20.4512 r
  data arrival time                                                                                                 20.4512

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4512
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5512

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9739 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9739 

  slack (with derating applied) (VIOLATED)                                                              -12.5512 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5774 



  Startpoint: mprj/o_FF[79]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[47]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2883   1.0500   0.0000   0.9612 &   7.1680 r
  mprj/o_FF[79]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2969   1.0500            2.0110 &   9.1791 r
  mprj/o_q[79] (net)                                     1   0.0060 
  mprj/o_dly[79]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2969   1.0500   0.0000   0.0001 &   9.1791 r
  mprj/o_dly[79]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0296   1.0500            5.0257 &  14.2049 r
  mprj/o_q_dly[79] (net)                                 2   0.0326 
  mprj/o_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3193   1.0296   1.0500   0.1259   0.1329 &  14.3378 r
  mprj/o_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2749   1.0500            5.1139 &  19.4517 r
  mprj/la_data_out[47] (net)                             1   0.2870 
  mprj/la_data_out[47] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4517 r
  la_data_out[47] (net) 
  la_data_out[47] (out)                                               1.9886   8.2802   1.0500   0.8112   0.9839 &  20.4356 r
  data arrival time                                                                                                 20.4356

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9731 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9731 

  slack (with derating applied) (VIOLATED)                                                              -12.5356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5624 



  Startpoint: mprj/o_FF[175]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_ack_o (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1832   1.0500   0.0000   0.1418 &   6.3487 r
  mprj/o_FF[175]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2885   1.0500            2.0035 &   8.3522 r
  mprj/o_q[175] (net)                                    1   0.0056 
  mprj/o_dly[175]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2885   1.0500   0.0000   0.0001 &   8.3522 r
  mprj/o_dly[175]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4962   1.0500            4.6857 &  13.0380 r
  mprj/o_q_dly[175] (net)                                2   0.0124 
  mprj/o_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4962   1.0500   0.0000   0.0002 &  13.0381 r
  mprj/o_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.0696   1.0500            6.0666 &  19.1048 r
  mprj/wbs_ack_o (net)                                   1   0.3490 
  mprj/wbs_ack_o (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.1048 r
  wbs_ack_o (net) 
  wbs_ack_o (out)                                                     2.6202  10.0778   1.0500   1.0682   1.3127 &  20.4174 r
  data arrival time                                                                                                 20.4174

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.4174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.5174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9723 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9723 

  slack (with derating applied) (VIOLATED)                                                              -12.5174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.5452 



  Startpoint: mprj/o_FF[76]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[44]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2882   1.0500   0.0000   0.9613 &   7.1681 r
  mprj/o_FF[76]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3775   1.0500            2.0661 &   9.2343 r
  mprj/o_q[76] (net)                                     2   0.0091 
  mprj/o_dly[76]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3775   1.0500   0.0000   0.0001 &   9.2344 r
  mprj/o_dly[76]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9175   1.0500            4.9686 &  14.2030 r
  mprj/o_q_dly[76] (net)                                 2   0.0284 
  mprj/o_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.2897   0.9175   1.0500   0.1151   0.1215 &  14.3244 r
  mprj/o_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0919   1.0500            4.9974 &  19.3219 r
  mprj/la_data_out[44] (net)                             1   0.2804 
  mprj/la_data_out[44] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3219 r
  la_data_out[44] (net) 
  la_data_out[44] (out)                                               2.1286   8.0972   1.0500   0.8674   1.0392 &  20.3610 r
  data arrival time                                                                                                 20.3610

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3610
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4610

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9696 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9696 

  slack (with derating applied) (VIOLATED)                                                              -12.4610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4915 



  Startpoint: mprj/o_FF[139]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2539   1.0500   0.0000   0.6841 &   6.8910 r
  mprj/o_FF[139]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5138   1.0500            2.1530 &   9.0440 r
  mprj/o_q[139] (net)                                    2   0.0144 
  mprj/o_dly[139]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.5138   1.0500   0.0000   0.0002 &   9.0442 r
  mprj/o_dly[139]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2584   1.0500            4.5485 &  13.5927 r
  mprj/o_q_dly[139] (net)                                1   0.0033 
  mprj/o_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2584   1.0500   0.0000   0.0000 &  13.5927 r
  mprj/o_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9341   1.0500            6.4746 &  20.0673 r
  mprj/io_oeb[2] (net)                                   1   0.3777 
  mprj/io_oeb[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.0673 r
  io_oeb[2] (net) 
  io_oeb[2] (out)                                                     0.0000  10.9507   1.0500   0.0000   0.2782 &  20.3455 r
  data arrival time                                                                                                 20.3455

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3455
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9688 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9688 

  slack (with derating applied) (VIOLATED)                                                              -12.4455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4767 



  Startpoint: mprj/o_FF[129]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8222 &   7.0291 r
  mprj/o_FF[129]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2832   1.0500            2.0014 &   9.0305 r
  mprj/o_q[129] (net)                                    1   0.0054 
  mprj/o_dly[129]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.1076   0.2832   1.0500   0.0434   0.0456 &   9.0761 r
  mprj/o_dly[129]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5973   1.0500            4.7527 &  13.8288 r
  mprj/o_q_dly[129] (net)                                2   0.0163 
  mprj/o_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1668   0.5973   1.0500   0.0679   0.0715 &  13.9002 r
  mprj/o_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.4492   1.0500            5.7081 &  19.6083 r
  mprj/io_out[30] (net)                                  1   0.3265 
  mprj/io_out[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.6083 r
  io_out[30] (net) 
  io_out[30] (out)                                                    1.3075   9.4588   1.0500   0.5081   0.7264 &  20.3347 r
  data arrival time                                                                                                 20.3347

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3347
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4347

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9683 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9683 

  slack (with derating applied) (VIOLATED)                                                              -12.4347 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4664 



  Startpoint: mprj/o_FF[131]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[32] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8226 &   7.0295 r
  mprj/o_FF[131]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3474   1.0500            2.0458 &   9.0752 r
  mprj/o_q[131] (net)                                    1   0.0080 
  mprj/o_dly[131]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3474   1.0500   0.0000   0.0001 &   9.0753 r
  mprj/o_dly[131]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5095   1.0500            4.7031 &  13.7784 r
  mprj/o_q_dly[131] (net)                                2   0.0129 
  mprj/o_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0977   0.5095   1.0500   0.0378   0.0399 &  13.8183 r
  mprj/o_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.4589   1.0500            6.2620 &  20.0804 r
  mprj/io_out[32] (net)                                  1   0.3615 
  mprj/io_out[32] (user_proj_example)                                          0.0000   1.0500            0.0000 &  20.0804 r
  io_out[32] (net) 
  io_out[32] (out)                                                    0.0000  10.4712   1.0500   0.0000   0.2354 &  20.3158 r
  data arrival time                                                                                                 20.3158

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4158

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9674 

  slack (with derating applied) (VIOLATED)                                                              -12.4158 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4483 



  Startpoint: mprj/o_FF[101]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[2] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2541   1.0500   0.0000   0.6840 &   6.8908 r
  mprj/o_FF[101]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4526   1.0500            2.1137 &   9.0046 r
  mprj/o_q[101] (net)                                    2   0.0120 
  mprj/o_dly[101]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4526   1.0500   0.0000   0.0002 &   9.0047 r
  mprj/o_dly[101]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2824   1.0500            4.5571 &  13.5618 r
  mprj/o_q_dly[101] (net)                                1   0.0042 
  mprj/o_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2824   1.0500   0.0000   0.0000 &  13.5618 r
  mprj/o_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                          10.9188   1.0500            6.4696 &  20.0314 r
  mprj/io_out[2] (net)                                   1   0.3771 
  mprj/io_out[2] (user_proj_example)                                           0.0000   1.0500            0.0000 &  20.0314 r
  io_out[2] (net) 
  io_out[2] (out)                                                     0.0000  10.9354   1.0500   0.0000   0.2792 &  20.3106 r
  data arrival time                                                                                                 20.3106

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.3106
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.4106

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9672 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9672 

  slack (with derating applied) (VIOLATED)                                                              -12.4106 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4434 



  Startpoint: mprj/o_FF[97]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[97]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2752   1.0500   0.0000   1.0237 &   7.2306 r
  mprj/o_FF[97]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2763   1.0500            1.9966 &   9.2272 r
  mprj/o_q[97] (net)                                     1   0.0051 
  mprj/o_dly[97]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2763   1.0500   0.0000   0.0001 &   9.2273 r
  mprj/o_dly[97]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6934   1.0500            4.8160 &  14.0433 r
  mprj/o_q_dly[97] (net)                                 2   0.0200 
  mprj/o_BUF[97]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6934   1.0500   0.0000   0.0003 &  14.0436 r
  mprj/o_BUF[97]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.9321   1.0500            5.4355 &  19.4791 r
  mprj/irq[1] (net)                                      1   0.3090 
  mprj/irq[1] (user_proj_example)                                              0.0000   1.0500            0.0000 &  19.4791 r
  user_irq[1] (net) 
  user_irq[1] (out)                                                   1.5001   8.9403   1.0500   0.6045   0.8062 &  20.2853 r
  data arrival time                                                                                                 20.2853

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3853

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9660 

  slack (with derating applied) (VIOLATED)                                                              -12.3853 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4193 



  Startpoint: mprj/o_FF[145]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2584   1.0500   0.0000   0.6801 &   6.8870 r
  mprj/o_FF[145]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2318   1.0500            1.9655 &   8.8525 r
  mprj/o_q[145] (net)                                    1   0.0034 
  mprj/o_dly[145]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2318   1.0500   0.0000   0.0000 &   8.8525 r
  mprj/o_dly[145]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4683   1.0500            4.6585 &  13.5110 r
  mprj/o_q_dly[145] (net)                                2   0.0113 
  mprj/o_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4683   1.0500   0.0000   0.0001 &  13.5111 r
  mprj/o_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3320   1.0500            5.6572 &  19.1683 r
  mprj/io_oeb[8] (net)                                   1   0.3237 
  mprj/io_oeb[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.1683 r
  io_oeb[8] (net) 
  io_oeb[8] (out)                                                     2.2552   9.3379   1.0500   0.9201   1.1167 &  20.2850 r
  data arrival time                                                                                                 20.2850

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3850

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9660 

  slack (with derating applied) (VIOLATED)                                                              -12.3850 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.4190 



  Startpoint: mprj/o_FF[164]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[27] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2452   1.0500   0.0000   0.7927 &   6.9996 r
  mprj/o_FF[164]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2868   1.0500            2.0033 &   9.0029 r
  mprj/o_q[164] (net)                                    1   0.0055 
  mprj/o_dly[164]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2868   1.0500   0.0000   0.0001 &   9.0030 r
  mprj/o_dly[164]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6371   1.0500            4.7799 &  13.7829 r
  mprj/o_q_dly[164] (net)                                2   0.0179 
  mprj/o_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0394   0.6371   1.0500   0.0161   0.0172 &  13.8001 r
  mprj/o_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.3696   1.0500            5.1290 &  18.9290 r
  mprj/io_oeb[27] (net)                                  1   0.2900 
  mprj/io_oeb[27] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9290 r
  io_oeb[27] (net) 
  io_oeb[27] (out)                                                    2.8270   8.3748   1.0500   1.1285   1.3184 &  20.2475 r
  data arrival time                                                                                                 20.2475

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2475
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3475

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9642 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9642 

  slack (with derating applied) (VIOLATED)                                                              -12.3475 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3833 



  Startpoint: mprj/o_FF[27]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[27]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2197   1.0500   0.0000   0.4133 &   6.6202 r
  mprj/o_FF[27]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3034   1.0500            2.0144 &   8.6345 r
  mprj/o_q[27] (net)                                     1   0.0062 
  mprj/o_dly[27]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3034   1.0500   0.0000   0.0001 &   8.6346 r
  mprj/o_dly[27]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3062   1.0500            4.5526 &  13.1872 r
  mprj/o_q_dly[27] (net)                                 1   0.0051 
  mprj/o_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3062   1.0500   0.0000   0.0001 &  13.1873 r
  mprj/o_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            9.1701   1.0500            5.5478 &  18.7351 r
  mprj/wbs_dat_o[27] (net)                               1   0.3185 
  mprj/wbs_dat_o[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.7351 r
  wbs_dat_o[27] (net) 
  wbs_dat_o[27] (out)                                                 3.2116   9.1753   1.0500   1.2950   1.5033 &  20.2384 r
  data arrival time                                                                                                 20.2384

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.2384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.3384

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9637 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9637 

  slack (with derating applied) (VIOLATED)                                                              -12.3384 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3747 



  Startpoint: mprj/o_FF[63]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2932   1.0500   0.0000   0.9414 &   7.1483 r
  mprj/o_FF[63]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2434   1.0500            1.9742 &   9.1224 r
  mprj/o_q[63] (net)                                     1   0.0038 
  mprj/o_dly[63]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2434   1.0500   0.0000   0.0000 &   9.1225 r
  mprj/o_dly[63]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4589   1.0500            4.6542 &  13.7767 r
  mprj/o_q_dly[63] (net)                                 2   0.0109 
  mprj/o_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4589   1.0500   0.0000   0.0001 &  13.7768 r
  mprj/o_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5026   1.0500            5.1921 &  18.9689 r
  mprj/la_data_out[31] (net)                             1   0.2951 
  mprj/la_data_out[31] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9689 r
  la_data_out[31] (net) 
  la_data_out[31] (out)                                               2.6030   8.5070   1.0500   1.0544   1.2290 &  20.1979 r
  data arrival time                                                                                                 20.1979

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2979

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9618 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9618 

  slack (with derating applied) (VIOLATED)                                                              -12.2979 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3361 



  Startpoint: mprj/o_FF[65]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[33]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2908   1.0500   0.0000   0.9525 &   7.1593 r
  mprj/o_FF[65]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2633   1.0500            1.9879 &   9.1472 r
  mprj/o_q[65] (net)                                     1   0.0046 
  mprj/o_dly[65]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2633   1.0500   0.0000   0.0001 &   9.1472 r
  mprj/o_dly[65]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6920   1.0500            4.8132 &  13.9604 r
  mprj/o_q_dly[65] (net)                                 2   0.0200 
  mprj/o_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1250   0.6920   1.0500   0.0506   0.0534 &  14.0139 r
  mprj/o_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.0388   1.0500            4.9511 &  18.9650 r
  mprj/la_data_out[33] (net)                             1   0.2787 
  mprj/la_data_out[33] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9650 r
  la_data_out[33] (net) 
  la_data_out[33] (out)                                               2.6686   8.0434   1.0500   1.0582   1.2316 &  20.1966 r
  data arrival time                                                                                                 20.1966

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1966
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2966

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9617 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9617 

  slack (with derating applied) (VIOLATED)                                                              -12.2966 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3349 



  Startpoint: mprj/o_FF[88]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[56]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[88]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2749   1.0500   0.0000   1.0243 &   7.2312 r
  mprj/o_FF[88]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3814   1.0500            2.0684 &   9.2996 r
  mprj/o_q[88] (net)                                     2   0.0093 
  mprj/o_dly[88]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3814   1.0500   0.0000   0.0001 &   9.2997 r
  mprj/o_dly[88]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0051   1.0500            5.0230 &  14.3228 r
  mprj/o_q_dly[88] (net)                                 2   0.0317 
  mprj/o_BUF[88]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3983   1.0051   1.0500   0.1547   0.1631 &  14.4859 r
  mprj/o_BUF[88]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9801   1.0500            4.9309 &  19.4168 r
  mprj/la_data_out[56] (net)                             1   0.2762 
  mprj/la_data_out[56] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.4168 r
  la_data_out[56] (net) 
  la_data_out[56] (out)                                               1.4568   7.9866   1.0500   0.5890   0.7596 &  20.1764 r
  data arrival time                                                                                                 20.1764

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1764
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9608 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9608 

  slack (with derating applied) (VIOLATED)                                                              -12.2764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3157 



  Startpoint: mprj/o_FF[41]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2592   1.0500   0.0000   0.5761 &   6.7830 r
  mprj/o_FF[41]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5184   1.0500            2.1560 &   8.9390 r
  mprj/o_q[41] (net)                                     2   0.0146 
  mprj/o_dly[41]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.5184   1.0500   0.0000   0.0002 &   8.9392 r
  mprj/o_dly[41]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4727   1.0500            4.7032 &  13.6424 r
  mprj/o_q_dly[41] (net)                                 2   0.0115 
  mprj/o_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4727   1.0500   0.0000   0.0002 &  13.6426 r
  mprj/o_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2148   1.0500            5.0181 &  18.6607 r
  mprj/la_data_out[9] (net)                              1   0.2845 
  mprj/la_data_out[9] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.6607 r
  la_data_out[9] (net) 
  la_data_out[9] (out)                                                3.2642   8.2201   1.0500   1.3188   1.5116 &  20.1722 r
  data arrival time                                                                                                 20.1722

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1722
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2722

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9606 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9606 

  slack (with derating applied) (VIOLATED)                                                              -12.2722 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.3116 



  Startpoint: mprj/o_FF[60]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2942   1.0500   0.0000   0.8631 &   7.0700 r
  mprj/o_FF[60]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4564   1.0500            2.1168 &   9.1868 r
  mprj/o_q[60] (net)                                     2   0.0122 
  mprj/o_dly[60]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4564   1.0500   0.0000   0.0002 &   9.1870 r
  mprj/o_dly[60]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7587   1.0500            4.8824 &  14.0694 r
  mprj/o_q_dly[60] (net)                                 2   0.0225 
  mprj/o_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0575   0.7587   1.0500   0.0229   0.0244 &  14.0938 r
  mprj/o_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7784   1.0500            4.7958 &  18.8896 r
  mprj/la_data_out[28] (net)                             1   0.2691 
  mprj/la_data_out[28] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.8896 r
  la_data_out[28] (net) 
  la_data_out[28] (out)                                               2.5833   7.7842   1.0500   1.0434   1.2198 &  20.1093 r
  data arrival time                                                                                                 20.1093

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.1093
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.2093

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9576 

  slack (with derating applied) (VIOLATED)                                                              -12.2093 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2517 



  Startpoint: mprj/o_FF[130]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[31] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8133 &   7.0202 r
  mprj/o_FF[130]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2912   1.0500            2.0069 &   9.0272 r
  mprj/o_q[130] (net)                                    1   0.0057 
  mprj/o_dly[130]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0563   0.2912   1.0500   0.0228   0.0240 &   9.0512 r
  mprj/o_dly[130]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5576   1.0500            4.7272 &  13.7784 r
  mprj/o_q_dly[130] (net)                                2   0.0148 
  mprj/o_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1715   0.5576   1.0500   0.0695   0.0732 &  13.8516 r
  mprj/o_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.9641   1.0500            5.9901 &  19.8417 r
  mprj/io_out[31] (net)                                  1   0.3443 
  mprj/io_out[31] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.8417 r
  io_out[31] (net) 
  io_out[31] (out)                                                    0.0000   9.9752   1.0500   0.0000   0.2167 &  20.0584 r
  data arrival time                                                                                                 20.0584

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0584
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1584

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9552 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9552 

  slack (with derating applied) (VIOLATED)                                                              -12.1584 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.2033 



  Startpoint: mprj/o_FF[104]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[5] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[104]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2589   1.0500   0.0000   0.6796 &   6.8865 r
  mprj/o_FF[104]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3152   1.0500            2.0232 &   8.9097 r
  mprj/o_q[104] (net)                                    1   0.0067 
  mprj/o_dly[104]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3152   1.0500   0.0000   0.0001 &   8.9098 r
  mprj/o_dly[104]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8682   1.0500            4.9291 &  13.8390 r
  mprj/o_q_dly[104] (net)                                2   0.0266 
  mprj/o_BUF[104]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.3140   0.8682   1.0500   0.1283   0.1352 &  13.9741 r
  mprj/o_BUF[104]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.6287   1.0500            5.8331 &  19.8072 r
  mprj/io_out[5] (net)                                   1   0.3329 
  mprj/io_out[5] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.8072 r
  io_out[5] (net) 
  io_out[5] (out)                                                     0.0000   9.6396   1.0500   0.0000   0.2097 &  20.0169 r
  data arrival time                                                                                                 20.0169

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -20.0169
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.1169

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9532 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9532 

  slack (with derating applied) (VIOLATED)                                                              -12.1169 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1637 



  Startpoint: mprj/o_FF[87]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[55]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2747   1.0500   0.0000   1.0247 &   7.2316 r
  mprj/o_FF[87]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4186   1.0500            2.0923 &   9.3238 r
  mprj/o_q[87] (net)                                     2   0.0107 
  mprj/o_dly[87]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4186   1.0500   0.0000   0.0002 &   9.3240 r
  mprj/o_dly[87]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8590   1.0500            4.9386 &  14.2626 r
  mprj/o_q_dly[87] (net)                                 2   0.0262 
  mprj/o_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0915   0.8590   1.0500   0.0359   0.0382 &  14.3008 r
  mprj/o_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1856   1.0500            5.0343 &  19.3351 r
  mprj/la_data_out[55] (net)                             1   0.2833 
  mprj/la_data_out[55] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.3351 r
  la_data_out[55] (net) 
  la_data_out[55] (out)                                               1.1708   8.1922   1.0500   0.4684   0.6378 &  19.9729 r
  data arrival time                                                                                                 19.9729

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0729

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9511 

  slack (with derating applied) (VIOLATED)                                                              -12.0729 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.1219 



  Startpoint: mprj/o_FF[103]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[4] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2589   1.0500   0.0000   0.6796 &   6.8864 r
  mprj/o_FF[103]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3974   1.0500            2.0784 &   8.9648 r
  mprj/o_q[103] (net)                                    2   0.0099 
  mprj/o_dly[103]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3974   1.0500   0.0000   0.0001 &   8.9649 r
  mprj/o_dly[103]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6778   1.0500            4.8232 &  13.7882 r
  mprj/o_q_dly[103] (net)                                2   0.0194 
  mprj/o_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6778   1.0500   0.0000   0.0003 &  13.7885 r
  mprj/o_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.8112   1.0500            5.8920 &  19.6804 r
  mprj/io_out[4] (net)                                   1   0.3382 
  mprj/io_out[4] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.6804 r
  io_out[4] (net) 
  io_out[4] (out)                                                     0.0000   9.8263   1.0500   0.0000   0.2438 &  19.9242 r
  data arrival time                                                                                                 19.9242

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9242
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0242

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9488 

  slack (with derating applied) (VIOLATED)                                                              -12.0242 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0754 



  Startpoint: mprj/o_FF[167]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[30] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8223 &   7.0292 r
  mprj/o_FF[167]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2517   1.0500            1.9797 &   9.0089 r
  mprj/o_q[167] (net)                                    1   0.0042 
  mprj/o_dly[167]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2517   1.0500   0.0000   0.0001 &   9.0089 r
  mprj/o_dly[167]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5240   1.0500            4.6990 &  13.7079 r
  mprj/o_q_dly[167] (net)                                2   0.0135 
  mprj/o_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5240   1.0500   0.0000   0.0002 &  13.7081 r
  mprj/o_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.7346   1.0500            5.8647 &  19.5728 r
  mprj/io_oeb[30] (net)                                  1   0.3367 
  mprj/io_oeb[30] (user_proj_example)                                          0.0000   1.0500            0.0000 &  19.5728 r
  io_oeb[30] (net) 
  io_oeb[30] (out)                                                    0.3378   9.7441   1.0500   0.1276   0.3313 &  19.9041 r
  data arrival time                                                                                                 19.9041

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.9041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -12.0041

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9478 

  slack (with derating applied) (VIOLATED)                                                              -12.0041 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0563 



  Startpoint: mprj/o_FF[70]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[38]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2899   1.0500   0.0000   0.9561 &   7.1630 r
  mprj/o_FF[70]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4346   1.0500            2.1028 &   9.2657 r
  mprj/o_q[70] (net)                                     2   0.0113 
  mprj/o_dly[70]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4346   1.0500   0.0000   0.0002 &   9.2659 r
  mprj/o_dly[70]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           1.0593   1.0500            5.0642 &  14.3301 r
  mprj/o_q_dly[70] (net)                                 2   0.0337 
  mprj/o_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0556   1.0593   1.0500   0.0222   0.0244 &  14.3545 r
  mprj/o_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9702   1.0500            4.9387 &  19.2932 r
  mprj/la_data_out[38] (net)                             1   0.2762 
  mprj/la_data_out[38] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.2932 r
  la_data_out[38] (net) 
  la_data_out[38] (out)                                               1.1334   7.9756   1.0500   0.4534   0.6046 &  19.8978 r
  data arrival time                                                                                                 19.8978

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9475 

  slack (with derating applied) (VIOLATED)                                                              -11.9978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0503 



  Startpoint: mprj/o_FF[73]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[41]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[73]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2900   1.0500   0.0000   0.9557 &   7.1625 r
  mprj/o_FF[73]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4382   1.0500            2.1051 &   9.2676 r
  mprj/o_q[73] (net)                                     2   0.0115 
  mprj/o_dly[73]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4382   1.0500   0.0000   0.0002 &   9.2678 r
  mprj/o_dly[73]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9844   1.0500            5.0187 &  14.2864 r
  mprj/o_q_dly[73] (net)                                 2   0.0309 
  mprj/o_BUF[73]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.9844   1.0500   0.0000   0.0008 &  14.2873 r
  mprj/o_BUF[73]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7423   1.0500            4.8036 &  19.0909 r
  mprj/la_data_out[41] (net)                             1   0.2682 
  mprj/la_data_out[41] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0909 r
  la_data_out[41] (net) 
  la_data_out[41] (out)                                               1.5905   7.7473   1.0500   0.6457   0.7998 &  19.8906 r
  data arrival time                                                                                                 19.8906

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8906
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9472 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9472 

  slack (with derating applied) (VIOLATED)                                                              -11.9906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0435 



  Startpoint: mprj/o_FF[64]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[32]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2904   1.0500   0.0000   0.9541 &   7.1610 r
  mprj/o_FF[64]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3295   1.0500            2.0335 &   9.1945 r
  mprj/o_q[64] (net)                                     1   0.0072 
  mprj/o_dly[64]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3295   1.0500   0.0000   0.0001 &   9.1946 r
  mprj/o_dly[64]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8732   1.0500            4.9344 &  14.1290 r
  mprj/o_q_dly[64] (net)                                 2   0.0268 
  mprj/o_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.8732   1.0500   0.0000   0.0007 &  14.1297 r
  mprj/o_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8373   1.0500            4.8425 &  18.9722 r
  mprj/la_data_out[32] (net)                             1   0.2713 
  mprj/la_data_out[32] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.9722 r
  la_data_out[32] (net) 
  la_data_out[32] (out)                                               1.8708   7.8428   1.0500   0.7490   0.9136 &  19.8858 r
  data arrival time                                                                                                 19.8858

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8858
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9858

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9469 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9469 

  slack (with derating applied) (VIOLATED)                                                              -11.9858 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0388 



  Startpoint: mprj/o_FF[75]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[43]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2894   1.0500   0.0000   0.9573 &   7.1641 r
  mprj/o_FF[75]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3817   1.0500            2.0688 &   9.2329 r
  mprj/o_q[75] (net)                                     2   0.0093 
  mprj/o_dly[75]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3817   1.0500   0.0000   0.0001 &   9.2331 r
  mprj/o_dly[75]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8049   1.0500            4.8999 &  14.1330 r
  mprj/o_q_dly[75] (net)                                 2   0.0242 
  mprj/o_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0908   0.8049   1.0500   0.0346   0.0368 &  14.1698 r
  mprj/o_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8668   1.0500            4.8543 &  19.0240 r
  mprj/la_data_out[43] (net)                             1   0.2723 
  mprj/la_data_out[43] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0240 r
  la_data_out[43] (net) 
  la_data_out[43] (out)                                               1.6856   7.8722   1.0500   0.6853   0.8473 &  19.8713 r
  data arrival time                                                                                                 19.8713

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8713
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9713

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9463 

  slack (with derating applied) (VIOLATED)                                                              -11.9713 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0250 



  Startpoint: mprj/o_FF[11]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[11]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2034   1.0500   0.0000   0.3876 &   6.5945 r
  mprj/o_FF[11]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2650   1.0500            1.9875 &   8.5820 r
  mprj/o_q[11] (net)                                     1   0.0047 
  mprj/o_dly[11]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2650   1.0500   0.0000   0.0001 &   8.5821 r
  mprj/o_dly[11]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7211   1.0500            4.8314 &  13.4135 r
  mprj/o_q_dly[11] (net)                                 2   0.0211 
  mprj/o_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7211   1.0500   0.0000   0.0004 &  13.4139 r
  mprj/o_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7339   1.0500            5.3235 &  18.7374 r
  mprj/wbs_dat_o[11] (net)                               1   0.3020 
  mprj/wbs_dat_o[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.7374 r
  wbs_dat_o[11] (net) 
  wbs_dat_o[11] (out)                                                 2.2492   8.7418   1.0500   0.9013   1.1093 &  19.8467 r
  data arrival time                                                                                                 19.8467

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.8467
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.9467

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9451 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9451 

  slack (with derating applied) (VIOLATED)                                                              -11.9467 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -11.0016 



  Startpoint: mprj/o_FF[69]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[37]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2911   1.0500   0.0000   0.9511 &   7.1579 r
  mprj/o_FF[69]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3979   1.0500            2.0792 &   9.2372 r
  mprj/o_q[69] (net)                                     2   0.0099 
  mprj/o_dly[69]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3979   1.0500   0.0000   0.0001 &   9.2373 r
  mprj/o_dly[69]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9054   1.0500            4.9641 &  14.2014 r
  mprj/o_q_dly[69] (net)                                 2   0.0280 
  mprj/o_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1963   0.9054   1.0500   0.0785   0.0830 &  14.2844 r
  mprj/o_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9140   1.0500            4.8941 &  19.1785 r
  mprj/la_data_out[37] (net)                             1   0.2742 
  mprj/la_data_out[37] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.1785 r
  la_data_out[37] (net) 
  la_data_out[37] (out)                                               1.0930   7.9191   1.0500   0.4366   0.5844 &  19.7629 r
  data arrival time                                                                                                 19.7629

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7629
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9411 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9411 

  slack (with derating applied) (VIOLATED)                                                              -11.8629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9218 



  Startpoint: mprj/o_FF[108]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[9] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[108]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2629   1.0500   0.0000   0.6743 &   6.8812 r
  mprj/o_FF[108]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3153   1.0500            2.0233 &   8.9045 r
  mprj/o_q[108] (net)                                    1   0.0067 
  mprj/o_dly[108]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3153   1.0500   0.0000   0.0001 &   8.9046 r
  mprj/o_dly[108]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7032   1.0500            4.8278 &  13.7323 r
  mprj/o_q_dly[108] (net)                                2   0.0204 
  mprj/o_BUF[108]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7032   1.0500   0.0000   0.0004 &  13.7327 r
  mprj/o_BUF[108]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2480   1.0500            5.0667 &  18.7994 r
  mprj/io_out[9] (net)                                   1   0.2858 
  mprj/io_out[9] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.7994 r
  io_out[9] (net) 
  io_out[9] (out)                                                     1.8960   8.2531   1.0500   0.7725   0.9420 &  19.7414 r
  data arrival time                                                                                                 19.7414

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7414
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8414

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9401 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9401 

  slack (with derating applied) (VIOLATED)                                                              -11.8414 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.9014 



  Startpoint: mprj/o_FF[98]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: user_irq[2]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2894   1.0500   0.0000   0.9823 &   7.1892 r
  mprj/o_FF[98]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4450   1.0500            2.1094 &   9.2986 r
  mprj/o_q[98] (net)                                     2   0.0117 
  mprj/o_dly[98]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4450   1.0500   0.0000   0.0002 &   9.2988 r
  mprj/o_dly[98]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5031   1.0500            4.7130 &  14.0117 r
  mprj/o_q_dly[98] (net)                                 2   0.0127 
  mprj/o_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5031   1.0500   0.0000   0.0002 &  14.0119 r
  mprj/o_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4848   1.0500            5.1567 &  19.1686 r
  mprj/irq[2] (net)                                      1   0.2932 
  mprj/irq[2] (user_proj_example)                                              0.0000   1.0500            0.0000 &  19.1686 r
  user_irq[2] (net) 
  user_irq[2] (out)                                                   0.9044   8.4930   1.0500   0.3559   0.5386 &  19.7072 r
  data arrival time                                                                                                 19.7072

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.7072
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.8072

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9384 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9384 

  slack (with derating applied) (VIOLATED)                                                              -11.8072 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8688 



  Startpoint: mprj/o_FF[74]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[42]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2894   1.0500   0.0000   0.9573 &   7.1641 r
  mprj/o_FF[74]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4006   1.0500            2.0809 &   9.2451 r
  mprj/o_q[74] (net)                                     2   0.0100 
  mprj/o_dly[74]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4006   1.0500   0.0000   0.0001 &   9.2452 r
  mprj/o_dly[74]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.9775   1.0500            5.0089 &  14.2541 r
  mprj/o_q_dly[74] (net)                                 2   0.0307 
  mprj/o_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1657   0.9775   1.0500   0.0672   0.0714 &  14.3254 r
  mprj/o_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.6015   1.0500            4.7176 &  19.0430 r
  mprj/la_data_out[42] (net)                             1   0.2631 
  mprj/la_data_out[42] (user_proj_example)                                     0.0000   1.0500            0.0000 &  19.0430 r
  la_data_out[42] (net) 
  la_data_out[42] (out)                                               1.2192   7.6068   1.0500   0.4904   0.6385 &  19.6815 r
  data arrival time                                                                                                 19.6815

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6815
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7815

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9372 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9372 

  slack (with derating applied) (VIOLATED)                                                              -11.7815 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8443 



  Startpoint: mprj/o_FF[107]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[8] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2584   1.0500   0.0000   0.6800 &   6.8869 r
  mprj/o_FF[107]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2918   1.0500            2.0070 &   8.8939 r
  mprj/o_q[107] (net)                                    1   0.0057 
  mprj/o_dly[107]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2918   1.0500   0.0000   0.0001 &   8.8940 r
  mprj/o_dly[107]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4717   1.0500            4.6697 &  13.5637 r
  mprj/o_q_dly[107] (net)                                2   0.0114 
  mprj/o_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4717   1.0500   0.0000   0.0001 &  13.5638 r
  mprj/o_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.4875   1.0500            5.1692 &  18.7331 r
  mprj/io_out[8] (net)                                   1   0.2939 
  mprj/io_out[8] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.7331 r
  io_out[8] (net) 
  io_out[8] (out)                                                     1.8320   8.4937   1.0500   0.7450   0.9281 &  19.6612 r
  data arrival time                                                                                                 19.6612

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6612
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7612

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9362 

  slack (with derating applied) (VIOLATED)                                                              -11.7612 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.8249 



  Startpoint: mprj/o_FF[33]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[1]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2645   1.0500   0.0000   0.6332 &   6.8401 r
  mprj/o_FF[33]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4270   1.0500            2.0974 &   8.9375 r
  mprj/o_q[33] (net)                                     2   0.0110 
  mprj/o_dly[33]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4270   1.0500   0.0000   0.0001 &   8.9377 r
  mprj/o_dly[33]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6771   1.0500            4.8271 &  13.7647 r
  mprj/o_q_dly[33] (net)                                 2   0.0194 
  mprj/o_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6771   1.0500   0.0000   0.0003 &  13.7650 r
  mprj/o_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3143   1.0500            5.0989 &  18.8640 r
  mprj/la_data_out[1] (net)                              1   0.2880 
  mprj/la_data_out[1] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.8640 r
  la_data_out[1] (net) 
  la_data_out[1] (out)                                                1.4755   8.3198   1.0500   0.5959   0.7621 &  19.6261 r
  data arrival time                                                                                                 19.6261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.6261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.7261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9346 

  slack (with derating applied) (VIOLATED)                                                              -11.7261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7915 



  Startpoint: mprj/o_FF[32]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2650   1.0500   0.0000   0.6390 &   6.8459 r
  mprj/o_FF[32]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3341   1.0500            2.0363 &   8.8822 r
  mprj/o_q[32] (net)                                     1   0.0074 
  mprj/o_dly[32]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3341   1.0500   0.0000   0.0001 &   8.8823 r
  mprj/o_dly[32]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6099   1.0500            4.7685 &  13.6508 r
  mprj/o_q_dly[32] (net)                                 2   0.0168 
  mprj/o_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6099   1.0500   0.0000   0.0003 &  13.6511 r
  mprj/o_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2872   1.0500            5.0753 &  18.7264 r
  mprj/la_data_out[0] (net)                              1   0.2869 
  mprj/la_data_out[0] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.7264 r
  la_data_out[0] (net) 
  la_data_out[0] (out)                                                1.6852   8.2928   1.0500   0.6839   0.8546 &  19.5810 r
  data arrival time                                                                                                 19.5810

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5810
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9324 

  slack (with derating applied) (VIOLATED)                                                              -11.6810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7486 



  Startpoint: mprj/o_FF[17]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[17]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1901   1.0500   0.0000   0.3046 &   6.5115 r
  mprj/o_FF[17]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4390   1.0500            2.1039 &   8.6154 r
  mprj/o_q[17] (net)                                     2   0.0115 
  mprj/o_dly[17]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4390   1.0500   0.0000   0.0001 &   8.6156 r
  mprj/o_dly[17]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6428   1.0500            4.8058 &  13.4213 r
  mprj/o_q_dly[17] (net)                                 2   0.0181 
  mprj/o_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1737   0.6428   1.0500   0.0654   0.0689 &  13.4902 r
  mprj/o_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.8588   1.0500            5.3977 &  18.8880 r
  mprj/wbs_dat_o[17] (net)                               1   0.3067 
  mprj/wbs_dat_o[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.8880 r
  wbs_dat_o[17] (net) 
  wbs_dat_o[17] (out)                                                 1.2709   8.8655   1.0500   0.5086   0.6897 &  19.5777 r
  data arrival time                                                                                                 19.5777

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5777
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9323 

  slack (with derating applied) (VIOLATED)                                                              -11.6777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7454 



  Startpoint: mprj/o_FF[151]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2705   1.0500   0.0000   0.6825 &   6.8894 r
  mprj/o_FF[151]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2661   1.0500            1.9894 &   8.8788 r
  mprj/o_q[151] (net)                                    1   0.0047 
  mprj/o_dly[151]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2661   1.0500   0.0000   0.0001 &   8.8789 r
  mprj/o_dly[151]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7209   1.0500            4.8315 &  13.7103 r
  mprj/o_q_dly[151] (net)                                2   0.0211 
  mprj/o_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7209   1.0500   0.0000   0.0004 &  13.7108 r
  mprj/o_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.1609   1.0500            4.9911 &  18.7019 r
  mprj/io_oeb[14] (net)                                  1   0.2817 
  mprj/io_oeb[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.7019 r
  io_oeb[14] (net) 
  io_oeb[14] (out)                                                    1.5993   8.1692   1.0500   0.6482   0.8351 &  19.5370 r
  data arrival time                                                                                                 19.5370

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5370
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6370

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9303 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9303 

  slack (with derating applied) (VIOLATED)                                                              -11.6370 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.7067 



  Startpoint: mprj/o_FF[105]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2629   1.0500   0.0000   0.6744 &   6.8813 r
  mprj/o_FF[105]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.7131   1.0500            2.2779 &   9.1592 r
  mprj/o_q[105] (net)                                    2   0.0219 
  mprj/o_dly[105]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.7131   1.0500   0.0000   0.0003 &   9.1595 r
  mprj/o_dly[105]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.2879   1.0500            4.5854 &  13.7449 r
  mprj/o_q_dly[105] (net)                                1   0.0044 
  mprj/o_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.2879   1.0500   0.0000   0.0000 &  13.7449 r
  mprj/o_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3057   1.0500            5.5879 &  19.3328 r
  mprj/io_out[6] (net)                                   1   0.3220 
  mprj/io_out[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.3328 r
  io_out[6] (net) 
  io_out[6] (out)                                                     0.0000   9.3151   1.0500   0.0000   0.1888 &  19.5216 r
  data arrival time                                                                                                 19.5216

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5216
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6216

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9296 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9296 

  slack (with derating applied) (VIOLATED)                                                              -11.6216 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6920 



  Startpoint: mprj/o_FF[29]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[29]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2088   1.0500   0.0000   0.3834 &   6.5903 r
  mprj/o_FF[29]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4679   1.0500            2.1227 &   8.7130 r
  mprj/o_q[29] (net)                                     2   0.0126 
  mprj/o_dly[29]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4679   1.0500   0.0000   0.0002 &   8.7132 r
  mprj/o_dly[29]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2576   1.0500            4.5409 &  13.2541 r
  mprj/o_q_dly[29] (net)                                 1   0.0032 
  mprj/o_BUF[29]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2576   1.0500   0.0000   0.0000 &  13.2541 r
  mprj/o_BUF[29]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.7527   1.0500            5.2713 &  18.5254 r
  mprj/wbs_dat_o[29] (net)                               1   0.3028 
  mprj/wbs_dat_o[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5254 r
  wbs_dat_o[29] (net) 
  wbs_dat_o[29] (out)                                                 1.9054   8.7612   1.0500   0.7750   0.9765 &  19.5019 r
  data arrival time                                                                                                 19.5019

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.5019
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.6019

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9287 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9287 

  slack (with derating applied) (VIOLATED)                                                              -11.6019 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6732 



  Startpoint: mprj/o_FF[160]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[23] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[160]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2455   1.0500   0.0000   0.7923 &   6.9992 r
  mprj/o_FF[160]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2307   1.0500            1.9645 &   8.9637 r
  mprj/o_q[160] (net)                                    1   0.0033 
  mprj/o_dly[160]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2307   1.0500   0.0000   0.0000 &   8.9638 r
  mprj/o_dly[160]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6074   1.0500            4.7514 &  13.7152 r
  mprj/o_q_dly[160] (net)                                2   0.0167 
  mprj/o_BUF[160]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0413   0.6074   1.0500   0.0167   0.0177 &  13.7329 r
  mprj/o_BUF[160]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.4162   1.0500            5.1368 &  18.8697 r
  mprj/io_oeb[23] (net)                                  1   0.2910 
  mprj/io_oeb[23] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.8697 r
  io_oeb[23] (net) 
  io_oeb[23] (out)                                                    1.1283   8.4235   1.0500   0.4500   0.6290 &  19.4986 r
  data arrival time                                                                                                 19.4986

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4986
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5986

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9285 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9285 

  slack (with derating applied) (VIOLATED)                                                              -11.5986 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6701 



  Startpoint: mprj/o_FF[28]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[28]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2241   1.0500   0.0000   0.4274 &   6.6343 r
  mprj/o_FF[28]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4851   1.0500            2.1340 &   8.7683 r
  mprj/o_q[28] (net)                                     2   0.0133 
  mprj/o_dly[28]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0314   0.4851   1.0500   0.0124   0.0132 &   8.7815 r
  mprj/o_dly[28]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3091   1.0500            4.5819 &  13.3634 r
  mprj/o_q_dly[28] (net)                                 1   0.0052 
  mprj/o_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3091   1.0500   0.0000   0.0001 &  13.3635 r
  mprj/o_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4466   1.0500            5.1172 &  18.4807 r
  mprj/wbs_dat_o[28] (net)                               1   0.2925 
  mprj/wbs_dat_o[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.4807 r
  wbs_dat_o[28] (net) 
  wbs_dat_o[28] (out)                                                 1.9779   8.4531   1.0500   0.7939   0.9799 &  19.4605 r
  data arrival time                                                                                                 19.4605

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4605
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5605

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9267 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9267 

  slack (with derating applied) (VIOLATED)                                                              -11.5605 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.6338 



  Startpoint: mprj/o_FF[23]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[23]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2025   1.0500   0.0000   0.3883 &   6.5952 r
  mprj/o_FF[23]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3844   1.0500            2.0691 &   8.6643 r
  mprj/o_q[23] (net)                                     2   0.0094 
  mprj/o_dly[23]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0510   0.3844   1.0500   0.0203   0.0215 &   8.6858 r
  mprj/o_dly[23]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3512   1.0500            4.5985 &  13.2842 r
  mprj/o_q_dly[23] (net)                                 1   0.0068 
  mprj/o_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3512   1.0500   0.0000   0.0001 &  13.2843 r
  mprj/o_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.5144   1.0500            5.1593 &  18.4436 r
  mprj/wbs_dat_o[23] (net)                               1   0.2947 
  mprj/wbs_dat_o[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.4436 r
  wbs_dat_o[23] (net) 
  wbs_dat_o[23] (out)                                                 1.9584   8.5214   1.0500   0.7877   0.9789 &  19.4225 r
  data arrival time                                                                                                 19.4225

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4225
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5225

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9249 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9249 

  slack (with derating applied) (VIOLATED)                                                              -11.5225 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5976 



  Startpoint: mprj/o_FF[121]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[121]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2455   1.0500   0.0000   0.7922 &   6.9991 r
  mprj/o_FF[121]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2969   1.0500            2.0103 &   9.0094 r
  mprj/o_q[121] (net)                                    1   0.0060 
  mprj/o_dly[121]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2969   1.0500   0.0000   0.0001 &   9.0095 r
  mprj/o_dly[121]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7774   1.0500            4.8707 &  13.8801 r
  mprj/o_q_dly[121] (net)                                2   0.0232 
  mprj/o_BUF[121]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2301   0.7774   1.0500   0.0945   0.0996 &  13.9797 r
  mprj/o_BUF[121]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6054   1.0500            4.7114 &  18.6911 r
  mprj/io_out[22] (net)                                  1   0.2635 
  mprj/io_out[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.6911 r
  io_out[22] (net) 
  io_out[22] (out)                                                    1.4131   7.6098   1.0500   0.5717   0.7147 &  19.4058 r
  data arrival time                                                                                                 19.4058

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.4058
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.5058

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9241 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9241 

  slack (with derating applied) (VIOLATED)                                                              -11.5058 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5817 



  Startpoint: mprj/o_FF[20]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[20]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2006   1.0500   0.0000   0.3570 &   6.5639 r
  mprj/o_FF[20]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5345   1.0500            2.1653 &   8.7292 r
  mprj/o_q[20] (net)                                     2   0.0152 
  mprj/o_dly[20]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0592   0.5345   1.0500   0.0238   0.0252 &   8.7544 r
  mprj/o_dly[20]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5042   1.0500            4.7266 &  13.4811 r
  mprj/o_q_dly[20] (net)                                 2   0.0127 
  mprj/o_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5042   1.0500   0.0000   0.0001 &  13.4812 r
  mprj/o_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3129   1.0500            5.0708 &  18.5520 r
  mprj/wbs_dat_o[20] (net)                               1   0.2876 
  mprj/wbs_dat_o[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5520 r
  wbs_dat_o[20] (net) 
  wbs_dat_o[20] (out)                                                 1.5174   8.3194   1.0500   0.6135   0.7903 &  19.3423 r
  data arrival time                                                                                                 19.3423

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3423
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4423

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9211 

  slack (with derating applied) (VIOLATED)                                                              -11.4423 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5213 



  Startpoint: mprj/o_FF[143]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[6] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2534   1.0500   0.0000   0.6845 &   6.8914 r
  mprj/o_FF[143]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2605   1.0500            1.9853 &   8.8766 r
  mprj/o_q[143] (net)                                    1   0.0045 
  mprj/o_dly[143]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2605   1.0500   0.0000   0.0001 &   8.8767 r
  mprj/o_dly[143]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4501   1.0500            4.6508 &  13.5275 r
  mprj/o_q_dly[143] (net)                                2   0.0106 
  mprj/o_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4501   1.0500   0.0000   0.0001 &  13.5276 r
  mprj/o_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.3110   1.0500            5.6167 &  19.1443 r
  mprj/io_oeb[6] (net)                                   1   0.3221 
  mprj/io_oeb[6] (user_proj_example)                                           0.0000   1.0500            0.0000 &  19.1443 r
  io_oeb[6] (net) 
  io_oeb[6] (out)                                                     0.0000   9.3200   1.0500   0.0000   0.1867 &  19.3309 r
  data arrival time                                                                                                 19.3309

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3309
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4309

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9205 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9205 

  slack (with derating applied) (VIOLATED)                                                              -11.4309 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.5104 



  Startpoint: mprj/o_FF[37]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2614   1.0500   0.0000   0.5990 &   6.8059 r
  mprj/o_FF[37]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3690   1.0500            2.0602 &   8.8661 r
  mprj/o_q[37] (net)                                     1   0.0088 
  mprj/o_dly[37]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3690   1.0500   0.0000   0.0001 &   8.8662 r
  mprj/o_dly[37]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4909   1.0500            4.6938 &  13.5600 r
  mprj/o_q_dly[37] (net)                                 2   0.0122 
  mprj/o_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4909   1.0500   0.0000   0.0002 &  13.5602 r
  mprj/o_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2518   1.0500            5.0365 &  18.5967 r
  mprj/la_data_out[5] (net)                              1   0.2856 
  mprj/la_data_out[5] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.5967 r
  la_data_out[5] (net) 
  la_data_out[5] (out)                                                1.3543   8.2578   1.0500   0.5452   0.7112 &  19.3079 r
  data arrival time                                                                                                 19.3079

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3079
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4079

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9194 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9194 

  slack (with derating applied) (VIOLATED)                                                              -11.4079 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4885 



  Startpoint: mprj/o_FF[40]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[8]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2595   1.0500   0.0000   0.5785 &   6.7853 r
  mprj/o_FF[40]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4339   1.0500            2.1018 &   8.8871 r
  mprj/o_q[40] (net)                                     2   0.0113 
  mprj/o_dly[40]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4339   1.0500   0.0000   0.0002 &   8.8873 r
  mprj/o_dly[40]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5643   1.0500            4.7524 &  13.6397 r
  mprj/o_q_dly[40] (net)                                 2   0.0150 
  mprj/o_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5643   1.0500   0.0000   0.0002 &  13.6399 r
  mprj/o_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5565   1.0500            4.6495 &  18.2895 r
  mprj/la_data_out[8] (net)                              1   0.2612 
  mprj/la_data_out[8] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.2895 r
  la_data_out[8] (net) 
  la_data_out[8] (out)                                                2.1142   7.5623   1.0500   0.8478   1.0139 &  19.3034 r
  data arrival time                                                                                                 19.3034

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.3034
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.4034

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9192 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9192 

  slack (with derating applied) (VIOLATED)                                                              -11.4034 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4842 



  Startpoint: mprj/o_FF[10]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1832   1.0500   0.0000   0.1439 &   6.3508 r
  mprj/o_FF[10]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3609   1.0500            2.0535 &   8.4043 r
  mprj/o_q[10] (net)                                     2   0.0085 
  mprj/o_dly[10]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3609   1.0500   0.0000   0.0001 &   8.4045 r
  mprj/o_dly[10]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8489   1.0500            4.9240 &  13.3284 r
  mprj/o_q_dly[10] (net)                                 2   0.0259 
  mprj/o_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1529   0.8489   1.0500   0.0610   0.0645 &  13.3929 r
  mprj/o_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.4507   1.0500            5.1771 &  18.5700 r
  mprj/wbs_dat_o[10] (net)                               1   0.2923 
  mprj/wbs_dat_o[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5700 r
  wbs_dat_o[10] (net) 
  wbs_dat_o[10] (out)                                                 1.3760   8.4582   1.0500   0.5421   0.7282 &  19.2982 r
  data arrival time                                                                                                 19.2982

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2982
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3982

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9190 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9190 

  slack (with derating applied) (VIOLATED)                                                              -11.3982 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4792 



  Startpoint: mprj/o_FF[67]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[35]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2905   1.0500   0.0000   0.9537 &   7.1606 r
  mprj/o_FF[67]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2891   1.0500            2.0056 &   9.1662 r
  mprj/o_q[67] (net)                                     1   0.0056 
  mprj/o_dly[67]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2891   1.0500   0.0000   0.0001 &   9.1663 r
  mprj/o_dly[67]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8497   1.0500            4.9140 &  14.0802 r
  mprj/o_q_dly[67] (net)                                 2   0.0259 
  mprj/o_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1198   0.8497   1.0500   0.0480   0.0510 &  14.1312 r
  mprj/o_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.3830   1.0500            4.5898 &  18.7210 r
  mprj/la_data_out[35] (net)                             1   0.2557 
  mprj/la_data_out[35] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.7210 r
  la_data_out[35] (net) 
  la_data_out[35] (out)                                               1.0381   7.3874   1.0500   0.4150   0.5463 &  19.2673 r
  data arrival time                                                                                                 19.2673

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2673
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3673

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9175 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9175 

  slack (with derating applied) (VIOLATED)                                                              -11.3673 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4498 



  Startpoint: mprj/o_FF[39]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2606   1.0500   0.0000   0.5906 &   6.7975 r
  mprj/o_FF[39]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3344   1.0500            2.0365 &   8.8339 r
  mprj/o_q[39] (net)                                     1   0.0074 
  mprj/o_dly[39]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3344   1.0500   0.0000   0.0001 &   8.8341 r
  mprj/o_dly[39]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5265   1.0500            4.7127 &  13.5467 r
  mprj/o_q_dly[39] (net)                                 2   0.0136 
  mprj/o_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5265   1.0500   0.0000   0.0002 &  13.5469 r
  mprj/o_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7057   1.0500            4.7305 &  18.2774 r
  mprj/la_data_out[7] (net)                              1   0.2665 
  mprj/la_data_out[7] (user_proj_example)                                      0.0000   1.0500            0.0000 &  18.2774 r
  la_data_out[7] (net) 
  la_data_out[7] (out)                                                2.0007   7.7115   1.0500   0.7917   0.9576 &  19.2350 r
  data arrival time                                                                                                 19.2350

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2350
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3350

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9160 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9160 

  slack (with derating applied) (VIOLATED)                                                              -11.3350 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4191 



  Startpoint: mprj/o_FF[123]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2603   1.0500   0.0000   0.7481 &   6.9550 r
  mprj/o_FF[123]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3135   1.0500            2.0221 &   8.9771 r
  mprj/o_q[123] (net)                                    1   0.0066 
  mprj/o_dly[123]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3135   1.0500   0.0000   0.0001 &   8.9772 r
  mprj/o_dly[123]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9653   1.0500            4.9886 &  13.9658 r
  mprj/o_q_dly[123] (net)                                2   0.0302 
  mprj/o_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5769   0.9653   1.0500   0.2354   0.2480 &  14.2138 r
  mprj/o_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.6985   1.0500            4.7573 &  18.9710 r
  mprj/io_out[24] (net)                                  1   0.2659 
  mprj/io_out[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.9710 r
  io_out[24] (net) 
  io_out[24] (out)                                                    0.2660   7.7058   1.0500   0.1005   0.2510 &  19.2221 r
  data arrival time                                                                                                 19.2221

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.2221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.3221

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9153 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9153 

  slack (with derating applied) (VIOLATED)                                                              -11.3221 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.4067 



  Startpoint: mprj/o_FF[147]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2589   1.0500   0.0000   0.6796 &   6.8865 r
  mprj/o_FF[147]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3027   1.0500            2.0145 &   8.9010 r
  mprj/o_q[147] (net)                                    1   0.0062 
  mprj/o_dly[147]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3027   1.0500   0.0000   0.0001 &   8.9011 r
  mprj/o_dly[147]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6419   1.0500            4.7854 &  13.6864 r
  mprj/o_q_dly[147] (net)                                2   0.0180 
  mprj/o_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6419   1.0500   0.0000   0.0003 &  13.6868 r
  mprj/o_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.4354   1.0500            4.6042 &  18.2910 r
  mprj/io_oeb[10] (net)                                  1   0.2576 
  mprj/io_oeb[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.2910 r
  io_oeb[10] (net) 
  io_oeb[10] (out)                                                    1.8495   7.4393   1.0500   0.7552   0.8986 &  19.1895 r
  data arrival time                                                                                                 19.1895

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1895
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2895

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9138 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9138 

  slack (with derating applied) (VIOLATED)                                                              -11.2895 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3758 



  Startpoint: mprj/o_FF[21]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2039   1.0500   0.0000   0.3626 &   6.5695 r
  mprj/o_FF[21]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.6131   1.0500            2.2158 &   8.7852 r
  mprj/o_q[21] (net)                                     2   0.0182 
  mprj/o_dly[21]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0851   0.6131   1.0500   0.0340   0.0360 &   8.8212 r
  mprj/o_dly[21]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5642   1.0500            4.7736 &  13.5948 r
  mprj/o_q_dly[21] (net)                                 2   0.0150 
  mprj/o_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5642   1.0500   0.0000   0.0002 &  13.5950 r
  mprj/o_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1188   1.0500            4.9730 &  18.5680 r
  mprj/wbs_dat_o[21] (net)                               1   0.2810 
  mprj/wbs_dat_o[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5680 r
  wbs_dat_o[21] (net) 
  wbs_dat_o[21] (out)                                                 1.1194   8.1248   1.0500   0.4471   0.6094 &  19.1774 r
  data arrival time                                                                                                 19.1774

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1774
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2774

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9132 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9132 

  slack (with derating applied) (VIOLATED)                                                              -11.2774 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3642 



  Startpoint: mprj/o_FF[106]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[106]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2583   1.0500   0.0000   0.6802 &   6.8871 r
  mprj/o_FF[106]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2276   1.0500            1.9627 &   8.8497 r
  mprj/o_q[106] (net)                                    1   0.0032 
  mprj/o_dly[106]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2276   1.0500   0.0000   0.0000 &   8.8498 r
  mprj/o_dly[106]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.4152   1.0500            4.6220 &  13.4718 r
  mprj/o_q_dly[106] (net)                                2   0.0093 
  mprj/o_BUF[106]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.4152   1.0500   0.0000   0.0001 &  13.4719 r
  mprj/o_BUF[106]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.1295   1.0500            5.5121 &  18.9839 r
  mprj/io_out[7] (net)                                   1   0.3159 
  mprj/io_out[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.9839 r
  io_out[7] (net) 
  io_out[7] (out)                                                     0.0000   9.1379   1.0500   0.0000   0.1747 &  19.1586 r
  data arrival time                                                                                                 19.1586

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.1586
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.2586

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9123 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9123 

  slack (with derating applied) (VIOLATED)                                                              -11.2586 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.3463 



  Startpoint: mprj/o_FF[144]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[7] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2545   1.0500   0.0000   0.6837 &   6.8906 r
  mprj/o_FF[144]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2712   1.0500            1.9927 &   8.8833 r
  mprj/o_q[144] (net)                                    1   0.0049 
  mprj/o_dly[144]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2712   1.0500   0.0000   0.0001 &   8.8833 r
  mprj/o_dly[144]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.3110   1.0500            4.5514 &  13.4348 r
  mprj/o_q_dly[144] (net)                                1   0.0052 
  mprj/o_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.3110   1.0500   0.0000   0.0001 &  13.4348 r
  mprj/o_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           9.0880   1.0500            5.4761 &  18.9109 r
  mprj/io_oeb[7] (net)                                   1   0.3147 
  mprj/io_oeb[7] (user_proj_example)                                           0.0000   1.0500            0.0000 &  18.9109 r
  io_oeb[7] (net) 
  io_oeb[7] (out)                                                     0.0000   9.0959   1.0500   0.0000   0.1709 &  19.0818 r
  data arrival time                                                                                                 19.0818

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0818
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9087 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9087 

  slack (with derating applied) (VIOLATED)                                                              -11.1818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2731 



  Startpoint: mprj/o_FF[18]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[18]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1892   1.0500   0.0000   0.3108 &   6.5177 r
  mprj/o_FF[18]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3379   1.0500            2.0377 &   8.5554 r
  mprj/o_q[18] (net)                                     1   0.0076 
  mprj/o_dly[18]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3379   1.0500   0.0000   0.0001 &   8.5556 r
  mprj/o_dly[18]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3965   1.0500            4.6257 &  13.1813 r
  mprj/o_q_dly[18] (net)                                 1   0.0085 
  mprj/o_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3965   1.0500   0.0000   0.0001 &  13.1814 r
  mprj/o_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3369   1.0500            5.0663 &  18.2477 r
  mprj/wbs_dat_o[18] (net)                               1   0.2885 
  mprj/wbs_dat_o[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.2477 r
  wbs_dat_o[18] (net) 
  wbs_dat_o[18] (out)                                                 1.5619   8.3436   1.0500   0.6321   0.8120 &  19.0597 r
  data arrival time                                                                                                 19.0597

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1597

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9076 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9076 

  slack (with derating applied) (VIOLATED)                                                              -11.1597 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2521 



  Startpoint: mprj/o_FF[66]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[34]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2913   1.0500   0.0000   0.9500 &   7.1569 r
  mprj/o_FF[66]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3714   1.0500            2.0623 &   9.2191 r
  mprj/o_q[66] (net)                                     1   0.0089 
  mprj/o_dly[66]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3714   1.0500   0.0000   0.0001 &   9.2192 r
  mprj/o_dly[66]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5648   1.0500            4.7437 &  13.9629 r
  mprj/o_q_dly[66] (net)                                 2   0.0151 
  mprj/o_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.5648   1.0500   0.0000   0.0002 &  13.9632 r
  mprj/o_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2534   1.0500            4.4849 &  18.4481 r
  mprj/la_data_out[34] (net)                             1   0.2509 
  mprj/la_data_out[34] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.4481 r
  la_data_out[34] (net) 
  la_data_out[34] (out)                                               1.1538   7.2581   1.0500   0.4524   0.5884 &  19.0365 r
  data arrival time                                                                                                 19.0365

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0365
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1365

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9065 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9065 

  slack (with derating applied) (VIOLATED)                                                              -11.1365 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2300 



  Startpoint: mprj/o_FF[42]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[10]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2779   1.0500   0.0000   0.7229 &   6.9298 r
  mprj/o_FF[42]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4724   1.0500            2.1268 &   9.0566 r
  mprj/o_q[42] (net)                                     2   0.0128 
  mprj/o_dly[42]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4724   1.0500   0.0000   0.0002 &   9.0567 r
  mprj/o_dly[42]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2934   1.0500            4.5683 &  13.6250 r
  mprj/o_q_dly[42] (net)                                 1   0.0046 
  mprj/o_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2934   1.0500   0.0000   0.0000 &  13.6251 r
  mprj/o_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5267   1.0500            4.5941 &  18.2192 r
  mprj/la_data_out[10] (net)                             1   0.2604 
  mprj/la_data_out[10] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.2192 r
  la_data_out[10] (net) 
  la_data_out[10] (out)                                               1.6488   7.5321   1.0500   0.6555   0.8078 &  19.0270 r
  data arrival time                                                                                                 19.0270

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0270
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1270

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9060 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9060 

  slack (with derating applied) (VIOLATED)                                                              -11.1270 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.2209 



  Startpoint: mprj/o_FF[161]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[24] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2621   1.0500   0.0000   0.7412 &   6.9481 r
  mprj/o_FF[161]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2935   1.0500            2.0082 &   8.9563 r
  mprj/o_q[161] (net)                                    1   0.0058 
  mprj/o_dly[161]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2935   1.0500   0.0000   0.0001 &   8.9564 r
  mprj/o_dly[161]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.9184   1.0500            4.9569 &  13.9133 r
  mprj/o_q_dly[161] (net)                                2   0.0285 
  mprj/o_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.9184   1.0500   0.0000   0.0007 &  13.9140 r
  mprj/o_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.7996   1.0500            4.8130 &  18.7270 r
  mprj/io_oeb[24] (net)                                  1   0.2695 
  mprj/io_oeb[24] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.7270 r
  io_oeb[24] (net) 
  io_oeb[24] (out)                                                    0.3280   7.8067   1.0500   0.1239   0.2735 &  19.0005 r
  data arrival time                                                                                                 19.0005

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -19.0005
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.1005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9048 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9048 

  slack (with derating applied) (VIOLATED)                                                              -11.1005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1957 



  Startpoint: mprj/o_FF[15]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[15]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2030   1.0500   0.0000   0.3879 &   6.5948 r
  mprj/o_FF[15]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3257   1.0500            2.0295 &   8.6243 r
  mprj/o_q[15] (net)                                     1   0.0071 
  mprj/o_dly[15]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3257   1.0500   0.0000   0.0001 &   8.6244 r
  mprj/o_dly[15]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.8340   1.0500            4.9096 &  13.5341 r
  mprj/o_q_dly[15] (net)                                 2   0.0253 
  mprj/o_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.3034   0.8340   1.0500   0.1169   0.1231 &  13.6572 r
  mprj/o_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9009   1.0500            4.8685 &  18.5256 r
  mprj/wbs_dat_o[15] (net)                               1   0.2733 
  mprj/wbs_dat_o[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.5256 r
  wbs_dat_o[15] (net) 
  wbs_dat_o[15] (out)                                                 0.7770   7.9074   1.0500   0.3041   0.4611 &  18.9867 r
  data arrival time                                                                                                 18.9867

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0867

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9041 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9041 

  slack (with derating applied) (VIOLATED)                                                              -11.0867 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1826 



  Startpoint: mprj/o_FF[110]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[110]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2589   1.0500   0.0000   0.6796 &   6.8865 r
  mprj/o_FF[110]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2899   1.0500            2.0057 &   8.8922 r
  mprj/o_q[110] (net)                                    1   0.0057 
  mprj/o_dly[110]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2899   1.0500   0.0000   0.0001 &   8.8923 r
  mprj/o_dly[110]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5993   1.0500            4.7549 &  13.6472 r
  mprj/o_q_dly[110] (net)                                2   0.0164 
  mprj/o_BUF[110]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.5993   1.0500   0.0000   0.0003 &  13.6475 r
  mprj/o_BUF[110]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0028   1.0500            4.3583 &  18.0058 r
  mprj/io_out[11] (net)                                  1   0.2426 
  mprj/io_out[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.0058 r
  io_out[11] (net) 
  io_out[11] (out)                                                    2.0952   7.0060   1.0500   0.8394   0.9726 &  18.9784 r
  data arrival time                                                                                                 18.9784

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9784
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0784

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9037 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9037 

  slack (with derating applied) (VIOLATED)                                                              -11.0784 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1747 



  Startpoint: mprj/o_FF[80]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[48]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2882   1.0500   0.0000   0.9613 &   7.1682 r
  mprj/o_FF[80]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2672   1.0500            1.9905 &   9.1587 r
  mprj/o_q[80] (net)                                     1   0.0048 
  mprj/o_dly[80]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2672   1.0500   0.0000   0.0000 &   9.1587 r
  mprj/o_dly[80]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7706   1.0500            4.8621 &  14.0209 r
  mprj/o_q_dly[80] (net)                                 2   0.0229 
  mprj/o_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7706   1.0500   0.0000   0.0004 &  14.0213 r
  mprj/o_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.4302   1.0500            4.5950 &  18.6163 r
  mprj/la_data_out[48] (net)                             1   0.2568 
  mprj/la_data_out[48] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.6163 r
  la_data_out[48] (net) 
  la_data_out[48] (out)                                               0.4484   7.4362   1.0500   0.1694   0.3070 &  18.9234 r
  data arrival time                                                                                                 18.9234

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0234

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9011 

  slack (with derating applied) (VIOLATED)                                                              -11.0234 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1223 



  Startpoint: mprj/o_FF[166]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[29] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   1.0500   0.0000   0.8068 &   7.0136 r
  mprj/o_FF[166]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2514   1.0500            1.9794 &   8.9931 r
  mprj/o_q[166] (net)                                    1   0.0041 
  mprj/o_dly[166]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2514   1.0500   0.0000   0.0001 &   8.9931 r
  mprj/o_dly[166]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6025   1.0500            4.7515 &  13.7446 r
  mprj/o_q_dly[166] (net)                                2   0.0165 
  mprj/o_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6025   1.0500   0.0000   0.0002 &  13.7448 r
  mprj/o_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           8.2201   1.0500            5.0081 &  18.7530 r
  mprj/io_oeb[29] (net)                                  1   0.2835 
  mprj/io_oeb[29] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.7530 r
  io_oeb[29] (net) 
  io_oeb[29] (out)                                                    0.0000   8.2290   1.0500   0.0000   0.1698 &  18.9228 r
  data arrival time                                                                                                 18.9228

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9228
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0228

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9011 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9011 

  slack (with derating applied) (VIOLATED)                                                              -11.0228 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1217 



  Startpoint: mprj/o_FF[62]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[30]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2946   1.0500   0.0000   0.9239 &   7.1308 r
  mprj/o_FF[62]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2542   1.0500            1.9816 &   9.1124 r
  mprj/o_q[62] (net)                                     1   0.0042 
  mprj/o_dly[62]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2542   1.0500   0.0000   0.0000 &   9.1124 r
  mprj/o_dly[62]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4753   1.0500            4.6667 &  13.7791 r
  mprj/o_q_dly[62] (net)                                 2   0.0116 
  mprj/o_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4753   1.0500   0.0000   0.0001 &  13.7793 r
  mprj/o_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1398   1.0500            4.4028 &  18.1820 r
  mprj/la_data_out[30] (net)                             1   0.2468 
  mprj/la_data_out[30] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.1820 r
  la_data_out[30] (net) 
  la_data_out[30] (out)                                               1.4621   7.1449   1.0500   0.5935   0.7359 &  18.9179 r
  data arrival time                                                                                                 18.9179

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.9179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -11.0179

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.9009 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.9009 

  slack (with derating applied) (VIOLATED)                                                              -11.0179 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.1171 



  Startpoint: mprj/o_FF[44]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2771   1.0500   0.0000   0.7248 &   6.9316 r
  mprj/o_FF[44]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4195   1.0500            2.0928 &   9.0245 r
  mprj/o_q[44] (net)                                     2   0.0108 
  mprj/o_dly[44]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4195   1.0500   0.0000   0.0001 &   9.0246 r
  mprj/o_dly[44]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2857   1.0500            4.5546 &  13.5792 r
  mprj/o_q_dly[44] (net)                                 1   0.0043 
  mprj/o_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2857   1.0500   0.0000   0.0001 &  13.5793 r
  mprj/o_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.2330   1.0500            4.4253 &  18.0046 r
  mprj/la_data_out[12] (net)                             1   0.2501 
  mprj/la_data_out[12] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.0046 r
  la_data_out[12] (net) 
  la_data_out[12] (out)                                               1.7939   7.2382   1.0500   0.7324   0.8831 &  18.8876 r
  data arrival time                                                                                                 18.8876

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8876
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8994 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8994 

  slack (with derating applied) (VIOLATED)                                                              -10.9876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0882 



  Startpoint: mprj/o_FF[58]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2943   1.0500   0.0000   0.8618 &   7.0687 r
  mprj/o_FF[58]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4017   1.0500            2.0817 &   9.1504 r
  mprj/o_q[58] (net)                                     1   0.0101 
  mprj/o_dly[58]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4017   1.0500   0.0000   0.0001 &   9.1506 r
  mprj/o_dly[58]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4783   1.0500            4.6901 &  13.8406 r
  mprj/o_q_dly[58] (net)                                 2   0.0117 
  mprj/o_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4783   1.0500   0.0000   0.0001 &  13.8408 r
  mprj/o_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.1430   1.0500            4.4148 &  18.2556 r
  mprj/la_data_out[26] (net)                             1   0.2473 
  mprj/la_data_out[26] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.2556 r
  la_data_out[26] (net) 
  la_data_out[26] (out)                                               1.1489   7.1471   1.0500   0.4621   0.5891 &  18.8447 r
  data arrival time                                                                                                 18.8447

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9447

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8974 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8974 

  slack (with derating applied) (VIOLATED)                                                              -10.9447 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0473 



  Startpoint: mprj/o_FF[54]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2903   1.0500   0.0000   0.9543 &   7.1612 r
  mprj/o_FF[54]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2903   1.0500            2.0065 &   9.1677 r
  mprj/o_q[54] (net)                                     1   0.0057 
  mprj/o_dly[54]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0885   0.2903   1.0500   0.0359   0.0377 &   9.2054 r
  mprj/o_dly[54]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5858   1.0500            4.7460 &  13.9514 r
  mprj/o_q_dly[54] (net)                                 2   0.0159 
  mprj/o_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1460   0.5858   1.0500   0.0581   0.0613 &  14.0127 r
  mprj/o_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.7152   1.0500            4.1839 &  18.1965 r
  mprj/la_data_out[22] (net)                             1   0.2322 
  mprj/la_data_out[22] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.1965 r
  la_data_out[22] (net) 
  la_data_out[22] (out)                                               1.2277   6.7193   1.0500   0.4964   0.6184 &  18.8149 r
  data arrival time                                                                                                 18.8149

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.8149
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.9149

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8959 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8959 

  slack (with derating applied) (VIOLATED)                                                              -10.9149 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                   -10.0190 



  Startpoint: mprj/o_FF[12]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[12]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2041   1.0500   0.0000   0.3871 &   6.5939 r
  mprj/o_FF[12]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2318   1.0500            1.9646 &   8.5586 r
  mprj/o_q[12] (net)                                     1   0.0034 
  mprj/o_dly[12]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2318   1.0500   0.0000   0.0000 &   8.5586 r
  mprj/o_dly[12]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6415   1.0500            4.7745 &  13.3331 r
  mprj/o_q_dly[12] (net)                                 2   0.0180 
  mprj/o_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6415   1.0500   0.0000   0.0003 &  13.3334 r
  mprj/o_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.1974   1.0500            5.0159 &  18.3493 r
  mprj/wbs_dat_o[12] (net)                               1   0.2834 
  mprj/wbs_dat_o[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.3493 r
  wbs_dat_o[12] (net) 
  wbs_dat_o[12] (out)                                                 0.6750   8.2044   1.0500   0.2605   0.4244 &  18.7737 r
  data arrival time                                                                                                 18.7737

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7737
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8940 

  slack (with derating applied) (VIOLATED)                                                              -10.8737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9797 



  Startpoint: mprj/o_FF[14]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[14]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1642   1.0500   0.0000   0.2221 &   6.4290 r
  mprj/o_FF[14]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3056   1.0500            2.0150 &   8.4439 r
  mprj/o_q[14] (net)                                     1   0.0063 
  mprj/o_dly[14]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3056   1.0500   0.0000   0.0001 &   8.4440 r
  mprj/o_dly[14]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.6841   1.0500            4.8141 &  13.2581 r
  mprj/o_q_dly[14] (net)                                 2   0.0197 
  mprj/o_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.6841   1.0500   0.0000   0.0004 &  13.2585 r
  mprj/o_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.2068   1.0500            5.0260 &  18.2844 r
  mprj/wbs_dat_o[14] (net)                               1   0.2838 
  mprj/wbs_dat_o[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.2844 r
  wbs_dat_o[14] (net) 
  wbs_dat_o[14] (out)                                                 0.7821   8.2137   1.0500   0.3054   0.4698 &  18.7543 r
  data arrival time                                                                                                 18.7543

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7543
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8543

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8931 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8931 

  slack (with derating applied) (VIOLATED)                                                              -10.8543 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9612 



  Startpoint: mprj/o_FF[24]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[24]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2051   1.0500   0.0000   0.3863 &   6.5932 r
  mprj/o_FF[24]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2602   1.0500            1.9842 &   8.5774 r
  mprj/o_q[24] (net)                                     1   0.0045 
  mprj/o_dly[24]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2602   1.0500   0.0000   0.0001 &   8.5775 r
  mprj/o_dly[24]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2782   1.0500            4.5249 &  13.1024 r
  mprj/o_q_dly[24] (net)                                 1   0.0040 
  mprj/o_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2782   1.0500   0.0000   0.0000 &  13.1024 r
  mprj/o_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            8.3111   1.0500            5.0376 &  18.1401 r
  mprj/wbs_dat_o[24] (net)                               1   0.2878 
  mprj/wbs_dat_o[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.1401 r
  wbs_dat_o[24] (net) 
  wbs_dat_o[24] (out)                                                 1.1126   8.3174   1.0500   0.4437   0.6100 &  18.7500 r
  data arrival time                                                                                                 18.7500

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7500
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8500

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8929 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8929 

  slack (with derating applied) (VIOLATED)                                                              -10.8500 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9572 



  Startpoint: mprj/o_FF[13]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[13]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2035   1.0500   0.0000   0.3876 &   6.5944 r
  mprj/o_FF[13]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4070   1.0500            2.0836 &   8.6780 r
  mprj/o_q[13] (net)                                     2   0.0103 
  mprj/o_dly[13]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4070   1.0500   0.0000   0.0001 &   8.6782 r
  mprj/o_dly[13]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7263   1.0500            4.8553 &  13.5334 r
  mprj/o_q_dly[13] (net)                                 2   0.0213 
  mprj/o_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7263   1.0500   0.0000   0.0004 &  13.5338 r
  mprj/o_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9302   1.0500            4.8707 &  18.4045 r
  mprj/wbs_dat_o[13] (net)                               1   0.2741 
  mprj/wbs_dat_o[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.4045 r
  wbs_dat_o[13] (net) 
  wbs_dat_o[13] (out)                                                 0.4652   7.9372   1.0500   0.1758   0.3317 &  18.7362 r
  data arrival time                                                                                                 18.7362

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7362
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8362

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8922 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8922 

  slack (with derating applied) (VIOLATED)                                                              -10.8362 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9440 



  Startpoint: mprj/o_FF[4]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[4]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1439 &   6.3508 r
  mprj/o_FF[4]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3127   1.0500            2.0202 &   8.3709 r
  mprj/o_q[4] (net)                                      1   0.0066 
  mprj/o_dly[4]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0045   0.3127   1.0500   0.0018   0.0020 &   8.3729 r
  mprj/o_dly[4]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5474   1.0500            4.7235 &  13.0964 r
  mprj/o_q_dly[4] (net)                                  2   0.0144 
  mprj/o_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5474   1.0500   0.0000   0.0002 &  13.0966 r
  mprj/o_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.4269   1.0500            5.1323 &  18.2289 r
  mprj/wbs_dat_o[4] (net)                                1   0.2912 
  mprj/wbs_dat_o[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.2289 r
  wbs_dat_o[4] (net) 
  wbs_dat_o[4] (out)                                                  0.7960   8.4347   1.0500   0.3106   0.4885 &  18.7174 r
  data arrival time                                                                                                 18.7174

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7174
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8913 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8913 

  slack (with derating applied) (VIOLATED)                                                              -10.8174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9261 



  Startpoint: mprj/o_FF[53]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[21]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2898   1.0500   0.0000   0.9565 &   7.1634 r
  mprj/o_FF[53]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2992   1.0500            2.0127 &   9.1760 r
  mprj/o_q[53] (net)                                     1   0.0060 
  mprj/o_dly[53]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2992   1.0500   0.0000   0.0001 &   9.1761 r
  mprj/o_dly[53]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.5829   1.0500            4.7453 &  13.9214 r
  mprj/o_q_dly[53] (net)                                 2   0.0158 
  mprj/o_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.1770   0.5829   1.0500   0.0718   0.0756 &  13.9970 r
  mprj/o_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.5838   1.0500            4.1111 &  18.1082 r
  mprj/la_data_out[21] (net)                             1   0.2277 
  mprj/la_data_out[21] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.1082 r
  la_data_out[21] (net) 
  la_data_out[21] (out)                                               1.2076   6.5875   1.0500   0.4883   0.6054 &  18.7135 r
  data arrival time                                                                                                 18.7135

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.7135
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.8135

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8911 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8911 

  slack (with derating applied) (VIOLATED)                                                              -10.8135 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9224 



  Startpoint: mprj/o_FF[163]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[26] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2429   1.0500   0.0000   0.7958 &   7.0026 r
  mprj/o_FF[163]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2966   1.0500            2.0100 &   9.0127 r
  mprj/o_q[163] (net)                                    1   0.0059 
  mprj/o_dly[163]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2966   1.0500   0.0000   0.0001 &   9.0128 r
  mprj/o_dly[163]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7071   1.0500            4.8274 &  13.8402 r
  mprj/o_q_dly[163] (net)                                2   0.0206 
  mprj/o_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7071   1.0500   0.0000   0.0004 &  13.8406 r
  mprj/o_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1879   1.0500            4.4572 &  18.2977 r
  mprj/io_oeb[26] (net)                                  1   0.2485 
  mprj/io_oeb[26] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.2977 r
  io_oeb[26] (net) 
  io_oeb[26] (out)                                                    0.6834   7.1929   1.0500   0.2668   0.3960 &  18.6937 r
  data arrival time                                                                                                 18.6937

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7937

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8902 

  slack (with derating applied) (VIOLATED)                                                              -10.7937 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.9035 



  Startpoint: mprj/o_FF[5]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[5]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1432 &   6.3501 r
  mprj/o_FF[5]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4425   1.0500            2.1060 &   8.4561 r
  mprj/o_q[5] (net)                                      2   0.0116 
  mprj/o_dly[5]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.1020   0.4425   1.0500   0.0416   0.0438 &   8.4999 r
  mprj/o_dly[5]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6015   1.0500            4.7786 &  13.2785 r
  mprj/o_q_dly[5] (net)                                  2   0.0165 
  mprj/o_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.6015   1.0500   0.0000   0.0003 &  13.2788 r
  mprj/o_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.2539   1.0500            5.0363 &  18.3151 r
  mprj/wbs_dat_o[5] (net)                                1   0.2851 
  mprj/wbs_dat_o[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.3151 r
  wbs_dat_o[5] (net) 
  wbs_dat_o[5] (out)                                                  0.4960   8.2620   1.0500   0.1874   0.3589 &  18.6740 r
  data arrival time                                                                                                 18.6740

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6740
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7740

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8892 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8892 

  slack (with derating applied) (VIOLATED)                                                              -10.7740 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8847 



  Startpoint: mprj/o_FF[9]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[9]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1436 &   6.3505 r
  mprj/o_FF[9]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.4475   1.0500            2.1092 &   8.4597 r
  mprj/o_q[9] (net)                                      2   0.0118 
  mprj/o_dly[9]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0522   0.4475   1.0500   0.0207   0.0219 &   8.4816 r
  mprj/o_dly[9]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.8952   1.0500            4.9651 &  13.4467 r
  mprj/o_q_dly[9] (net)                                  2   0.0276 
  mprj/o_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.8952   1.0500   0.0000   0.0005 &  13.4472 r
  mprj/o_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.0497   1.0500            4.9511 &  18.3983 r
  mprj/wbs_dat_o[9] (net)                                1   0.2782 
  mprj/wbs_dat_o[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.3983 r
  wbs_dat_o[9] (net) 
  wbs_dat_o[9] (out)                                                  0.2840   8.0571   1.0500   0.1073   0.2660 &  18.6643 r
  data arrival time                                                                                                 18.6643

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7643

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8888 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8888 

  slack (with derating applied) (VIOLATED)                                                              -10.7643 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8755 



  Startpoint: mprj/o_FF[162]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[25] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2513   1.0500   0.0000   0.7830 &   6.9899 r
  mprj/o_FF[162]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3125   1.0500            2.0212 &   9.0111 r
  mprj/o_q[162] (net)                                    1   0.0066 
  mprj/o_dly[162]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3125   1.0500   0.0000   0.0001 &   9.0112 r
  mprj/o_dly[162]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          1.0637   1.0500            5.0490 &  14.0602 r
  mprj/o_q_dly[162] (net)                                2   0.0339 
  mprj/o_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2009   1.0637   1.0500   0.0815   0.0866 &  14.1467 r
  mprj/o_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0321   1.0500            4.3903 &  18.5371 r
  mprj/io_oeb[25] (net)                                  1   0.2428 
  mprj/io_oeb[25] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.5371 r
  io_oeb[25] (net) 
  io_oeb[25] (out)                                                    0.0000   7.0382   1.0500   0.0000   0.1243 &  18.6614 r
  data arrival time                                                                                                 18.6614

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6614
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7614

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8886 

  slack (with derating applied) (VIOLATED)                                                              -10.7614 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8727 



  Startpoint: mprj/o_FF[22]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[22]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2039   1.0500   0.0000   0.3626 &   6.5695 r
  mprj/o_FF[22]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.5196   1.0500            2.1558 &   8.7253 r
  mprj/o_q[22] (net)                                     2   0.0146 
  mprj/o_dly[22]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0780   0.5196   1.0500   0.0317   0.0335 &   8.7588 r
  mprj/o_dly[22]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4566   1.0500            4.6925 &  13.4513 r
  mprj/o_q_dly[22] (net)                                 2   0.0109 
  mprj/o_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4566   1.0500   0.0000   0.0001 &  13.4514 r
  mprj/o_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.8882   1.0500            4.8226 &  18.2741 r
  mprj/wbs_dat_o[22] (net)                               1   0.2729 
  mprj/wbs_dat_o[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.2741 r
  wbs_dat_o[22] (net) 
  wbs_dat_o[22] (out)                                                 0.5918   7.8944   1.0500   0.2264   0.3756 &  18.6497 r
  data arrival time                                                                                                 18.6497

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6497
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7497

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8881 

  slack (with derating applied) (VIOLATED)                                                              -10.7497 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8616 



  Startpoint: mprj/o_FF[149]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2657   1.0500   0.0000   0.6698 &   6.8767 r
  mprj/o_FF[149]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2315   1.0500            1.9655 &   8.8422 r
  mprj/o_q[149] (net)                                    1   0.0033 
  mprj/o_dly[149]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2315   1.0500   0.0000   0.0000 &   8.8423 r
  mprj/o_dly[149]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6706   1.0500            4.7939 &  13.6362 r
  mprj/o_q_dly[149] (net)                                2   0.0192 
  mprj/o_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6706   1.0500   0.0000   0.0004 &  13.6365 r
  mprj/o_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1733   1.0500            4.4510 &  18.0876 r
  mprj/io_oeb[12] (net)                                  1   0.2482 
  mprj/io_oeb[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.0876 r
  io_oeb[12] (net) 
  io_oeb[12] (out)                                                    1.0228   7.1776   1.0500   0.4092   0.5385 &  18.6261 r
  data arrival time                                                                                                 18.6261

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6261
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7261

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8870 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8870 

  slack (with derating applied) (VIOLATED)                                                              -10.7261 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8391 



  Startpoint: mprj/o_FF[25]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[25]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2060   1.0500   0.0000   0.3856 &   6.5925 r
  mprj/o_FF[25]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.2546   1.0500            1.9804 &   8.5729 r
  mprj/o_q[25] (net)                                     1   0.0043 
  mprj/o_dly[25]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.2546   1.0500   0.0000   0.0001 &   8.5730 r
  mprj/o_dly[25]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.3191   1.0500            4.5551 &  13.1280 r
  mprj/o_q_dly[25] (net)                                 1   0.0056 
  mprj/o_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.3191   1.0500   0.0000   0.0001 &  13.1281 r
  mprj/o_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.9920   1.0500            4.8634 &  17.9916 r
  mprj/wbs_dat_o[25] (net)                               1   0.2767 
  mprj/wbs_dat_o[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.9916 r
  wbs_dat_o[25] (net) 
  wbs_dat_o[25] (out)                                                 1.1803   7.9978   1.0500   0.4730   0.6331 &  18.6246 r
  data arrival time                                                                                                 18.6246

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.6246
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.7246

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8869 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8869 

  slack (with derating applied) (VIOLATED)                                                              -10.7246 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8378 



  Startpoint: mprj/o_FF[0]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[0]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1432 &   6.3500 r
  mprj/o_FF[0]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.3219   1.0500            2.0266 &   8.3766 r
  mprj/o_q[0] (net)                                      1   0.0069 
  mprj/o_dly[0]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.3219   1.0500   0.0000   0.0001 &   8.3767 r
  mprj/o_dly[0]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.5050   1.0500            4.6964 &  13.0731 r
  mprj/o_q_dly[0] (net)                                  2   0.0127 
  mprj/o_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.5050   1.0500   0.0000   0.0001 &  13.0733 r
  mprj/o_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.5797   1.0500            5.1996 &  18.2729 r
  mprj/wbs_dat_o[0] (net)                                1   0.2961 
  mprj/wbs_dat_o[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.2729 r
  wbs_dat_o[0] (net) 
  wbs_dat_o[0] (out)                                                  0.3549   8.5893   1.0500   0.1341   0.3211 &  18.5940 r
  data arrival time                                                                                                 18.5940

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6940

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8854 

  slack (with derating applied) (VIOLATED)                                                              -10.6940 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8086 



  Startpoint: mprj/o_FF[26]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[26]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2082   1.0500   0.0000   0.3839 &   6.5908 r
  mprj/o_FF[26]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3139   1.0500            2.0215 &   8.6122 r
  mprj/o_q[26] (net)                                     1   0.0066 
  mprj/o_dly[26]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3139   1.0500   0.0000   0.0001 &   8.6123 r
  mprj/o_dly[26]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.2904   1.0500            4.5423 &  13.1546 r
  mprj/o_q_dly[26] (net)                                 1   0.0045 
  mprj/o_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.2904   1.0500   0.0000   0.0001 &  13.1546 r
  mprj/o_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.7813   1.0500            4.7364 &  17.8910 r
  mprj/wbs_dat_o[26] (net)                               1   0.2692 
  mprj/wbs_dat_o[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  17.8910 r
  wbs_dat_o[26] (net) 
  wbs_dat_o[26] (out)                                                 1.3386   7.7874   1.0500   0.5400   0.7015 &  18.5925 r
  data arrival time                                                                                                 18.5925

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5925
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6925

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8854 

  slack (with derating applied) (VIOLATED)                                                              -10.6925 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.8072 



  Startpoint: mprj/o_FF[61]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: la_data_out[29]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2946   1.0500   0.0000   0.9239 &   7.1308 r
  mprj/o_FF[61]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.3084   1.0500            2.0191 &   9.1499 r
  mprj/o_q[61] (net)                                     1   0.0064 
  mprj/o_dly[61]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.3084   1.0500   0.0000   0.0001 &   9.1500 r
  mprj/o_dly[61]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.4820   1.0500            4.6790 &  13.8290 r
  mprj/o_q_dly[61] (net)                                 2   0.0118 
  mprj/o_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.4820   1.0500   0.0000   0.0001 &  13.8292 r
  mprj/o_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            6.9364   1.0500            4.2915 &  18.1207 r
  mprj/la_data_out[29] (net)                             1   0.2398 
  mprj/la_data_out[29] (user_proj_example)                                     0.0000   1.0500            0.0000 &  18.1207 r
  la_data_out[29] (net) 
  la_data_out[29] (out)                                               0.8379   6.9410   1.0500   0.3323   0.4553 &  18.5760 r
  data arrival time                                                                                                 18.5760

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5760
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6760

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8846 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8846 

  slack (with derating applied) (VIOLATED)                                                              -10.6760 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7914 



  Startpoint: mprj/o_FF[120]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[120]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2434   1.0500   0.0000   0.7951 &   7.0020 r
  mprj/o_FF[120]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3483   1.0500            2.0458 &   9.0478 r
  mprj/o_q[120] (net)                                    1   0.0080 
  mprj/o_dly[120]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3483   1.0500   0.0000   0.0001 &   9.0479 r
  mprj/o_dly[120]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5602   1.0500            4.7372 &  13.7851 r
  mprj/o_q_dly[120] (net)                                2   0.0149 
  mprj/o_BUF[120]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0852   0.5602   1.0500   0.0329   0.0347 &  13.8198 r
  mprj/o_BUF[120]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8310   1.0500            4.2515 &  18.0713 r
  mprj/io_out[21] (net)                                  1   0.2364 
  mprj/io_out[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.0713 r
  io_out[21] (net) 
  io_out[21] (out)                                                    0.8694   6.8345   1.0500   0.3458   0.4574 &  18.5287 r
  data arrival time                                                                                                 18.5287

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8823 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8823 

  slack (with derating applied) (VIOLATED)                                                              -10.6287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7464 



  Startpoint: mprj/o_FF[7]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[7]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1432 &   6.3501 r
  mprj/o_FF[7]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.5066   1.0500            2.1471 &   8.4972 r
  mprj/o_q[7] (net)                                      2   0.0141 
  mprj/o_dly[7]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.1086   0.5066   1.0500   0.0442   0.0466 &   8.5438 r
  mprj/o_dly[7]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6461   1.0500            4.8178 &  13.3616 r
  mprj/o_q_dly[7] (net)                                  2   0.0182 
  mprj/o_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.0000   0.6461   1.0500   0.0000   0.0003 &  13.3619 r
  mprj/o_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             7.9722   1.0500            4.8756 &  18.2375 r
  mprj/wbs_dat_o[7] (net)                                1   0.2751 
  mprj/wbs_dat_o[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.2375 r
  wbs_dat_o[7] (net) 
  wbs_dat_o[7] (out)                                                  0.2828   7.9806   1.0500   0.1069   0.2710 &  18.5086 r
  data arrival time                                                                                                 18.5086

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.5086
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.6086

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8814 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8814 

  slack (with derating applied) (VIOLATED)                                                              -10.6086 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.7272 



  Startpoint: mprj/o_FF[112]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[112]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2667   1.0500   0.0000   0.6579 &   6.8648 r
  mprj/o_FF[112]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2555   1.0500            1.9821 &   8.8469 r
  mprj/o_q[112] (net)                                    1   0.0043 
  mprj/o_dly[112]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2555   1.0500   0.0000   0.0001 &   8.8469 r
  mprj/o_dly[112]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          1.0500   1.0500            5.0322 &  13.8792 r
  mprj/o_q_dly[112] (net)                                2   0.0334 
  mprj/o_BUF[112]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.5971   1.0500   1.0500   0.2439   0.2570 &  14.1362 r
  mprj/o_BUF[112]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.7074   1.0500            4.2081 &  18.3443 r
  mprj/io_out[13] (net)                                  1   0.2316 
  mprj/io_out[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.3443 r
  io_out[13] (net) 
  io_out[13] (out)                                                    0.0000   6.7126   1.0500   0.0000   0.1114 &  18.4556 r
  data arrival time                                                                                                 18.4556

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8788 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8788 

  slack (with derating applied) (VIOLATED)                                                              -10.5556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6768 



  Startpoint: mprj/o_FF[3]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[3]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1832   1.0500   0.0000   0.1440 &   6.3509 r
  mprj/o_FF[3]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                             0.2606   1.0500            1.9842 &   8.3351 r
  mprj/o_q[3] (net)                                      1   0.0045 
  mprj/o_dly[3]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                   0.0000   0.2606   1.0500   0.0000   0.0001 &   8.3351 r
  mprj/o_dly[3]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                            0.6184   1.0500            4.7635 &  13.0986 r
  mprj/o_q_dly[3] (net)                                  2   0.0171 
  mprj/o_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                    0.1784   0.6184   1.0500   0.0725   0.0764 &  13.1750 r
  mprj/o_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                             8.3670   1.0500            5.0974 &  18.2724 r
  mprj/wbs_dat_o[3] (net)                                1   0.2888 
  mprj/wbs_dat_o[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  18.2724 r
  wbs_dat_o[3] (net) 
  wbs_dat_o[3] (out)                                                  0.0000   8.3758   1.0500   0.0000   0.1692 &  18.4416 r
  data arrival time                                                                                                 18.4416

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4416
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5416

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8782 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8782 

  slack (with derating applied) (VIOLATED)                                                              -10.5416 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6634 



  Startpoint: mprj/o_FF[31]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: wbs_dat_o[31]
               (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2055   1.0500   0.0000   0.3860 &   6.5929 r
  mprj/o_FF[31]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                            0.4750   1.0500            2.1272 &   8.7201 r
  mprj/o_q[31] (net)                                     2   0.0129 
  mprj/o_dly[31]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                  0.0000   0.4750   1.0500   0.0000   0.0002 &   8.7203 r
  mprj/o_dly[31]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                           0.7406   1.0500            4.8740 &  13.5943 r
  mprj/o_q_dly[31] (net)                                 2   0.0218 
  mprj/o_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                   0.0000   0.7406   1.0500   0.0000   0.0004 &  13.5947 r
  mprj/o_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                            7.5740   1.0500            4.6725 &  18.2671 r
  mprj/wbs_dat_o[31] (net)                               1   0.2617 
  mprj/wbs_dat_o[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  18.2671 r
  wbs_dat_o[31] (net) 
  wbs_dat_o[31] (out)                                                 0.0000   7.5803   1.0500   0.0000   0.1336 &  18.4007 r
  data arrival time                                                                                                 18.4007

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.4007
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.5007

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8762 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8762 

  slack (with derating applied) (VIOLATED)                                                              -10.5007 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6245 



  Startpoint: mprj/o_FF[113]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[14] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2709   1.0500   0.0000   0.6852 &   6.8921 r
  mprj/o_FF[113]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.5394   1.0500            2.1697 &   9.0617 r
  mprj/o_q[113] (net)                                    2   0.0154 
  mprj/o_dly[113]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.5394   1.0500   0.0000   0.0002 &   9.0620 r
  mprj/o_dly[113]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6162   1.0500            4.8025 &  13.8645 r
  mprj/o_q_dly[113] (net)                                2   0.0170 
  mprj/o_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6162   1.0500   0.0000   0.0003 &  13.8648 r
  mprj/o_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.1230   1.0500            4.4045 &  18.2693 r
  mprj/io_out[14] (net)                                  1   0.2459 
  mprj/io_out[14] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.2693 r
  io_out[14] (net) 
  io_out[14] (out)                                                    0.0000   7.1289   1.0500   0.0000   0.1240 &  18.3933 r
  data arrival time                                                                                                 18.3933

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4933

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8759 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8759 

  slack (with derating applied) (VIOLATED)                                                              -10.4933 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6174 



  Startpoint: mprj/o_FF[159]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[22] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[159]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2454   1.0500   0.0000   0.7925 &   6.9993 r
  mprj/o_FF[159]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2920   1.0500            2.0069 &   9.0063 r
  mprj/o_q[159] (net)                                    1   0.0058 
  mprj/o_dly[159]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2920   1.0500   0.0000   0.0001 &   9.0063 r
  mprj/o_dly[159]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6243   1.0500            4.7720 &  13.7783 r
  mprj/o_q_dly[159] (net)                                2   0.0174 
  mprj/o_BUF[159]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6243   1.0500   0.0000   0.0003 &  13.7786 r
  mprj/o_BUF[159]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0490   1.0500            4.3637 &  18.1424 r
  mprj/io_oeb[22] (net)                                  1   0.2433 
  mprj/io_oeb[22] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1424 r
  io_oeb[22] (net) 
  io_oeb[22] (out)                                                    0.2899   7.0547   1.0500   0.1096   0.2369 &  18.3792 r
  data arrival time                                                                                                 18.3792

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.3792
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.4792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8752 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8752 

  slack (with derating applied) (VIOLATED)                                                              -10.4792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.6040 



  Startpoint: mprj/o_FF[150]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[13] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2660   1.0500   0.0000   0.6691 &   6.8760 r
  mprj/o_FF[150]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2602   1.0500            1.9853 &   8.8613 r
  mprj/o_q[150] (net)                                    1   0.0045 
  mprj/o_dly[150]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2602   1.0500   0.0000   0.0000 &   8.8614 r
  mprj/o_dly[150]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7832   1.0500            4.8689 &  13.7303 r
  mprj/o_q_dly[150] (net)                                2   0.0234 
  mprj/o_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7832   1.0500   0.0000   0.0005 &  13.7308 r
  mprj/o_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           7.0363   1.0500            4.3695 &  18.1003 r
  mprj/io_oeb[13] (net)                                  1   0.2429 
  mprj/io_oeb[13] (user_proj_example)                                          0.0000   1.0500            0.0000 &  18.1003 r
  io_oeb[13] (net) 
  io_oeb[13] (out)                                                    0.0000   7.0421   1.0500   0.0000   0.1209 &  18.2212 r
  data arrival time                                                                                                 18.2212

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.2212
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.3212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8677 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8677 

  slack (with derating applied) (VIOLATED)                                                              -10.3212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.4535 



  Startpoint: mprj/o_FF[117]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2588   1.0500   0.0000   0.7535 &   6.9604 r
  mprj/o_FF[117]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4037   1.0500            2.0824 &   9.0428 r
  mprj/o_q[117] (net)                                    2   0.0102 
  mprj/o_dly[117]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4037   1.0500   0.0000   0.0001 &   9.0430 r
  mprj/o_dly[117]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8072   1.0500            4.9046 &  13.9476 r
  mprj/o_q_dly[117] (net)                                2   0.0243 
  mprj/o_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8073   1.0500   0.0000   0.0005 &  13.9481 r
  mprj/o_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5593   1.0500            3.5557 &  17.5037 r
  mprj/io_out[18] (net)                                  1   0.1922 
  mprj/io_out[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5037 r
  io_out[18] (net) 
  io_out[18] (out)                                                    1.3871   5.5611   1.0500   0.5664   0.6518 &  18.1556 r
  data arrival time                                                                                                 18.1556

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2556

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8645 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8645 

  slack (with derating applied) (VIOLATED)                                                              -10.2556 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3910 



  Startpoint: mprj/o_FF[114]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[15] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[114]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2711   1.0500   0.0000   0.6891 &   6.8959 r
  mprj/o_FF[114]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2723   1.0500            1.9937 &   8.8897 r
  mprj/o_q[114] (net)                                    1   0.0050 
  mprj/o_dly[114]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2723   1.0500   0.0000   0.0001 &   8.8897 r
  mprj/o_dly[114]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7167   1.0500            4.8298 &  13.7195 r
  mprj/o_q_dly[114] (net)                                2   0.0209 
  mprj/o_BUF[114]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7167   1.0500   0.0000   0.0004 &  13.7199 r
  mprj/o_BUF[114]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8776   1.0500            4.2765 &  17.9964 r
  mprj/io_out[15] (net)                                  1   0.2375 
  mprj/io_out[15] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.9964 r
  io_out[15] (net) 
  io_out[15] (out)                                                    0.0000   6.8831   1.0500   0.0000   0.1155 &  18.1119 r
  data arrival time                                                                                                 18.1119

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.1119
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.2119

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8625 

  slack (with derating applied) (VIOLATED)                                                              -10.2119 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3495 



  Startpoint: mprj/o_FF[148]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[11] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2589   1.0500   0.0000   0.6797 &   6.8865 r
  mprj/o_FF[148]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2742   1.0500            1.9949 &   8.8814 r
  mprj/o_q[148] (net)                                    1   0.0050 
  mprj/o_dly[148]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2742   1.0500   0.0000   0.0000 &   8.8815 r
  mprj/o_dly[148]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6309   1.0500            4.7739 &  13.6553 r
  mprj/o_q_dly[148] (net)                                2   0.0176 
  mprj/o_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6309   1.0500   0.0000   0.0003 &  13.6556 r
  mprj/o_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.5093   1.0500            4.0718 &  17.7274 r
  mprj/io_oeb[11] (net)                                  1   0.2250 
  mprj/io_oeb[11] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.7274 r
  io_oeb[11] (net) 
  io_oeb[11] (out)                                                    0.6355   6.5134   1.0500   0.2486   0.3557 &  18.0831 r
  data arrival time                                                                                                 18.0831

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0831
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1831

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8611 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8611 

  slack (with derating applied) (VIOLATED)                                                              -10.1831 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.3220 



  Startpoint: mprj/o_FF[109]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[10] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2589   1.0500   0.0000   0.6797 &   6.8865 r
  mprj/o_FF[109]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2806   1.0500            1.9993 &   8.8858 r
  mprj/o_q[109] (net)                                    1   0.0053 
  mprj/o_dly[109]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2806   1.0500   0.0000   0.0000 &   8.8859 r
  mprj/o_dly[109]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6025   1.0500            4.7558 &  13.6416 r
  mprj/o_q_dly[109] (net)                                2   0.0165 
  mprj/o_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6025   1.0500   0.0000   0.0003 &  13.6419 r
  mprj/o_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.8451   1.0500            4.2494 &  17.8913 r
  mprj/io_out[10] (net)                                  1   0.2363 
  mprj/io_out[10] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.8913 r
  io_out[10] (net) 
  io_out[10] (out)                                                    0.0000   6.8502   1.0500   0.0000   0.1126 &  18.0038 r
  data arrival time                                                                                                 18.0038

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8573 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8573 

  slack (with derating applied) (VIOLATED)                                                              -10.1038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2465 



  Startpoint: mprj/o_FF[158]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[21] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[158]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2490   1.0500   0.0000   0.7868 &   6.9937 r
  mprj/o_FF[158]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4275   1.0500            2.0975 &   9.0912 r
  mprj/o_q[158] (net)                                    2   0.0111 
  mprj/o_dly[158]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4275   1.0500   0.0000   0.0002 &   9.0913 r
  mprj/o_dly[158]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.5895   1.0500            4.7684 &  13.8597 r
  mprj/o_q_dly[158] (net)                                2   0.0160 
  mprj/o_BUF[158]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1205   0.5895   1.0500   0.0479   0.0505 &  13.9102 r
  mprj/o_BUF[158]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3917   1.0500            3.9963 &  17.9065 r
  mprj/io_oeb[21] (net)                                  1   0.2207 
  mprj/io_oeb[21] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.9065 r
  io_oeb[21] (net) 
  io_oeb[21] (out)                                                    0.0000   6.3956   1.0500   0.0000   0.0955 &  18.0020 r
  data arrival time                                                                                                 18.0020

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -18.0020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.1020

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8572 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8572 

  slack (with derating applied) (VIOLATED)                                                              -10.1020 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.2448 



  Startpoint: mprj/o_FF[153]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2697   1.0500   0.0000   0.7010 &   6.9079 r
  mprj/o_FF[153]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2699   1.0500            1.9921 &   8.9000 r
  mprj/o_q[153] (net)                                    1   0.0049 
  mprj/o_dly[153]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2699   1.0500   0.0000   0.0001 &   8.9000 r
  mprj/o_dly[153]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7993   1.0500            4.8802 &  13.7802 r
  mprj/o_q_dly[153] (net)                                2   0.0240 
  mprj/o_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7993   1.0500   0.0000   0.0005 &  13.7808 r
  mprj/o_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.1719   1.0500            3.8938 &  17.6746 r
  mprj/io_oeb[16] (net)                                  1   0.2132 
  mprj/io_oeb[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.6746 r
  io_oeb[16] (net) 
  io_oeb[16] (out)                                                    0.3650   6.1751   1.0500   0.1379   0.2292 &  17.9038 r
  data arrival time                                                                                                 17.9038

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.9038
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                 -10.0038

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8526 

  slack (with derating applied) (VIOLATED)                                                              -10.0038 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.1512 



  Startpoint: mprj/o_FF[115]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[16] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[115]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2665   1.0500   0.0000   0.7210 &   6.9279 r
  mprj/o_FF[115]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2412   1.0500            1.9722 &   8.9001 r
  mprj/o_q[115] (net)                                    1   0.0037 
  mprj/o_dly[115]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2412   1.0500   0.0000   0.0000 &   8.9002 r
  mprj/o_dly[115]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.8409   1.0500            4.9016 &  13.8017 r
  mprj/o_q_dly[115] (net)                                2   0.0255 
  mprj/o_BUF[115]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.8409   1.0500   0.0000   0.0005 &  13.8022 r
  mprj/o_BUF[115]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.2254   1.0500            3.9206 &  17.7228 r
  mprj/io_out[16] (net)                                  1   0.2148 
  mprj/io_out[16] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.7228 r
  io_out[16] (net) 
  io_out[16] (out)                                                    0.0000   6.2295   1.0500   0.0000   0.0938 &  17.8167 r
  data arrival time                                                                                                 17.8167

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8167
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9167

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8484 

  slack (with derating applied) (VIOLATED)                                                               -9.9167 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0682 



  Startpoint: mprj/o_FF[111]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[12] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[111]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2657   1.0500   0.0000   0.6698 &   6.8767 r
  mprj/o_FF[111]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.3111   1.0500            2.0205 &   8.8972 r
  mprj/o_q[111] (net)                                    1   0.0065 
  mprj/o_dly[111]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.3111   1.0500   0.0000   0.0001 &   8.8973 r
  mprj/o_dly[111]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6826   1.0500            4.8139 &  13.7111 r
  mprj/o_q_dly[111] (net)                                2   0.0196 
  mprj/o_BUF[111]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6826   1.0500   0.0000   0.0004 &  13.7115 r
  mprj/o_BUF[111]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           6.3982   1.0500            4.0048 &  17.7164 r
  mprj/io_out[12] (net)                                  1   0.2208 
  mprj/io_out[12] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.7164 r
  io_out[12] (net) 
  io_out[12] (out)                                                    0.0000   6.4027   1.0500   0.0000   0.0998 &  17.8162 r
  data arrival time                                                                                                 17.8162

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.8162
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.9162

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8484 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8484 

  slack (with derating applied) (VIOLATED)                                                               -9.9162 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0678 



  Startpoint: mprj/o_FF[154]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2658   1.0500   0.0000   0.7248 &   6.9317 r
  mprj/o_FF[154]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2546   1.0500            1.9814 &   8.9131 r
  mprj/o_q[154] (net)                                    1   0.0043 
  mprj/o_dly[154]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2546   1.0500   0.0000   0.0000 &   8.9131 r
  mprj/o_dly[154]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7713   1.0500            4.8608 &  13.7739 r
  mprj/o_q_dly[154] (net)                                2   0.0230 
  mprj/o_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1649   0.7713   1.0500   0.0672   0.0711 &  13.8450 r
  mprj/o_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8171   1.0500            3.6976 &  17.5426 r
  mprj/io_oeb[17] (net)                                  1   0.2011 
  mprj/io_oeb[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5426 r
  io_oeb[17] (net) 
  io_oeb[17] (out)                                                    0.3987   5.8192   1.0500   0.1512   0.2251 &  17.7677 r
  data arrival time                                                                                                 17.7677

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7677
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8677

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8461 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8461 

  slack (with derating applied) (VIOLATED)                                                               -9.8677 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0216 



  Startpoint: mprj/o_FF[157]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2524   1.0500   0.0000   0.7814 &   6.9883 r
  mprj/o_FF[157]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4809   1.0500            2.1318 &   9.1201 r
  mprj/o_q[157] (net)                                    2   0.0131 
  mprj/o_dly[157]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4809   1.0500   0.0000   0.0002 &   9.1203 r
  mprj/o_dly[157]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6006   1.0500            4.7836 &  13.9039 r
  mprj/o_q_dly[157] (net)                                2   0.0164 
  mprj/o_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.1145   0.6006   1.0500   0.0464   0.0490 &  13.9529 r
  mprj/o_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.8984   1.0500            3.7250 &  17.6779 r
  mprj/io_oeb[20] (net)                                  1   0.2038 
  mprj/io_oeb[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.6779 r
  io_oeb[20] (net) 
  io_oeb[20] (out)                                                    0.0000   5.9013   1.0500   0.0000   0.0760 &  17.7540 r
  data arrival time                                                                                                 17.7540

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8540

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8454 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8454 

  slack (with derating applied) (VIOLATED)                                                               -9.8540 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -9.0085 



  Startpoint: mprj/o_FF[156]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[156]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2595   1.0500   0.0000   0.7510 &   6.9579 r
  mprj/o_FF[156]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2399   1.0500            1.9712 &   8.9290 r
  mprj/o_q[156] (net)                                    1   0.0037 
  mprj/o_dly[156]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2399   1.0500   0.0000   0.0000 &   8.9291 r
  mprj/o_dly[156]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6167   1.0500            4.7594 &  13.6884 r
  mprj/o_q_dly[156] (net)                                2   0.0171 
  mprj/o_BUF[156]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6167   1.0500   0.0000   0.0002 &  13.6887 r
  mprj/o_BUF[156]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.5581   1.0500            3.5438 &  17.2325 r
  mprj/io_oeb[19] (net)                                  1   0.1923 
  mprj/io_oeb[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.2325 r
  io_oeb[19] (net) 
  io_oeb[19] (out)                                                    1.0037   5.5598   1.0500   0.4057   0.4817 &  17.7142 r
  data arrival time                                                                                                 17.7142

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.7142
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.8142

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8435 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8435 

  slack (with derating applied) (VIOLATED)                                                               -9.8142 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.9707 



  Startpoint: mprj/o_FF[119]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[20] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2543   1.0500   0.0000   0.7778 &   6.9847 r
  mprj/o_FF[119]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.4415   1.0500            2.1066 &   9.0913 r
  mprj/o_q[119] (net)                                    2   0.0116 
  mprj/o_dly[119]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.4415   1.0500   0.0000   0.0001 &   9.0914 r
  mprj/o_dly[119]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6045   1.0500            4.7805 &  13.8719 r
  mprj/o_q_dly[119] (net)                                2   0.0166 
  mprj/o_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0477   0.6045   1.0500   0.0195   0.0207 &  13.8926 r
  mprj/o_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.7339   1.0500            3.6330 &  17.5256 r
  mprj/io_out[20] (net)                                  1   0.1981 
  mprj/io_out[20] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5256 r
  io_out[20] (net) 
  io_out[20] (out)                                                    0.0000   5.7364   1.0500   0.0000   0.0703 &  17.5959 r
  data arrival time                                                                                                 17.5959

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6959

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8379 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8379 

  slack (with derating applied) (VIOLATED)                                                               -9.6959 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8580 



  Startpoint: mprj/o_FF[116]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[17] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2523   1.0500   0.0000   0.7817 &   6.9886 r
  mprj/o_FF[116]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2624   1.0500            1.9866 &   8.9752 r
  mprj/o_q[116] (net)                                    1   0.0046 
  mprj/o_dly[116]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2624   1.0500   0.0000   0.0000 &   8.9752 r
  mprj/o_dly[116]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7961   1.0500            4.8771 &  13.8524 r
  mprj/o_q_dly[116] (net)                                2   0.0239 
  mprj/o_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.2117   0.7961   1.0500   0.0864   0.0912 &  13.9435 r
  mprj/o_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.6045   1.0500            3.5708 &  17.5143 r
  mprj/io_out[17] (net)                                  1   0.1934 
  mprj/io_out[17] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.5143 r
  io_out[17] (net) 
  io_out[17] (out)                                                    0.0000   5.6072   1.0500   0.0000   0.0717 &  17.5860 r
  data arrival time                                                                                                 17.5860

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.5860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.6860

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8374 

  slack (with derating applied) (VIOLATED)                                                               -9.6860 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.8486 



  Startpoint: mprj/o_FF[118]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_out[19] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2576   1.0500   0.0000   0.7575 &   6.9644 r
  mprj/o_FF[118]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2632   1.0500            1.9872 &   8.9516 r
  mprj/o_q[118] (net)                                    1   0.0046 
  mprj/o_dly[118]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2632   1.0500   0.0000   0.0000 &   8.9517 r
  mprj/o_dly[118]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.7384   1.0500            4.8418 &  13.7935 r
  mprj/o_q_dly[118] (net)                                2   0.0217 
  mprj/o_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.7384   1.0500   0.0000   0.0004 &  13.7938 r
  mprj/o_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0068   1.0500            3.2358 &  17.0296 r
  mprj/io_out[19] (net)                                  1   0.1729 
  mprj/io_out[19] (user_proj_example)                                          0.0000   1.0500            0.0000 &  17.0296 r
  io_out[19] (net) 
  io_out[19] (out)                                                    0.3032   5.0082   1.0500   0.1146   0.1682 &  17.1978 r
  data arrival time                                                                                                 17.1978

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1978
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2978

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8189 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8189 

  slack (with derating applied) (VIOLATED)                                                               -9.2978 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4789 



  Startpoint: mprj/o_FF[155]/CLK
               (internal path startpoint clocked by clk)
  Endpoint: io_oeb[18] (output port clocked by user_clock2)
  Path Group: user_clock2
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                                   0.0000     0.0000
  clock source latency                                                                                    0.0000     0.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &   0.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   1.0500            0.0000 &   0.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)               0.0067   0.2374   1.0500   0.0026   0.1289 &   0.1289 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   1.0500            6.0780 &   6.2069 r
  mprj/clk (net)                                       826   2.9828 
  mprj/o_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2607   1.0500   0.0000   0.7463 &   6.9532 r
  mprj/o_FF[155]/Q (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                           0.2887   1.0500            2.0049 &   8.9581 r
  mprj/o_q[155] (net)                                    1   0.0056 
  mprj/o_dly[155]/I (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                 0.0000   0.2887   1.0500   0.0000   0.0001 &   8.9581 r
  mprj/o_dly[155]/Z (gf180mcu_fd_sc_mcu7t5v0__dlyd_1)                          0.6452   1.0500            4.7856 &  13.7437 r
  mprj/o_q_dly[155] (net)                                2   0.0182 
  mprj/o_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)                  0.0000   0.6452   1.0500   0.0000   0.0003 &  13.7440 r
  mprj/o_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)                           5.0131   1.0500            3.2345 &  16.9785 r
  mprj/io_oeb[18] (net)                                  1   0.1732 
  mprj/io_oeb[18] (user_proj_example)                                          0.0000   1.0500            0.0000 &  16.9785 r
  io_oeb[18] (net) 
  io_oeb[18] (out)                                                    0.3754   5.0143   1.0500   0.1436   0.1958 &  17.1743 r
  data arrival time                                                                                                 17.1743

  clock user_clock2 (rise edge)                                                                          10.0000    10.0000
  clock network delay (propagated)                                                                        0.0000    10.0000
  clock reconvergence pessimism                                                                           0.0000    10.0000
  clock uncertainty                                                                                      -0.1000     9.9000
  output external delay                                                                                  -2.0000     7.9000
  data required time                                                                                                 7.9000
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 7.9000
  data arrival time                                                                                                -17.1743
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -9.2743

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                           -0.0000 
  total derate : arrival time                                                                            -0.8178 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.8178 

  slack (with derating applied) (VIOLATED)                                                               -9.2743 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -8.4565 



  Startpoint: la_data_in[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[140]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[12] (in)                                                         12.6000                     7.1747 &  29.1747 r
  la_data_in[12] (net)                                   2   0.4396 
  mprj/la_data_in[12] (user_proj_example)                                      0.0000   1.0500            0.0000 &  29.1747 r
  mprj/la_data_in[12] (net) 
  mprj/i_BUF[140]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 16.2031  12.6048   1.0500   8.8762   9.4773 &  38.6520 r
  mprj/i_BUF[140]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2873   1.0500           -0.0311 &  38.6209 r
  mprj/buf_i[140] (net)                                  1   0.0036 
  mprj/i_FF[140]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2873   1.0500   0.0000   0.0000 &  38.6209 r
  data arrival time                                                                                                 38.6209

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[140]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2897   0.9500   0.0000   0.7279 &  36.3388 r
  clock reconvergence pessimism                                                                           0.0000    36.3388
  clock uncertainty                                                                                      -0.1000    36.2388
  library setup time                                                                    1.0000           -0.1507    36.0882
  data required time                                                                                                36.0882
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0882
  data arrival time                                                                                                -38.6209
  ----------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                  -2.5328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3339 
  total derate : arrival time                                                                            -0.4529 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.7868 

  slack (with derating applied) (VIOLATED)                                                               -2.5328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (VIOLATED)                                                                    -1.7460 



  Startpoint: la_data_in[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[128]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[0] (in)                                                          11.4172                     6.4819 &  28.4819 r
  la_data_in[0] (net)                                    2   0.3975 
  mprj/la_data_in[0] (user_proj_example)                                       0.0000   1.0500            0.0000 &  28.4819 r
  mprj/la_data_in[0] (net) 
  mprj/i_BUF[128]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 13.9121  11.4229   1.0500   6.3611   6.8476 &  35.3295 r
  mprj/i_BUF[128]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2819   1.0500            0.0317 &  35.3612 r
  mprj/buf_i[128] (net)                                  1   0.0063 
  mprj/i_FF[128]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2819   1.0500   0.0000   0.0001 &  35.3613 r
  data arrival time                                                                                                 35.3613

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[128]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2592   0.9500   0.0000   0.5213 &  36.1322 r
  clock reconvergence pessimism                                                                           0.0000    36.1322
  clock uncertainty                                                                                      -0.1000    36.0322
  library setup time                                                                    1.0000           -0.1500    35.8822
  data required time                                                                                                35.8822
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8822
  data arrival time                                                                                                -35.3613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.5209

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3230 
  total derate : arrival time                                                                            -0.3276 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6506 

  slack (with derating applied) (MET)                                                                     0.5209 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          1.1714 



  Startpoint: la_oenb[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[68]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[4] (in)                                                             10.5469                     5.9882 &  27.9882 r
  la_oenb[4] (net)                                       2   0.3671 
  mprj/la_oenb[4] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.9882 r
  mprj/la_oenb[4] (net) 
  mprj/i_BUF[68]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  13.1409  10.5521   1.0500   6.0177   6.4677 &  34.4559 r
  mprj/i_BUF[68]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2660   1.0500            0.0673 &  34.5232 r
  mprj/buf_i[68] (net)                                   1   0.0051 
  mprj/i_FF[68]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0158   0.2660   1.0500   0.0060   0.0063 &  34.5295 r
  data arrival time                                                                                                 34.5295

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[68]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2784   0.9500   0.0000   0.6529 &  36.2638 r
  clock reconvergence pessimism                                                                           0.0000    36.2638
  clock uncertainty                                                                                      -0.1000    36.1638
  library setup time                                                                    1.0000           -0.1487    36.0151
  data required time                                                                                                36.0151
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0151
  data arrival time                                                                                                -34.5295
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.4856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3299 
  total derate : arrival time                                                                            -0.3115 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6414 

  slack (with derating applied) (MET)                                                                     1.4856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.1270 



  Startpoint: wbs_dat_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[7]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[7] (in)                                                           10.1795                     5.7191 &  27.7191 r
  wbs_dat_i[7] (net)                                     2   0.3520 
  mprj/wbs_dat_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.7191 r
  mprj/wbs_dat_i[7] (net) 
  mprj/i_BUF[7]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   11.5577  10.1914   1.0500   5.3776   5.8538 &  33.5729 r
  mprj/i_BUF[7]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.3038   1.0500            0.1295 &  33.7024 r
  mprj/buf_i[7] (net)                                    2   0.0173 
  mprj/i_FF[7]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0254   0.3038   1.0500   0.0098   0.0106 &  33.7130 r
  data arrival time                                                                                                 33.7130

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[7]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1514    35.3853
  data required time                                                                                                35.3853
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3853
  data arrival time                                                                                                -33.7130
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.6723

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.2854 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5823 

  slack (with derating applied) (MET)                                                                     1.6723 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.2546 



  Startpoint: io_in[10] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[202]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[10] (in)                                                              11.2620                     6.4120 &  28.4120 r
  io_in[10] (net)                                        2   0.3927 
  mprj/io_in[10] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.4120 r
  mprj/io_in[10] (net) 
  mprj/i_BUF[202]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 12.1770  11.2664   1.0500   5.2119   5.6156 &  34.0276 r
  mprj/i_BUF[202]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3514   1.0500            0.1165 &  34.1441 r
  mprj/buf_i[202] (net)                                  2   0.0292 
  mprj/i_FF[202]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3514   1.0500   0.0000   0.0008 &  34.1449 r
  data arrival time                                                                                                 34.1449

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[202]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2660   0.9500   0.0000   0.6054 &  36.2163 r
  clock reconvergence pessimism                                                                           0.0000    36.2163
  clock uncertainty                                                                                      -0.1000    36.1163
  library setup time                                                                    1.0000           -0.1563    35.9600
  data required time                                                                                                35.9600
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9600
  data arrival time                                                                                                -34.1449
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        1.8151

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3274 
  total derate : arrival time                                                                            -0.2730 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6004 

  slack (with derating applied) (MET)                                                                     1.8151 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          2.4155 



  Startpoint: la_oenb[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[71]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[7] (in)                                                              9.6195                     5.4678 &  27.4678 r
  la_oenb[7] (net)                                       2   0.3349 
  mprj/la_oenb[7] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.4678 r
  mprj/la_oenb[7] (net) 
  mprj/i_BUF[71]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.9656   9.6234   1.0500   5.5534   5.9559 &  33.4238 r
  mprj/i_BUF[71]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2487   1.0500            0.1050 &  33.5288 r
  mprj/buf_i[71] (net)                                   1   0.0037 
  mprj/i_FF[71]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2487   1.0500   0.0000   0.0000 &  33.5288 r
  data arrival time                                                                                                 33.5288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[71]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2847   0.9500   0.0000   0.6848 &  36.2957 r
  clock reconvergence pessimism                                                                           0.0000    36.2957
  clock uncertainty                                                                                      -0.1000    36.1957
  library setup time                                                                    1.0000           -0.1472    36.0485
  data required time                                                                                                36.0485
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0485
  data arrival time                                                                                                -33.5288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        2.5197

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3316 
  total derate : arrival time                                                                            -0.2886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6202 

  slack (with derating applied) (MET)                                                                     2.5197 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.1399 



  Startpoint: la_oenb[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[64]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[0] (in)                                                             10.2993                     5.8504 &  27.8504 r
  la_oenb[0] (net)                                       2   0.3585 
  mprj/la_oenb[0] (user_proj_example)                                          0.0000   1.0500            0.0000 &  27.8504 r
  mprj/la_oenb[0] (net) 
  mprj/i_BUF[64]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.3891  10.3040   1.0500   4.4918   4.8621 &  32.7124 r
  mprj/i_BUF[64]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2584   1.0500            0.0742 &  32.7867 r
  mprj/buf_i[64] (net)                                   1   0.0040 
  mprj/i_FF[64]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2584   1.0500   0.0000   0.0000 &  32.7867 r
  data arrival time                                                                                                 32.7867

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[64]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2778   0.9500   0.0000   0.6543 &  36.2652 r
  clock reconvergence pessimism                                                                           0.0000    36.2652
  clock uncertainty                                                                                      -0.1000    36.1652
  library setup time                                                                    1.0000           -0.1480    36.0172
  data required time                                                                                                36.0172
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0172
  data arrival time                                                                                                -32.7867
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.2305

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3300 
  total derate : arrival time                                                                            -0.2351 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5650 

  slack (with derating applied) (MET)                                                                     3.2305 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.7955 



  Startpoint: la_data_in[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[150]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[22] (in)                                                          8.7808                     4.9980 &  26.9980 r
  la_data_in[22] (net)                                   2   0.3058 
  mprj/la_data_in[22] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.9980 r
  mprj/la_data_in[22] (net) 
  mprj/i_BUF[150]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 11.1950   8.7837   1.0500   5.3170   5.6854 &  32.6834 r
  mprj/i_BUF[150]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2418   1.0500            0.1485 &  32.8319 r
  mprj/buf_i[150] (net)                                  1   0.0049 
  mprj/i_FF[150]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0108   0.2418   1.0500   0.0041   0.0043 &  32.8363 r
  data arrival time                                                                                                 32.8363

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[150]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   0.9500   0.0000   0.8631 &  36.4741 r
  clock reconvergence pessimism                                                                           0.0000    36.4741
  clock uncertainty                                                                                      -0.1000    36.3741
  library setup time                                                                    1.0000           -0.1466    36.2274
  data required time                                                                                                36.2274
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2274
  data arrival time                                                                                                -32.8363
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.3912

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.2780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6190 

  slack (with derating applied) (MET)                                                                     3.3912 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.0102 



  Startpoint: io_in[24] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[216]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[24] (in)                                                              10.7000                     6.0549 &  28.0549 r
  io_in[24] (net)                                        2   0.3717 
  mprj/io_in[24] (user_proj_example)                                           0.0000   1.0500            0.0000 &  28.0549 r
  mprj/io_in[24] (net) 
  mprj/i_BUF[216]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.8082  10.7062   1.0500   4.0164   4.3938 &  32.4487 r
  mprj/i_BUF[216]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3596   1.0500            0.1578 &  32.6065 r
  mprj/buf_i[216] (net)                                  2   0.0348 
  mprj/i_FF[216]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0759   0.3596   1.0500   0.0308   0.0333 &  32.6398 r
  data arrival time                                                                                                 32.6398

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[216]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2799   0.9500   0.0000   0.7271 &  36.3380 r
  clock reconvergence pessimism                                                                           0.0000    36.3380
  clock uncertainty                                                                                      -0.1000    36.2380
  library setup time                                                                    1.0000           -0.1571    36.0809
  data required time                                                                                                36.0809
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0809
  data arrival time                                                                                                -32.6398
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.4411

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3338 
  total derate : arrival time                                                                            -0.2183 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5521 

  slack (with derating applied) (MET)                                                                     3.4411 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          3.9932 



  Startpoint: la_oenb[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[84]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[20] (in)                                                             8.7001                     4.9534 &  26.9534 r
  la_oenb[20] (net)                                      2   0.3031 
  mprj/la_oenb[20] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9534 r
  mprj/la_oenb[20] (net) 
  mprj/i_BUF[84]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  11.0290   8.7028   1.0500   5.2251   5.5862 &  32.5396 r
  mprj/i_BUF[84]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2420   1.0500            0.1536 &  32.6932 r
  mprj/buf_i[84] (net)                                   1   0.0052 
  mprj/i_FF[84]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2420   1.0500   0.0000   0.0000 &  32.6933 r
  data arrival time                                                                                                 32.6933

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[84]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2951   0.9500   0.0000   0.8275 &  36.4384 r
  clock reconvergence pessimism                                                                           0.0000    36.4384
  clock uncertainty                                                                                      -0.1000    36.3384
  library setup time                                                                    1.0000           -0.1466    36.1918
  data required time                                                                                                36.1918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1918
  data arrival time                                                                                                -32.6933
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.4985

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3391 
  total derate : arrival time                                                                            -0.2733 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.6124 

  slack (with derating applied) (MET)                                                                     3.4985 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1109 



  Startpoint: la_data_in[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[136]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[8] (in)                                                           9.5157                     5.4113 &  27.4113 r
  la_data_in[8] (net)                                    2   0.3314 
  mprj/la_data_in[8] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.4113 r
  mprj/la_data_in[8] (net) 
  mprj/i_BUF[136]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                 10.5234   9.5193   1.0500   4.6648   5.0202 &  32.4315 r
  mprj/i_BUF[136]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2515   1.0500            0.1143 &  32.5458 r
  mprj/buf_i[136] (net)                                  1   0.0049 
  mprj/i_FF[136]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2515   1.0500   0.0000   0.0000 &  32.5459 r
  data arrival time                                                                                                 32.5459

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[136]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2870   0.9500   0.0000   0.7041 &  36.3150 r
  clock reconvergence pessimism                                                                           0.0000    36.3150
  clock uncertainty                                                                                      -0.1000    36.2150
  library setup time                                                                    1.0000           -0.1474    36.0676
  data required time                                                                                                36.0676
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0676
  data arrival time                                                                                                -32.5459
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5217

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3326 
  total derate : arrival time                                                                            -0.2445 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5771 

  slack (with derating applied) (MET)                                                                     3.5217 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.0989 



  Startpoint: la_oenb[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[75]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[11] (in)                                                             9.1358                     5.1945 &  27.1945 r
  la_oenb[11] (net)                                      2   0.3181 
  mprj/la_oenb[11] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1945 r
  mprj/la_oenb[11] (net) 
  mprj/i_BUF[75]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  10.8802   9.1392   1.0500   4.8876   5.2463 &  32.4407 r
  mprj/i_BUF[75]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2401   1.0500            0.1252 &  32.5659 r
  mprj/buf_i[75] (net)                                   1   0.0031 
  mprj/i_FF[75]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2401   1.0500   0.0000   0.0000 &  32.5659 r
  data arrival time                                                                                                 32.5659

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[75]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2931   0.9500   0.0000   0.7605 &  36.3714 r
  clock reconvergence pessimism                                                                           0.0000    36.3714
  clock uncertainty                                                                                      -0.1000    36.2714
  library setup time                                                                    1.0000           -0.1465    36.1249
  data required time                                                                                                36.1249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1249
  data arrival time                                                                                                -32.5659
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.5590

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3356 
  total derate : arrival time                                                                            -0.2558 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5914 

  slack (with derating applied) (MET)                                                                     3.5590 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.1504 



  Startpoint: io_in[30] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[222]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[30] (in)                                                              10.2797                     5.7761 &  27.7761 r
  io_in[30] (net)                                        2   0.3555 
  mprj/io_in[30] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.7761 r
  mprj/io_in[30] (net) 
  mprj/i_BUF[222]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.5603  10.2912   1.0500   3.9981   4.4056 &  32.1817 r
  mprj/i_BUF[222]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3207   1.0500            0.1412 &  32.3230 r
  mprj/buf_i[222] (net)                                  2   0.0229 
  mprj/i_FF[222]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3207   1.0500   0.0000   0.0005 &  32.3235 r
  data arrival time                                                                                                 32.3235

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[222]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7487 &  36.3596 r
  clock reconvergence pessimism                                                                           0.0000    36.3596
  clock uncertainty                                                                                      -0.1000    36.2596
  library setup time                                                                    1.0000           -0.1536    36.1060
  data required time                                                                                                36.1060
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1060
  data arrival time                                                                                                -32.3235
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        3.7826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3349 
  total derate : arrival time                                                                            -0.2165 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5515 

  slack (with derating applied) (MET)                                                                     3.7826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.3340 



  Startpoint: la_data_in[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[154]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[26] (in)                                                          9.2916                     5.2893 &  27.2893 r
  la_data_in[26] (net)                                   2   0.3237 
  mprj/la_data_in[26] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2893 r
  mprj/la_data_in[26] (net) 
  mprj/i_BUF[154]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.8654   9.2948   1.0500   4.3399   4.6705 &  31.9598 r
  mprj/i_BUF[154]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3036   1.0500            0.1821 &  32.1419 r
  mprj/buf_i[154] (net)                                  2   0.0215 
  mprj/i_FF[154]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1761   0.3036   1.0500   0.0696   0.0734 &  32.2153 r
  data arrival time                                                                                                 32.2153

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[154]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2842   0.9500   0.0000   0.8998 &  36.5107 r
  clock reconvergence pessimism                                                                           0.0000    36.5107
  clock uncertainty                                                                                      -0.1000    36.4107
  library setup time                                                                    1.0000           -0.1521    36.2586
  data required time                                                                                                36.2586
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2586
  data arrival time                                                                                                -32.2153
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.0433

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3429 
  total derate : arrival time                                                                            -0.2346 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5775 

  slack (with derating applied) (MET)                                                                     4.0433 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.6208 



  Startpoint: io_in[15] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[207]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[15] (in)                                                               9.7058                     5.5168 &  27.5168 r
  io_in[15] (net)                                        2   0.3379 
  mprj/io_in[15] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.5168 r
  mprj/io_in[15] (net) 
  mprj/i_BUF[207]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.8657   9.7092   1.0500   3.6569   3.9690 &  31.4858 r
  mprj/i_BUF[207]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3237   1.0500            0.1783 &  31.6641 r
  mprj/buf_i[207] (net)                                  2   0.0267 
  mprj/i_FF[207]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3237   1.0500   0.0000   0.0006 &  31.6647 r
  data arrival time                                                                                                 31.6647

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[207]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2654   0.9500   0.0000   0.6574 &  36.2684 r
  clock reconvergence pessimism                                                                           0.0000    36.2684
  clock uncertainty                                                                                      -0.1000    36.1684
  library setup time                                                                    1.0000           -0.1538    36.0146
  data required time                                                                                                36.0146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0146
  data arrival time                                                                                                -31.6647
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3499

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3301 
  total derate : arrival time                                                                            -0.1975 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5277 

  slack (with derating applied) (MET)                                                                     4.3499 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8775 



  Startpoint: la_data_in[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[131]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[3] (in)                                                           9.8111                     5.5769 &  27.5769 r
  la_data_in[3] (net)                                    2   0.3416 
  mprj/la_data_in[3] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.5769 r
  mprj/la_data_in[3] (net) 
  mprj/i_BUF[131]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.7910   9.8151   1.0500   3.6344   3.9480 &  31.5249 r
  mprj/i_BUF[131]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2743   1.0500            0.1209 &  31.6458 r
  mprj/buf_i[131] (net)                                  2   0.0100 
  mprj/i_FF[131]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0182   0.2743   1.0500   0.0069   0.0073 &  31.6531 r
  data arrival time                                                                                                 31.6531

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[131]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2782   0.9500   0.0000   0.6534 &  36.2643 r
  clock reconvergence pessimism                                                                           0.0000    36.2643
  clock uncertainty                                                                                      -0.1000    36.1643
  library setup time                                                                    1.0000           -0.1494    36.0149
  data required time                                                                                                36.0149
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0149
  data arrival time                                                                                                -31.6531
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3299 
  total derate : arrival time                                                                            -0.1941 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5240 

  slack (with derating applied) (MET)                                                                     4.3617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.8858 



  Startpoint: la_oenb[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[86]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[22] (in)                                                             9.3102                     5.2871 &  27.2871 r
  la_oenb[22] (net)                                      2   0.3239 
  mprj/la_oenb[22] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.2871 r
  mprj/la_oenb[22] (net) 
  mprj/i_BUF[86]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.4438   9.3143   1.0500   4.0910   4.4206 &  31.7077 r
  mprj/i_BUF[86]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2465   1.0500            0.1214 &  31.8290 r
  mprj/buf_i[86] (net)                                   1   0.0042 
  mprj/i_FF[86]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2465   1.0500   0.0000   0.0000 &  31.8291 r
  data arrival time                                                                                                 31.8291

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[86]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2934   0.9500   0.0000   0.8648 &  36.4757 r
  clock reconvergence pessimism                                                                           0.0000    36.4757
  clock uncertainty                                                                                      -0.1000    36.3757
  library setup time                                                                    1.0000           -0.1470    36.2287
  data required time                                                                                                36.2287
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2287
  data arrival time                                                                                                -31.8291
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.3996

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3411 
  total derate : arrival time                                                                            -0.2163 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5573 

  slack (with derating applied) (MET)                                                                     4.3996 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9569 



  Startpoint: la_oenb[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[100]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[36] (in)                                                             9.3579                     5.3057 &  27.3057 r
  la_oenb[36] (net)                                      2   0.3253 
  mprj/la_oenb[36] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.3057 r
  mprj/la_oenb[36] (net) 
  mprj/i_BUF[100]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.3430   9.3626   1.0500   4.0249   4.3615 &  31.6672 r
  mprj/i_BUF[100]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2460   1.0500            0.1179 &  31.7851 r
  mprj/buf_i[100] (net)                                  1   0.0039 
  mprj/i_FF[100]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2460   1.0500   0.0000   0.0001 &  31.7852 r
  data arrival time                                                                                                 31.7852

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[100]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2910   0.9500   0.0000   0.8606 &  36.4716 r
  clock reconvergence pessimism                                                                           0.0000    36.4716
  clock uncertainty                                                                                      -0.1000    36.3716
  library setup time                                                                    1.0000           -0.1470    36.2246
  data required time                                                                                                36.2246
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2246
  data arrival time                                                                                                -31.7852
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4394

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3408 
  total derate : arrival time                                                                            -0.2133 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5541 

  slack (with derating applied) (MET)                                                                     4.4394 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          4.9935 



  Startpoint: la_oenb[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[77]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[13] (in)                                                             8.8629                     5.0395 &  27.0395 r
  la_oenb[13] (net)                                      2   0.3085 
  mprj/la_oenb[13] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.0395 r
  mprj/la_oenb[13] (net) 
  mprj/i_BUF[77]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.5287   8.8662   1.0500   4.1548   4.4728 &  31.5123 r
  mprj/i_BUF[77]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2696   1.0500            0.1728 &  31.6852 r
  mprj/buf_i[77] (net)                                   2   0.0123 
  mprj/i_FF[77]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2696   1.0500   0.0000   0.0002 &  31.6853 r
  data arrival time                                                                                                 31.6853

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[77]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   0.9500   0.0000   0.7794 &  36.3903 r
  clock reconvergence pessimism                                                                           0.0000    36.3903
  clock uncertainty                                                                                      -0.1000    36.2903
  library setup time                                                                    1.0000           -0.1491    36.1412
  data required time                                                                                                36.1412
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1412
  data arrival time                                                                                                -31.6853
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.4559

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3366 
  total derate : arrival time                                                                            -0.2212 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5578 

  slack (with derating applied) (MET)                                                                     4.4559 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0137 



  Startpoint: la_oenb[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[101]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[37] (in)                                                             9.0716                     5.1372 &  27.1372 r
  la_oenb[37] (net)                                      2   0.3150 
  mprj/la_oenb[37] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1372 r
  mprj/la_oenb[37] (net) 
  mprj/i_BUF[101]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.3891   9.0767   1.0500   4.0729   4.4127 &  31.5499 r
  mprj/i_BUF[101]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2676   1.0500            0.1581 &  31.7080 r
  mprj/buf_i[101] (net)                                  2   0.0109 
  mprj/i_FF[101]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0111   0.2676   1.0500   0.0042   0.0045 &  31.7125 r
  data arrival time                                                                                                 31.7125

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[101]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2912   0.9500   0.0000   0.8600 &  36.4709 r
  clock reconvergence pessimism                                                                           0.0000    36.4709
  clock uncertainty                                                                                      -0.1000    36.3709
  library setup time                                                                    1.0000           -0.1489    36.2220
  data required time                                                                                                36.2220
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2220
  data arrival time                                                                                                -31.7125
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.5095

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3408 
  total derate : arrival time                                                                            -0.2179 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5587 

  slack (with derating applied) (MET)                                                                     4.5095 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.0681 



  Startpoint: la_oenb[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[89]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[25] (in)                                                             8.8134                     5.0130 &  27.0130 r
  la_oenb[25] (net)                                      2   0.3069 
  mprj/la_oenb[25] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.0130 r
  mprj/la_oenb[25] (net) 
  mprj/i_BUF[89]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.3235   8.8166   1.0500   4.0966   4.4099 &  31.4229 r
  mprj/i_BUF[89]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2872   1.0500            0.1937 &  31.6166 r
  mprj/buf_i[89] (net)                                   2   0.0181 
  mprj/i_FF[89]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0768   0.2872   1.0500   0.0306   0.0324 &  31.6490 r
  data arrival time                                                                                                 31.6490

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[89]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2861   0.9500   0.0000   0.8960 &  36.5069 r
  clock reconvergence pessimism                                                                           0.0000    36.5069
  clock uncertainty                                                                                      -0.1000    36.4069
  library setup time                                                                    1.0000           -0.1506    36.2563
  data required time                                                                                                36.2563
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2563
  data arrival time                                                                                                -31.6490
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6073

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3427 
  total derate : arrival time                                                                            -0.2208 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5635 

  slack (with derating applied) (MET)                                                                     4.6073 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1707 



  Startpoint: la_oenb[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[99]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[35] (in)                                                             9.2212                     5.2305 &  27.2305 r
  la_oenb[35] (net)                                      2   0.3206 
  mprj/la_oenb[35] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.2305 r
  mprj/la_oenb[35] (net) 
  mprj/i_BUF[99]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.0930   9.2256   1.0500   3.8999   4.2245 &  31.4550 r
  mprj/i_BUF[99]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2539   1.0500            0.1347 &  31.5897 r
  mprj/buf_i[99] (net)                                   1   0.0066 
  mprj/i_FF[99]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0378   0.2539   1.0500   0.0151   0.0160 &  31.6056 r
  data arrival time                                                                                                 31.6056

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[99]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2934   0.9500   0.0000   0.8600 &  36.4709 r
  clock reconvergence pessimism                                                                           0.0000    36.4709
  clock uncertainty                                                                                      -0.1000    36.3709
  library setup time                                                                    1.0000           -0.1477    36.2232
  data required time                                                                                                36.2232
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2232
  data arrival time                                                                                                -31.6056
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6176

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3408 
  total derate : arrival time                                                                            -0.2083 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5492 

  slack (with derating applied) (MET)                                                                     4.6176 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1668 



  Startpoint: la_data_in[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[141]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[13] (in)                                                          9.1452                     5.2035 &  27.2035 r
  la_data_in[13] (net)                                   2   0.3185 
  mprj/la_data_in[13] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.2035 r
  mprj/la_data_in[13] (net) 
  mprj/i_BUF[141]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.1504   9.1484   1.0500   3.8843   4.1909 &  31.3944 r
  mprj/i_BUF[141]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2407   1.0500            0.1253 &  31.5197 r
  mprj/buf_i[141] (net)                                  1   0.0032 
  mprj/i_FF[141]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2407   1.0500   0.0000   0.0000 &  31.5197 r
  data arrival time                                                                                                 31.5197

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[141]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   0.9500   0.0000   0.7792 &  36.3902 r
  clock reconvergence pessimism                                                                           0.0000    36.3902
  clock uncertainty                                                                                      -0.1000    36.2902
  library setup time                                                                    1.0000           -0.1465    36.1436
  data required time                                                                                                36.1436
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1436
  data arrival time                                                                                                -31.5197
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6239

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3366 
  total derate : arrival time                                                                            -0.2055 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5421 

  slack (with derating applied) (MET)                                                                     4.6239 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1660 



  Startpoint: la_oenb[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[85]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[21] (in)                                                             8.5581                     4.8691 &  26.8691 r
  la_oenb[21] (net)                                      2   0.2980 
  mprj/la_oenb[21] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8691 r
  mprj/la_oenb[21] (net) 
  mprj/i_BUF[85]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   9.4708   8.5610   1.0500   4.2215   4.5337 &  31.4028 r
  mprj/i_BUF[85]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2393   1.0500            0.1593 &  31.5621 r
  mprj/buf_i[85] (net)                                   1   0.0050 
  mprj/i_FF[85]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0103   0.2393   1.0500   0.0039   0.0041 &  31.5662 r
  data arrival time                                                                                                 31.5662

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[85]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2933   0.9500   0.0000   0.8632 &  36.4742 r
  clock reconvergence pessimism                                                                           0.0000    36.4742
  clock uncertainty                                                                                      -0.1000    36.3742
  library setup time                                                                    1.0000           -0.1464    36.2278
  data required time                                                                                                36.2278
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2278
  data arrival time                                                                                                -31.5662
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6616

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.2237 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5646 

  slack (with derating applied) (MET)                                                                     4.6616 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.2262 



  Startpoint: wbs_adr_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[33]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[1] (in)                                                           10.0713                     5.6526 &  27.6526 r
  wbs_adr_i[1] (net)                                     2   0.3480 
  mprj/wbs_adr_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.6526 r
  mprj/wbs_adr_i[1] (net) 
  mprj/i_BUF[33]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.9818  10.0842   1.0500   2.6909   3.0438 &  30.6964 r
  mprj/i_BUF[33]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2692   1.0500            0.0991 &  30.7955 r
  mprj/buf_i[33] (net)                                   1   0.0077 
  mprj/i_FF[33]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0725   0.2692   1.0500   0.0295   0.0311 &  30.8266 r
  data arrival time                                                                                                 30.8266

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[33]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1833   0.9500   0.0000   0.1258 &  35.7367 r
  clock reconvergence pessimism                                                                           0.0000    35.7367
  clock uncertainty                                                                                      -0.1000    35.6367
  library setup time                                                                    1.0000           -0.1484    35.4883
  data required time                                                                                                35.4883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4883
  data arrival time                                                                                                -30.8266
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.6617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3022 
  total derate : arrival time                                                                            -0.1511 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4533 

  slack (with derating applied) (MET)                                                                     4.6617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.1150 



  Startpoint: la_data_in[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[149]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[21] (in)                                                          8.5063                     4.8454 &  26.8454 r
  la_data_in[21] (net)                                   2   0.2964 
  mprj/la_data_in[21] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8454 r
  mprj/la_data_in[21] (net) 
  mprj/i_BUF[149]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  9.3328   8.5087   1.0500   4.1489   4.4518 &  31.2971 r
  mprj/i_BUF[149]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2433   1.0500            0.1666 &  31.4638 r
  mprj/buf_i[149] (net)                                  1   0.0063 
  mprj/i_FF[149]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2433   1.0500   0.0000   0.0001 &  31.4638 r
  data arrival time                                                                                                 31.4638

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[149]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2943   0.9500   0.0000   0.8400 &  36.4509 r
  clock reconvergence pessimism                                                                           0.0000    36.4509
  clock uncertainty                                                                                      -0.1000    36.3509
  library setup time                                                                    1.0000           -0.1468    36.2042
  data required time                                                                                                36.2042
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2042
  data arrival time                                                                                                -31.4638
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.7403

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3398 
  total derate : arrival time                                                                            -0.2199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5597 

  slack (with derating applied) (MET)                                                                     4.7403 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3000 



  Startpoint: la_data_in[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[152]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[24] (in)                                                          8.8435                     5.0309 &  27.0309 r
  la_data_in[24] (net)                                   2   0.3079 
  mprj/la_data_in[24] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0309 r
  mprj/la_data_in[24] (net) 
  mprj/i_BUF[152]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.9359   8.8466   1.0500   3.8659   4.1671 &  31.1980 r
  mprj/i_BUF[152]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2743   1.0500            0.1791 &  31.3770 r
  mprj/buf_i[152] (net)                                  2   0.0136 
  mprj/i_FF[152]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1090   0.2743   1.0500   0.0422   0.0444 &  31.4215 r
  data arrival time                                                                                                 31.4215

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[152]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2922   0.9500   0.0000   0.8761 &  36.4870 r
  clock reconvergence pessimism                                                                           0.0000    36.4870
  clock uncertainty                                                                                      -0.1000    36.3870
  library setup time                                                                    1.0000           -0.1495    36.2375
  data required time                                                                                                36.2375
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2375
  data arrival time                                                                                                -31.4215
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8160

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3417 
  total derate : arrival time                                                                            -0.2091 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5507 

  slack (with derating applied) (MET)                                                                     4.8160 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3668 



  Startpoint: la_data_in[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[144]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[16] (in)                                                          8.9944                     5.1151 &  27.1151 r
  la_data_in[16] (net)                                   2   0.3132 
  mprj/la_data_in[16] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.1151 r
  mprj/la_data_in[16] (net) 
  mprj/i_BUF[144]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.8394   8.9978   1.0500   3.7689   4.0704 &  31.1855 r
  mprj/i_BUF[144]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2463   1.0500            0.1403 &  31.3258 r
  mprj/buf_i[144] (net)                                  1   0.0053 
  mprj/i_FF[144]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0350   0.2463   1.0500   0.0140   0.0147 &  31.3406 r
  data arrival time                                                                                                 31.3406

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[144]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2946   0.9500   0.0000   0.8360 &  36.4469 r
  clock reconvergence pessimism                                                                           0.0000    36.4469
  clock uncertainty                                                                                      -0.1000    36.3469
  library setup time                                                                    1.0000           -0.1470    36.1999
  data required time                                                                                                36.1999
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1999
  data arrival time                                                                                                -31.3406
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8593

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3395 
  total derate : arrival time                                                                            -0.2012 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5408 

  slack (with derating applied) (MET)                                                                     4.8593 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4001 



  Startpoint: wbs_adr_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[42]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[10] (in)                                                           9.6691                     5.4365 &  27.4365 r
  wbs_adr_i[10] (net)                                    2   0.3344 
  mprj/wbs_adr_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.4365 r
  mprj/wbs_adr_i[10] (net) 
  mprj/i_BUF[42]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.0069   9.6798   1.0500   2.8679   3.2038 &  30.6402 r
  mprj/i_BUF[42]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2518   1.0500            0.1049 &  30.7451 r
  mprj/buf_i[42] (net)                                   1   0.0044 
  mprj/i_FF[42]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2518   1.0500   0.0000   0.0000 &  30.7452 r
  data arrival time                                                                                                 30.7452

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[42]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1851   0.9500   0.0000   0.2545 &  35.8654 r
  clock reconvergence pessimism                                                                           0.0000    35.8654
  clock uncertainty                                                                                      -0.1000    35.7654
  library setup time                                                                    1.0000           -0.1469    35.6185
  data required time                                                                                                35.6185
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6185
  data arrival time                                                                                                -30.7452
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8733

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3089 
  total derate : arrival time                                                                            -0.1576 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4665 

  slack (with derating applied) (MET)                                                                     4.8733 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3398 



  Startpoint: wbs_dat_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[31]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[31] (in)                                                           9.4906                     5.3653 &  27.3653 r
  wbs_dat_i[31] (net)                                    2   0.3293 
  mprj/wbs_dat_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.3653 r
  mprj/wbs_dat_i[31] (net) 
  mprj/i_BUF[31]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.6124   9.4969   1.0500   3.1253   3.4342 &  30.7995 r
  mprj/i_BUF[31]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2488   1.0500            0.1128 &  30.9122 r
  mprj/buf_i[31] (net)                                   1   0.0042 
  mprj/i_FF[31]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2488   1.0500   0.0000   0.0000 &  30.9123 r
  data arrival time                                                                                                 30.9123

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[31]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2429   0.9500   0.0000   0.4373 &  36.0482 r
  clock reconvergence pessimism                                                                           0.0000    36.0482
  clock uncertainty                                                                                      -0.1000    35.9482
  library setup time                                                                    1.0000           -0.1469    35.8013
  data required time                                                                                                35.8013
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8013
  data arrival time                                                                                                -30.9123
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8890

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3186 
  total derate : arrival time                                                                            -0.1689 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4875 

  slack (with derating applied) (MET)                                                                     4.8890 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.3765 



  Startpoint: la_oenb[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[105]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[41] (in)                                                             9.1234                     5.1709 &  27.1709 r
  la_oenb[41] (net)                                      2   0.3170 
  mprj/la_oenb[41] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.1709 r
  mprj/la_oenb[41] (net) 
  mprj/i_BUF[105]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.6872   9.1280   1.0500   3.6780   3.9942 &  31.1652 r
  mprj/i_BUF[105]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2794   1.0500            0.1676 &  31.3328 r
  mprj/buf_i[105] (net)                                  2   0.0140 
  mprj/i_FF[105]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0497   0.2794   1.0500   0.0201   0.0213 &  31.3540 r
  data arrival time                                                                                                 31.3540

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[105]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2894   0.9500   0.0000   0.8887 &  36.4997 r
  clock reconvergence pessimism                                                                           0.0000    36.4997
  clock uncertainty                                                                                      -0.1000    36.3997
  library setup time                                                                    1.0000           -0.1500    36.2497
  data required time                                                                                                36.2497
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2497
  data arrival time                                                                                                -31.3540
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.8957

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3423 
  total derate : arrival time                                                                            -0.1992 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5415 

  slack (with derating applied) (MET)                                                                     4.8957 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4372 



  Startpoint: la_data_in[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[143]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[15] (in)                                                          8.8938                     5.0568 &  27.0568 r
  la_data_in[15] (net)                                   2   0.3096 
  mprj/la_data_in[15] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0568 r
  mprj/la_data_in[15] (net) 
  mprj/i_BUF[143]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.6911   8.8971   1.0500   3.6889   3.9852 &  31.0420 r
  mprj/i_BUF[143]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2466   1.0500            0.1467 &  31.1887 r
  mprj/buf_i[143] (net)                                  1   0.0058 
  mprj/i_FF[143]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2466   1.0500   0.0000   0.0001 &  31.1888 r
  data arrival time                                                                                                 31.1888

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[143]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   0.9500   0.0000   0.7790 &  36.3899 r
  clock reconvergence pessimism                                                                           0.0000    36.3899
  clock uncertainty                                                                                      -0.1000    36.2899
  library setup time                                                                    1.0000           -0.1471    36.1429
  data required time                                                                                                36.1429
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1429
  data arrival time                                                                                                -31.1888
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9541

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3365 
  total derate : arrival time                                                                            -0.1968 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5333 

  slack (with derating applied) (MET)                                                                     4.9541 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4874 



  Startpoint: wbs_adr_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[45]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[13] (in)                                                           9.6760                     5.4422 &  27.4422 r
  wbs_adr_i[13] (net)                                    2   0.3347 
  mprj/wbs_adr_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.4422 r
  mprj/wbs_adr_i[13] (net) 
  mprj/i_BUF[45]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.9552   9.6864   1.0500   2.8452   3.1777 &  30.6199 r
  mprj/i_BUF[45]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2583   1.0500            0.1115 &  30.7314 r
  mprj/buf_i[45] (net)                                   1   0.0061 
  mprj/i_FF[45]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0110   0.2583   1.0500   0.0042   0.0045 &  30.7359 r
  data arrival time                                                                                                 30.7359

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[45]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2026   0.9500   0.0000   0.3513 &  35.9622 r
  clock reconvergence pessimism                                                                           0.0000    35.9622
  clock uncertainty                                                                                      -0.1000    35.8622
  library setup time                                                                    1.0000           -0.1476    35.7146
  data required time                                                                                                35.7146
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7146
  data arrival time                                                                                                -30.7359
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        4.9787

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3140 
  total derate : arrival time                                                                            -0.1568 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4709 

  slack (with derating applied) (MET)                                                                     4.9787 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.4496 



  Startpoint: la_data_in[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[155]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[27] (in)                                                          8.7598                     4.9739 &  26.9739 r
  la_data_in[27] (net)                                   2   0.3047 
  mprj/la_data_in[27] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.9739 r
  mprj/la_data_in[27] (net) 
  mprj/i_BUF[155]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.6313   8.7636   1.0500   3.6737   3.9732 &  30.9471 r
  mprj/i_BUF[155]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2909   1.0500            0.2004 &  31.1475 r
  mprj/buf_i[155] (net)                                  2   0.0196 
  mprj/i_FF[155]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0564   0.2909   1.0500   0.0228   0.0243 &  31.1719 r
  data arrival time                                                                                                 31.1719

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[155]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2784   0.9500   0.0000   0.9091 &  36.5201 r
  clock reconvergence pessimism                                                                           0.0000    36.5201
  clock uncertainty                                                                                      -0.1000    36.4201
  library setup time                                                                    1.0000           -0.1509    36.2691
  data required time                                                                                                36.2691
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2691
  data arrival time                                                                                                -31.1719
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.0973

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3434 
  total derate : arrival time                                                                            -0.1999 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5433 

  slack (with derating applied) (MET)                                                                     5.0973 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6406 



  Startpoint: la_oenb[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[83]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[19] (in)                                                             8.8544                     5.0406 &  27.0406 r
  la_oenb[19] (net)                                      2   0.3084 
  mprj/la_oenb[19] (user_proj_example)                                         0.0000   1.0500            0.0000 &  27.0406 r
  mprj/la_oenb[19] (net) 
  mprj/i_BUF[83]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.4250   8.8572   1.0500   3.5663   3.8475 &  30.8881 r
  mprj/i_BUF[83]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2451   1.0500            0.1475 &  31.0356 r
  mprj/buf_i[83] (net)                                   1   0.0055 
  mprj/i_FF[83]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2451   1.0500   0.0000   0.0001 &  31.0356 r
  data arrival time                                                                                                 31.0356

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[83]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2959   0.9500   0.0000   0.8067 &  36.4176 r
  clock reconvergence pessimism                                                                           0.0000    36.4176
  clock uncertainty                                                                                      -0.1000    36.3176
  library setup time                                                                    1.0000           -0.1469    36.1707
  data required time                                                                                                36.1707
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1707
  data arrival time                                                                                                -31.0356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1351

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3380 
  total derate : arrival time                                                                            -0.1902 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5282 

  slack (with derating applied) (MET)                                                                     5.1351 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.6633 



  Startpoint: la_oenb[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[90]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[26] (in)                                                             8.7368                     4.9638 &  26.9638 r
  la_oenb[26] (net)                                      2   0.3040 
  mprj/la_oenb[26] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9638 r
  mprj/la_oenb[26] (net) 
  mprj/i_BUF[90]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.4532   8.7402   1.0500   3.6005   3.8929 &  30.8567 r
  mprj/i_BUF[90]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2933   1.0500            0.2041 &  31.0608 r
  mprj/buf_i[90] (net)                                   2   0.0205 
  mprj/i_FF[90]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0842   0.2933   1.0500   0.0327   0.0346 &  31.0955 r
  data arrival time                                                                                                 31.0955

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[90]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2818   0.9500   0.0000   0.9039 &  36.5149 r
  clock reconvergence pessimism                                                                           0.0000    36.5149
  clock uncertainty                                                                                      -0.1000    36.4148
  library setup time                                                                    1.0000           -0.1512    36.2637
  data required time                                                                                                36.2637
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2637
  data arrival time                                                                                                -31.0955
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1682

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3431 
  total derate : arrival time                                                                            -0.1967 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5399 

  slack (with derating applied) (MET)                                                                     5.1682 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7081 



  Startpoint: la_oenb[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[76]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[12] (in)                                                             8.7468                     4.9707 &  26.9707 r
  la_oenb[12] (net)                                      2   0.3044 
  mprj/la_oenb[12] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.9707 r
  mprj/la_oenb[12] (net) 
  mprj/i_BUF[76]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.3293   8.7502   1.0500   3.5085   3.7944 &  30.7650 r
  mprj/i_BUF[76]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2427   1.0500            0.1514 &  30.9165 r
  mprj/buf_i[76] (net)                                   1   0.0052 
  mprj/i_FF[76]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2427   1.0500   0.0000   0.0001 &  30.9166 r
  data arrival time                                                                                                 30.9166

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[76]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2918   0.9500   0.0000   0.7471 &  36.3580 r
  clock reconvergence pessimism                                                                           0.0000    36.3580
  clock uncertainty                                                                                      -0.1000    36.2580
  library setup time                                                                    1.0000           -0.1467    36.1114
  data required time                                                                                                36.1114
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1114
  data arrival time                                                                                                -30.9166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.1948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3349 
  total derate : arrival time                                                                            -0.1879 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5228 

  slack (with derating applied) (MET)                                                                     5.1948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7176 



  Startpoint: la_data_in[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[145]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[17] (in)                                                          8.5127                     4.8437 &  26.8437 r
  la_data_in[17] (net)                                   2   0.2964 
  mprj/la_data_in[17] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8437 r
  mprj/la_data_in[17] (net) 
  mprj/i_BUF[145]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.3765   8.5155   1.0500   3.5900   3.8701 &  30.7139 r
  mprj/i_BUF[145]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2367   1.0500            0.1593 &  30.8732 r
  mprj/buf_i[145] (net)                                  1   0.0044 
  mprj/i_FF[145]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2367   1.0500   0.0000   0.0001 &  30.8732 r
  data arrival time                                                                                                 30.8732

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[145]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2938   0.9500   0.0000   0.7686 &  36.3795 r
  clock reconvergence pessimism                                                                           0.0000    36.3795
  clock uncertainty                                                                                      -0.1000    36.2795
  library setup time                                                                    1.0000           -0.1461    36.1334
  data required time                                                                                                36.1334
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1334
  data arrival time                                                                                                -30.8732
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2602

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3360 
  total derate : arrival time                                                                            -0.1919 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5279 

  slack (with derating applied) (MET)                                                                     5.2602 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7881 



  Startpoint: la_oenb[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[87]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[23] (in)                                                             8.5915                     4.8794 &  26.8794 r
  la_oenb[23] (net)                                      2   0.2988 
  mprj/la_oenb[23] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8794 r
  mprj/la_oenb[23] (net) 
  mprj/i_BUF[87]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   8.4036   8.5950   1.0500   3.5937   3.8848 &  30.7643 r
  mprj/i_BUF[87]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2505   1.0500            0.1690 &  30.9332 r
  mprj/buf_i[87] (net)                                   1   0.0080 
  mprj/i_FF[87]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0449   0.2505   1.0500   0.0182   0.0192 &  30.9524 r
  data arrival time                                                                                                 30.9524

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[87]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2925   0.9500   0.0000   0.8745 &  36.4854 r
  clock reconvergence pessimism                                                                           0.0000    36.4854
  clock uncertainty                                                                                      -0.1000    36.3854
  library setup time                                                                    1.0000           -0.1474    36.2380
  data required time                                                                                                36.2380
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2380
  data arrival time                                                                                                -30.9524
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.2856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3416 
  total derate : arrival time                                                                            -0.1940 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5355 

  slack (with derating applied) (MET)                                                                     5.2856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8212 



  Startpoint: io_in[22] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[214]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[22] (in)                                                               8.6211                     4.9164 &  26.9164 r
  io_in[22] (net)                                        2   0.3006 
  mprj/io_in[22] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.9164 r
  mprj/io_in[22] (net) 
  mprj/i_BUF[214]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.1408   8.6232   1.0500   3.3518   3.6113 &  30.5277 r
  mprj/i_BUF[214]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3292   1.0500            0.2460 &  30.7737 r
  mprj/buf_i[214] (net)                                  2   0.0337 
  mprj/i_FF[214]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0205   0.3292   1.0500   0.0078   0.0090 &  30.7827 r
  data arrival time                                                                                                 30.7827

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[214]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2799   0.9500   0.0000   0.7264 &  36.3374 r
  clock reconvergence pessimism                                                                           0.0000    36.3374
  clock uncertainty                                                                                      -0.1000    36.2374
  library setup time                                                                    1.0000           -0.1544    36.0830
  data required time                                                                                                36.0830
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0830
  data arrival time                                                                                                -30.7827
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3003

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3338 
  total derate : arrival time                                                                            -0.1841 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5179 

  slack (with derating applied) (MET)                                                                     5.3003 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.8182 



  Startpoint: wbs_adr_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[48]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[16] (in)                                                           9.2242                     5.1924 &  27.1924 r
  wbs_adr_i[16] (net)                                    2   0.3192 
  mprj/wbs_adr_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.1924 r
  mprj/wbs_adr_i[16] (net) 
  mprj/i_BUF[48]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   6.5297   9.2336   1.0500   2.6683   2.9753 &  30.1677 r
  mprj/i_BUF[48]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2591   1.0500            0.1397 &  30.3074 r
  mprj/buf_i[48] (net)                                   1   0.0080 
  mprj/i_FF[48]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.1155   0.2591   1.0500   0.0470   0.0495 &  30.3569 r
  data arrival time                                                                                                 30.3569

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[48]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1998   0.9500   0.0000   0.3236 &  35.9345 r
  clock reconvergence pessimism                                                                           0.0000    35.9345
  clock uncertainty                                                                                      -0.1000    35.8345
  library setup time                                                                    1.0000           -0.1476    35.6868
  data required time                                                                                                35.6868
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6868
  data arrival time                                                                                                -30.3569
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3299

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.1507 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4633 

  slack (with derating applied) (MET)                                                                     5.3299 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7932 



  Startpoint: io_in[0] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[192]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[0] (in)                                                               12.2162                     6.8460 &  28.8460 r
  io_in[0] (net)                                         2   0.4221 
  mprj/io_in[0] (user_proj_example)                                            0.0000   1.0500            0.0000 &  28.8460 r
  mprj/io_in[0] (net) 
  mprj/i_BUF[192]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3927  12.2332   1.0500   1.3792   1.7642 &  30.6102 r
  mprj/i_BUF[192]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3263   1.0500            0.0314 &  30.6417 r
  mprj/buf_i[192] (net)                                  2   0.0153 
  mprj/i_FF[192]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3263   1.0500   0.0000   0.0002 &  30.6419 r
  data arrival time                                                                                                 30.6419

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[192]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2544   0.9500   0.0000   0.6186 &  36.2295 r
  clock reconvergence pessimism                                                                           0.0000    36.2295
  clock uncertainty                                                                                      -0.1000    36.1295
  library setup time                                                                    1.0000           -0.1540    35.9755
  data required time                                                                                                35.9755
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9755
  data arrival time                                                                                                -30.6419
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.3336

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3281 
  total derate : arrival time                                                                            -0.0855 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4136 

  slack (with derating applied) (MET)                                                                     5.3336 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.7472 



  Startpoint: la_oenb[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[79]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[15] (in)                                                             8.5694                     4.8682 &  26.8682 r
  la_oenb[15] (net)                                      2   0.2981 
  mprj/la_oenb[15] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8682 r
  mprj/la_oenb[15] (net) 
  mprj/i_BUF[79]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.9855   8.5728   1.0500   3.3585   3.6359 &  30.5041 r
  mprj/i_BUF[79]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2596   1.0500            0.1799 &  30.6841 r
  mprj/buf_i[79] (net)                                   1   0.0106 
  mprj/i_FF[79]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0594   0.2596   1.0500   0.0237   0.0250 &  30.7091 r
  data arrival time                                                                                                 30.7091

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[79]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   0.9500   0.0000   0.7792 &  36.3901 r
  clock reconvergence pessimism                                                                           0.0000    36.3901
  clock uncertainty                                                                                      -0.1000    36.2901
  library setup time                                                                    1.0000           -0.1482    36.1419
  data required time                                                                                                36.1419
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1419
  data arrival time                                                                                                -30.7091
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4328

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3366 
  total derate : arrival time                                                                            -0.1829 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5195 

  slack (with derating applied) (MET)                                                                     5.4328 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9522 



  Startpoint: la_data_in[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[151]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[23] (in)                                                          8.4891                     4.8310 &  26.8310 r
  la_data_in[23] (net)                                   2   0.2956 
  mprj/la_data_in[23] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8310 r
  mprj/la_data_in[23] (net) 
  mprj/i_BUF[151]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.1704   8.4918   1.0500   3.4734   3.7471 &  30.5781 r
  mprj/i_BUF[151]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2393   1.0500            0.1635 &  30.7416 r
  mprj/buf_i[151] (net)                                  1   0.0053 
  mprj/i_FF[151]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2393   1.0500   0.0000   0.0001 &  30.7417 r
  data arrival time                                                                                                 30.7417

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[151]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   0.9500   0.0000   0.8665 &  36.4775 r
  clock reconvergence pessimism                                                                           0.0000    36.4775
  clock uncertainty                                                                                      -0.1000    36.3775
  library setup time                                                                    1.0000           -0.1464    36.2311
  data required time                                                                                                36.2311
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2311
  data arrival time                                                                                                -30.7417
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3412 
  total derate : arrival time                                                                            -0.1862 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5274 

  slack (with derating applied) (MET)                                                                     5.4894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0168 



  Startpoint: io_in[9] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[201]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[9] (in)                                                                9.4648                     5.3622 &  27.3622 r
  io_in[9] (net)                                         2   0.3288 
  mprj/io_in[9] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.3622 r
  mprj/io_in[9] (net) 
  mprj/i_BUF[201]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.9661   9.4707   1.0500   2.6369   2.9132 &  30.2754 r
  mprj/i_BUF[201]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3283   1.0500            0.1967 &  30.4721 r
  mprj/buf_i[201] (net)                                  2   0.0295 
  mprj/i_FF[201]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3283   1.0500   0.0000   0.0008 &  30.4729 r
  data arrival time                                                                                                 30.4729

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[201]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2655   0.9500   0.0000   0.6062 &  36.2171 r
  clock reconvergence pessimism                                                                           0.0000    36.2171
  clock uncertainty                                                                                      -0.1000    36.1171
  library setup time                                                                    1.0000           -0.1542    35.9629
  data required time                                                                                                35.9629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9629
  data arrival time                                                                                                -30.4729
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.4900

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3275 
  total derate : arrival time                                                                            -0.1481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4756 

  slack (with derating applied) (MET)                                                                     5.4900 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          5.9656 



  Startpoint: la_data_in[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[153]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[25] (in)                                                          8.4895                     4.8251 &  26.8251 r
  la_data_in[25] (net)                                   2   0.2954 
  mprj/la_data_in[25] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8251 r
  mprj/la_data_in[25] (net) 
  mprj/i_BUF[153]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  8.0386   8.4927   1.0500   3.3965   3.6719 &  30.4969 r
  mprj/i_BUF[153]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2813   1.0500            0.2069 &  30.7038 r
  mprj/buf_i[153] (net)                                  2   0.0175 
  mprj/i_FF[153]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0667   0.2813   1.0500   0.0258   0.0274 &  30.7312 r
  data arrival time                                                                                                 30.7312

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[153]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2901   0.9500   0.0000   0.8860 &  36.4969 r
  clock reconvergence pessimism                                                                           0.0000    36.4969
  clock uncertainty                                                                                      -0.1000    36.3969
  library setup time                                                                    1.0000           -0.1501    36.2468
  data required time                                                                                                36.2468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2468
  data arrival time                                                                                                -30.7312
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5156

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3422 
  total derate : arrival time                                                                            -0.1860 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5282 

  slack (with derating applied) (MET)                                                                     5.5156 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0438 



  Startpoint: la_oenb[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[80]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[16] (in)                                                             8.4565                     4.8080 &  26.8080 r
  la_oenb[16] (net)                                      2   0.2943 
  mprj/la_oenb[16] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8080 r
  mprj/la_oenb[16] (net) 
  mprj/i_BUF[80]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.9757   8.4596   1.0500   3.3661   3.6377 &  30.4457 r
  mprj/i_BUF[80]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2361   1.0500            0.1621 &  30.6078 r
  mprj/buf_i[80] (net)                                   1   0.0045 
  mprj/i_FF[80]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2361   1.0500   0.0000   0.0001 &  30.6078 r
  data arrival time                                                                                                 30.6078

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[80]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   0.9500   0.0000   0.7784 &  36.3893 r
  clock reconvergence pessimism                                                                           0.0000    36.3893
  clock uncertainty                                                                                      -0.1000    36.2893
  library setup time                                                                    1.0000           -0.1460    36.1434
  data required time                                                                                                36.1434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1434
  data arrival time                                                                                                -30.6078
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3365 
  total derate : arrival time                                                                            -0.1809 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5175 

  slack (with derating applied) (MET)                                                                     5.5356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0530 



  Startpoint: la_oenb[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[78]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[14] (in)                                                             8.6150                     4.8878 &  26.8878 r
  la_oenb[14] (net)                                      2   0.2994 
  mprj/la_oenb[14] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.8878 r
  mprj/la_oenb[14] (net) 
  mprj/i_BUF[78]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   7.8162   8.6188   1.0500   3.2612   3.5398 &  30.4276 r
  mprj/i_BUF[78]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2493   1.0500            0.1663 &  30.5939 r
  mprj/buf_i[78] (net)                                   1   0.0076 
  mprj/i_FF[78]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2493   1.0500   0.0000   0.0001 &  30.5940 r
  data arrival time                                                                                                 30.5940

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[78]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2944   0.9500   0.0000   0.7784 &  36.3893 r
  clock reconvergence pessimism                                                                           0.0000    36.3893
  clock uncertainty                                                                                      -0.1000    36.2893
  library setup time                                                                    1.0000           -0.1473    36.1420
  data required time                                                                                                36.1420
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1420
  data arrival time                                                                                                -30.5940
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.5480

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3365 
  total derate : arrival time                                                                            -0.1765 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5130 

  slack (with derating applied) (MET)                                                                     5.5480 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.0610 



  Startpoint: wbs_adr_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[47]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[15] (in)                                                           9.1082                     5.1319 &  27.1319 r
  wbs_adr_i[15] (net)                                    2   0.3153 
  mprj/wbs_adr_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.1319 r
  mprj/wbs_adr_i[15] (net) 
  mprj/i_BUF[47]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.9245   9.1167   1.0500   2.4143   2.7035 &  29.8355 r
  mprj/i_BUF[47]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2428   1.0500            0.1295 &  29.9649 r
  mprj/buf_i[47] (net)                                   1   0.0039 
  mprj/i_FF[47]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0146   0.2428   1.0500   0.0055   0.0058 &  29.9707 r
  data arrival time                                                                                                 29.9707

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[47]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1869   0.9500   0.0000   0.2826 &  35.8935 r
  clock reconvergence pessimism                                                                           0.0000    35.8935
  clock uncertainty                                                                                      -0.1000    35.7935
  library setup time                                                                    1.0000           -0.1461    35.6474
  data required time                                                                                                35.6474
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6474
  data arrival time                                                                                                -29.9707
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.6767

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3104 
  total derate : arrival time                                                                            -0.1352 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4456 

  slack (with derating applied) (MET)                                                                     5.6767 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.1223 



  Startpoint: la_data_in[60]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[188]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[60] (in)                                                          9.0236                     5.0759 &  27.0759 r
  la_data_in[60] (net)                                   2   0.3121 
  mprj/la_data_in[60] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0759 r
  mprj/la_data_in[60] (net) 
  mprj/i_BUF[188]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.6250   9.0331   1.0500   2.7140   3.0243 &  30.1002 r
  mprj/i_BUF[188]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3700   1.0500            0.2633 &  30.3635 r
  mprj/buf_i[188] (net)                                  2   0.0462 
  mprj/i_FF[188]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2440   0.3701   1.0500   0.0994   0.1058 &  30.4693 r
  data arrival time                                                                                                 30.4693

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[188]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   0.9500   0.0000   0.8673 &  36.4783 r
  clock reconvergence pessimism                                                                           0.0000    36.4783
  clock uncertainty                                                                                      -0.1000    36.3783
  library setup time                                                                    1.0000           -0.1581    36.2202
  data required time                                                                                                36.2202
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2202
  data arrival time                                                                                                -30.4693
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7509

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3412 
  total derate : arrival time                                                                            -0.1616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5028 

  slack (with derating applied) (MET)                                                                     5.7509 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2537 



  Startpoint: io_in[28] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[220]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[28] (in)                                                               8.5367                     4.8145 &  26.8145 r
  io_in[28] (net)                                        2   0.2956 
  mprj/io_in[28] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.8145 r
  mprj/io_in[28] (net) 
  mprj/i_BUF[220]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  7.2894   8.5435   1.0500   2.9796   3.2721 &  30.0866 r
  mprj/i_BUF[220]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2948   1.0500            0.2171 &  30.3037 r
  mprj/buf_i[220] (net)                                  2   0.0220 
  mprj/i_FF[220]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2948   1.0500   0.0000   0.0004 &  30.3041 r
  data arrival time                                                                                                 30.3041

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[220]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7388 &  36.3497 r
  clock reconvergence pessimism                                                                           0.0000    36.3497
  clock uncertainty                                                                                      -0.1000    36.2497
  library setup time                                                                    1.0000           -0.1513    36.0984
  data required time                                                                                                36.0984
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0984
  data arrival time                                                                                                -30.3041
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.7943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3344 
  total derate : arrival time                                                                            -0.1662 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.5006 

  slack (with derating applied) (MET)                                                                     5.7943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.2949 



  Startpoint: wbs_adr_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[44]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[12] (in)                                                           8.9435                     5.0311 &  27.0311 r
  wbs_adr_i[12] (net)                                    2   0.3093 
  mprj/wbs_adr_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  27.0311 r
  mprj/wbs_adr_i[12] (net) 
  mprj/i_BUF[44]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.8032   8.9528   1.0500   2.3649   2.6563 &  29.6874 r
  mprj/i_BUF[44]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2383   1.0500            0.1346 &  29.8221 r
  mprj/buf_i[44] (net)                                   1   0.0033 
  mprj/i_FF[44]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2383   1.0500   0.0000   0.0000 &  29.8221 r
  data arrival time                                                                                                 29.8221

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[44]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2002   0.9500   0.0000   0.3138 &  35.9247 r
  clock reconvergence pessimism                                                                           0.0000    35.9247
  clock uncertainty                                                                                      -0.1000    35.8247
  library setup time                                                                    1.0000           -0.1458    35.6789
  data required time                                                                                                35.6789
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6789
  data arrival time                                                                                                -29.8221
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.8569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3121 
  total derate : arrival time                                                                            -0.1329 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4450 

  slack (with derating applied) (MET)                                                                     5.8569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3018 



  Startpoint: wbs_adr_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[46]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[14] (in)                                                           8.7667                     4.9334 &  26.9334 r
  wbs_adr_i[14] (net)                                    2   0.3032 
  mprj/wbs_adr_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.9334 r
  mprj/wbs_adr_i[14] (net) 
  mprj/i_BUF[46]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.8729   8.7756   1.0500   2.3624   2.6485 &  29.5819 r
  mprj/i_BUF[46]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2378   1.0500            0.1447 &  29.7266 r
  mprj/buf_i[46] (net)                                   1   0.0038 
  mprj/i_FF[46]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0058   0.2378   1.0500   0.0022   0.0023 &  29.7289 r
  data arrival time                                                                                                 29.7289

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[46]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1876   0.9500   0.0000   0.2822 &  35.8931 r
  clock reconvergence pessimism                                                                           0.0000    35.8931
  clock uncertainty                                                                                      -0.1000    35.7931
  library setup time                                                                    1.0000           -0.1456    35.6475
  data required time                                                                                                35.6475
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6475
  data arrival time                                                                                                -29.7289
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        5.9186

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3104 
  total derate : arrival time                                                                            -0.1331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4435 

  slack (with derating applied) (MET)                                                                     5.9186 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.3621 



  Startpoint: wbs_adr_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[34]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[2] (in)                                                            9.0564                     5.0881 &  27.0881 r
  wbs_adr_i[2] (net)                                     2   0.3130 
  mprj/wbs_adr_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0881 r
  mprj/wbs_adr_i[2] (net) 
  mprj/i_BUF[34]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.5759   9.0668   1.0500   1.8716   2.1547 &  29.2428 r
  mprj/i_BUF[34]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2922   1.0500            0.1840 &  29.4268 r
  mprj/buf_i[34] (net)                                   2   0.0186 
  mprj/i_FF[34]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0877   0.2922   1.0500   0.0354   0.0374 &  29.4643 r
  data arrival time                                                                                                 29.4643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[34]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1841   0.9500   0.0000   0.1262 &  35.7371 r
  clock reconvergence pessimism                                                                           0.0000    35.7371
  clock uncertainty                                                                                      -0.1000    35.6371
  library setup time                                                                    1.0000           -0.1505    35.4865
  data required time                                                                                                35.4865
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4865
  data arrival time                                                                                                -29.4643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.0223

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3022 
  total derate : arrival time                                                                            -0.1131 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4153 

  slack (with derating applied) (MET)                                                                     6.0223 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.4376 



  Startpoint: io_in[36] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[228]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[36] (in)                                                              13.4140                     7.4468 &  29.4468 r
  io_in[36] (net)                                        2   0.4654 
  mprj/io_in[36] (user_proj_example)                                           0.0000   1.0500            0.0000 &  29.4468 r
  mprj/io_in[36] (net) 
  mprj/i_BUF[228]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  13.4434   1.0500   0.0000   0.3878 &  29.8346 r
  mprj/i_BUF[228]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3897   1.0500            0.0312 &  29.8659 r
  mprj/buf_i[228] (net)                                  2   0.0327 
  mprj/i_FF[228]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3897   1.0500   0.0000   0.0009 &  29.8668 r
  data arrival time                                                                                                 29.8668

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[228]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7444 &  36.3553 r
  clock reconvergence pessimism                                                                           0.0000    36.3553
  clock uncertainty                                                                                      -0.1000    36.2553
  library setup time                                                                    1.0000           -0.1598    36.0955
  data required time                                                                                                36.0955
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0955
  data arrival time                                                                                                -29.8668
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2287

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3347 
  total derate : arrival time                                                                            -0.0200 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3547 

  slack (with derating applied) (MET)                                                                     6.2287 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.5835 



  Startpoint: wbs_adr_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[38]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[6] (in)                                                            8.6734                     4.8799 &  26.8799 r
  wbs_adr_i[6] (net)                                     2   0.3000 
  mprj/wbs_adr_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8799 r
  mprj/wbs_adr_i[6] (net) 
  mprj/i_BUF[38]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3413   8.6822   1.0500   1.7760   2.0344 &  28.9143 r
  mprj/i_BUF[38]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2675   1.0500            0.1817 &  29.0960 r
  mprj/buf_i[38] (net)                                   2   0.0124 
  mprj/i_FF[38]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0835   0.2675   1.0500   0.0338   0.0357 &  29.1317 r
  data arrival time                                                                                                 29.1317

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[38]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1488   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1481    35.3886
  data required time                                                                                                35.3886
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3886
  data arrival time                                                                                                -29.1317
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2569

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.1072 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4041 

  slack (with derating applied) (MET)                                                                     6.2569 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6610 



  Startpoint: wbs_dat_i[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[6]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[6] (in)                                                            8.6250                     4.8548 &  26.8548 r
  wbs_dat_i[6] (net)                                     2   0.2983 
  mprj/wbs_dat_i[6] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8548 r
  mprj/wbs_dat_i[6] (net) 
  mprj/i_BUF[6]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    4.4328   8.6334   1.0500   1.8126   2.0688 &  28.9236 r
  mprj/i_BUF[6]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2611   1.0500            0.1779 &  29.1015 r
  mprj/buf_i[6] (net)                                    2   0.0108 
  mprj/i_FF[6]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2611   1.0500   0.0000   0.0001 &  29.1016 r
  data arrival time                                                                                                 29.1016

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[6]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1501   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1475    35.3891
  data required time                                                                                                35.3891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3891
  data arrival time                                                                                                -29.1016
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.2875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.1070 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4039 

  slack (with derating applied) (MET)                                                                     6.2875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.6914 



  Startpoint: io_in[33] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[225]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[33] (in)                                                              10.3743                     5.8256 &  27.8256 r
  io_in[33] (net)                                        2   0.3586 
  mprj/io_in[33] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.8256 r
  mprj/io_in[33] (net) 
  mprj/i_BUF[225]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7322  10.3866   1.0500   1.5037   1.8116 &  29.6372 r
  mprj/i_BUF[225]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3122   1.0500            0.1267 &  29.7640 r
  mprj/buf_i[225] (net)                                  2   0.0193 
  mprj/i_FF[225]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3122   1.0500   0.0000   0.0004 &  29.7643 r
  data arrival time                                                                                                 29.7643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[225]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7527 &  36.3637 r
  clock reconvergence pessimism                                                                           0.0000    36.3637
  clock uncertainty                                                                                      -0.1000    36.2637
  library setup time                                                                    1.0000           -0.1528    36.1108
  data required time                                                                                                36.1108
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1108
  data arrival time                                                                                                -29.7643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.3465

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3352 
  total derate : arrival time                                                                            -0.0923 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4275 

  slack (with derating applied) (MET)                                                                     6.3465 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.7739 



  Startpoint: wbs_dat_i[13]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[13]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[13] (in)                                                           8.6488                     4.8695 &  26.8695 r
  wbs_dat_i[13] (net)                                    2   0.2992 
  mprj/wbs_dat_i[13] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8695 r
  mprj/wbs_dat_i[13] (net) 
  mprj/i_BUF[13]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.8947   8.6571   1.0500   1.9985   2.2619 &  29.1314 r
  mprj/i_BUF[13]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2413   1.0500            0.1556 &  29.2870 r
  mprj/buf_i[13] (net)                                   1   0.0052 
  mprj/i_FF[13]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2413   1.0500   0.0000   0.0000 &  29.2871 r
  data arrival time                                                                                                 29.2871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[13]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2007   0.9500   0.0000   0.3229 &  35.9338 r
  clock reconvergence pessimism                                                                           0.0000    35.9338
  clock uncertainty                                                                                      -0.1000    35.8339
  library setup time                                                                    1.0000           -0.1460    35.6878
  data required time                                                                                                35.6878
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6878
  data arrival time                                                                                                -29.2871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4008

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3125 
  total derate : arrival time                                                                            -0.1151 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4277 

  slack (with derating applied) (MET)                                                                     6.4008 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8284 



  Startpoint: wbs_adr_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[41]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[9] (in)                                                            8.3759                     4.7151 &  26.7151 r
  wbs_adr_i[9] (net)                                     2   0.2897 
  mprj/wbs_adr_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.7151 r
  mprj/wbs_adr_i[9] (net) 
  mprj/i_BUF[41]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2763   8.3840   1.0500   1.7488   1.9962 &  28.7113 r
  mprj/i_BUF[41]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2624   1.0500            0.1942 &  28.9055 r
  mprj/buf_i[41] (net)                                   2   0.0121 
  mprj/i_FF[41]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0777   0.2624   1.0500   0.0315   0.0333 &  28.9388 r
  data arrival time                                                                                                 28.9388

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[41]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1474   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1476    35.3890
  data required time                                                                                                35.3890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3890
  data arrival time                                                                                                -28.9388
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.4502

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.1059 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4028 

  slack (with derating applied) (MET)                                                                     6.4502 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          6.8530 



  Startpoint: la_data_in[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[182]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[54] (in)                                                          8.9114                     5.0180 &  27.0180 r
  la_data_in[54] (net)                                   2   0.3084 
  mprj/la_data_in[54] (user_proj_example)                                      0.0000   1.0500            0.0000 &  27.0180 r
  mprj/la_data_in[54] (net) 
  mprj/i_BUF[182]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.5543   8.9201   1.0500   2.2432   2.5209 &  29.5389 r
  mprj/i_BUF[182]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2803   1.0500            0.1809 &  29.7197 r
  mprj/buf_i[182] (net)                                  2   0.0151 
  mprj/i_FF[182]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0948   0.2803   1.0500   0.0383   0.0404 &  29.7602 r
  data arrival time                                                                                                 29.7602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[182]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2758   0.9500   0.0000   0.9251 &  36.5360 r
  clock reconvergence pessimism                                                                           0.0000    36.5360
  clock uncertainty                                                                                      -0.1000    36.4360
  library setup time                                                                    1.0000           -0.1500    36.2861
  data required time                                                                                                36.2861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2861
  data arrival time                                                                                                -29.7602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.5259

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.1306 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4748 

  slack (with derating applied) (MET)                                                                     6.5259 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.0007 



  Startpoint: la_data_in[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[138]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[10] (in)                                                          7.1394                     4.0617 &  26.0617 r
  la_data_in[10] (net)                                   2   0.2483 
  mprj/la_data_in[10] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0617 r
  mprj/la_data_in[10] (net) 
  mprj/i_BUF[138]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  6.8910   7.1415   1.0500   2.8286   3.0534 &  29.1151 r
  mprj/i_BUF[138]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2230   1.0500            0.2276 &  29.3427 r
  mprj/buf_i[138] (net)                                  1   0.0057 
  mprj/i_FF[138]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2230   1.0500   0.0000   0.0001 &  29.3428 r
  data arrival time                                                                                                 29.3428

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[138]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2827   0.9500   0.0000   0.6696 &  36.2805 r
  clock reconvergence pessimism                                                                           0.0000    36.2805
  clock uncertainty                                                                                      -0.1000    36.1805
  library setup time                                                                    1.0000           -0.1429    36.0376
  data required time                                                                                                36.0376
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0376
  data arrival time                                                                                                -29.3428
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.6948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3308 
  total derate : arrival time                                                                            -0.1562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4870 

  slack (with derating applied) (MET)                                                                     6.6948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1818 



  Startpoint: wbs_adr_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[50]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[18] (in)                                                           8.2704                     4.6565 &  26.6565 r
  wbs_adr_i[18] (net)                                    2   0.2861 
  mprj/wbs_adr_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6565 r
  mprj/wbs_adr_i[18] (net) 
  mprj/i_BUF[50]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.7010   8.2782   1.0500   1.9193   2.1667 &  28.8232 r
  mprj/i_BUF[50]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2358   1.0500            0.1726 &  28.9958 r
  mprj/buf_i[50] (net)                                   1   0.0050 
  mprj/i_FF[50]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2358   1.0500   0.0000   0.0000 &  28.9959 r
  data arrival time                                                                                                 28.9959

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[50]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2091   0.9500   0.0000   0.3467 &  35.9576 r
  clock reconvergence pessimism                                                                           0.0000    35.9576
  clock uncertainty                                                                                      -0.1000    35.8576
  library setup time                                                                    1.0000           -0.1454    35.7122
  data required time                                                                                                35.7122
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7122
  data arrival time                                                                                                -28.9959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7164

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3138 
  total derate : arrival time                                                                            -0.1114 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4252 

  slack (with derating applied) (MET)                                                                     6.7164 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1416 



  Startpoint: wbs_adr_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[37]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[5] (in)                                                            8.5644                     4.8169 &  26.8169 r
  wbs_adr_i[5] (net)                                     2   0.2961 
  mprj/wbs_adr_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8169 r
  mprj/wbs_adr_i[5] (net) 
  mprj/i_BUF[37]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8474   8.5733   1.0500   1.5654   1.8142 &  28.6311 r
  mprj/i_BUF[37]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2509   1.0500            0.1707 &  28.8018 r
  mprj/buf_i[37] (net)                                   1   0.0082 
  mprj/i_FF[37]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0159   0.2509   1.0500   0.0060   0.0064 &  28.8082 r
  data arrival time                                                                                                 28.8082

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[37]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1675   0.9500   0.0000   0.2066 &  35.8175 r
  clock reconvergence pessimism                                                                           0.0000    35.8175
  clock uncertainty                                                                                      -0.1000    35.7175
  library setup time                                                                    1.0000           -0.1467    35.5708
  data required time                                                                                                35.5708
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5708
  data arrival time                                                                                                -28.8082
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7626

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3064 
  total derate : arrival time                                                                            -0.0948 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4012 

  slack (with derating applied) (MET)                                                                     6.7626 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1638 



  Startpoint: la_data_in[57]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[185]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[57] (in)                                                          8.6452                     4.8675 &  26.8675 r
  la_data_in[57] (net)                                   2   0.2991 
  mprj/la_data_in[57] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.8675 r
  mprj/la_data_in[57] (net) 
  mprj/i_BUF[185]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.0354   8.6535   1.0500   2.0551   2.3200 &  29.1875 r
  mprj/i_BUF[185]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3153   1.0500            0.2307 &  29.4183 r
  mprj/buf_i[185] (net)                                  2   0.0287 
  mprj/i_FF[185]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0841   0.3153   1.0500   0.0333   0.0356 &  29.4539 r
  data arrival time                                                                                                 29.4539

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[185]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2920   0.9500   0.0000   0.8769 &  36.4878 r
  clock reconvergence pessimism                                                                           0.0000    36.4878
  clock uncertainty                                                                                      -0.1000    36.3878
  library setup time                                                                    1.0000           -0.1532    36.2346
  data required time                                                                                                36.2346
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2346
  data arrival time                                                                                                -29.4539
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7807

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3417 
  total derate : arrival time                                                                            -0.1232 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4649 

  slack (with derating applied) (MET)                                                                     6.7807 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2456 



  Startpoint: wbs_dat_i[9]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[9]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[9] (in)                                                            8.0612                     4.5397 &  26.5397 r
  wbs_dat_i[9] (net)                                     2   0.2788 
  mprj/wbs_dat_i[9] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5397 r
  mprj/wbs_dat_i[9] (net) 
  mprj/i_BUF[9]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.8113   8.0685   1.0500   1.5548   1.7819 &  28.3216 r
  mprj/i_BUF[9]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2681   1.0500            0.2189 &  28.5405 r
  mprj/buf_i[9] (net)                                    2   0.0149 
  mprj/i_FF[9]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.1123   0.2681   1.0500   0.0456   0.0481 &  28.5886 r
  data arrival time                                                                                                 28.5886

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[9]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1481    35.3885
  data required time                                                                                                35.3885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3885
  data arrival time                                                                                                -28.5886
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.7999

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.0976 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3945 

  slack (with derating applied) (MET)                                                                     6.7999 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.1944 



  Startpoint: la_data_in[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[183]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[55] (in)                                                          8.7565                     4.9284 &  26.9284 r
  la_data_in[55] (net)                                   2   0.3029 
  mprj/la_data_in[55] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.9284 r
  mprj/la_data_in[55] (net) 
  mprj/i_BUF[183]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9193   8.7651   1.0500   2.0088   2.2741 &  29.2024 r
  mprj/i_BUF[183]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3049   1.0500            0.2141 &  29.4165 r
  mprj/buf_i[183] (net)                                  2   0.0245 
  mprj/i_FF[183]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1521   0.3049   1.0500   0.0623   0.0658 &  29.4823 r
  data arrival time                                                                                                 29.4823

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[183]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2758   0.9500   0.0000   0.9252 &  36.5361 r
  clock reconvergence pessimism                                                                           0.0000    36.5361
  clock uncertainty                                                                                      -0.1000    36.4361
  library setup time                                                                    1.0000           -0.1522    36.2839
  data required time                                                                                                36.2839
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2839
  data arrival time                                                                                                -29.4823
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8016

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.1216 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4659 

  slack (with derating applied) (MET)                                                                     6.8016 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2675 



  Startpoint: wbs_adr_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[52]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[20] (in)                                                           8.2766                     4.6619 &  26.6619 r
  wbs_adr_i[20] (net)                                    2   0.2864 
  mprj/wbs_adr_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6619 r
  mprj/wbs_adr_i[20] (net) 
  mprj/i_BUF[52]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.3087   8.2842   1.0500   1.7615   2.0000 &  28.6618 r
  mprj/i_BUF[52]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2307   1.0500            0.1669 &  28.8288 r
  mprj/buf_i[52] (net)                                   1   0.0036 
  mprj/i_FF[52]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2307   1.0500   0.0000   0.0000 &  28.8288 r
  data arrival time                                                                                                 28.8288

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[52]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1975   0.9500   0.0000   0.3250 &  35.9359 r
  clock reconvergence pessimism                                                                           0.0000    35.9359
  clock uncertainty                                                                                      -0.1000    35.8359
  library setup time                                                                    1.0000           -0.1442    35.6918
  data required time                                                                                                35.6918
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6918
  data arrival time                                                                                                -28.8288
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8630

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3127 
  total derate : arrival time                                                                            -0.1032 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4158 

  slack (with derating applied) (MET)                                                                     6.8630 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2788 



  Startpoint: wbs_dat_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[11]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[11] (in)                                                           8.6425                     4.8613 &  26.8613 r
  wbs_dat_i[11] (net)                                    2   0.2988 
  mprj/wbs_dat_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.8613 r
  mprj/wbs_dat_i[11] (net) 
  mprj/i_BUF[11]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.7811   8.6514   1.0500   1.5362   1.7808 &  28.6421 r
  mprj/i_BUF[11]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2371   1.0500            0.1516 &  28.7937 r
  mprj/buf_i[11] (net)                                   1   0.0041 
  mprj/i_FF[11]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2371   1.0500   0.0000   0.0001 &  28.7938 r
  data arrival time                                                                                                 28.7938

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[11]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1994   0.9500   0.0000   0.3238 &  35.9347 r
  clock reconvergence pessimism                                                                           0.0000    35.9347
  clock uncertainty                                                                                      -0.1000    35.8347
  library setup time                                                                    1.0000           -0.1456    35.6891
  data required time                                                                                                35.6891
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6891
  data arrival time                                                                                                -28.7938
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.8953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0920 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4046 

  slack (with derating applied) (MET)                                                                     6.8953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.2999 



  Startpoint: wbs_adr_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[49]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[17] (in)                                                           8.2838                     4.6640 &  26.6640 r
  wbs_adr_i[17] (net)                                    2   0.2865 
  mprj/wbs_adr_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6640 r
  mprj/wbs_adr_i[17] (net) 
  mprj/i_BUF[49]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.0904   8.2917   1.0500   1.6723   1.9089 &  28.5729 r
  mprj/i_BUF[49]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2294   1.0500            0.1652 &  28.7381 r
  mprj/buf_i[49] (net)                                   1   0.0032 
  mprj/i_FF[49]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2294   1.0500   0.0000   0.0000 &  28.7381 r
  data arrival time                                                                                                 28.7381

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[49]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1883   0.9500   0.0000   0.2818 &  35.8927 r
  clock reconvergence pessimism                                                                           0.0000    35.8927
  clock uncertainty                                                                                      -0.1000    35.7927
  library setup time                                                                    1.0000           -0.1438    35.6489
  data required time                                                                                                35.6489
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6489
  data arrival time                                                                                                -28.7381
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9107

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3104 
  total derate : arrival time                                                                            -0.0988 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4091 

  slack (with derating applied) (MET)                                                                     6.9107 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3199 



  Startpoint: io_in[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[197]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[5] (in)                                                                9.7122                     5.4668 &  27.4668 r
  io_in[5] (net)                                         2   0.3361 
  mprj/io_in[5] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.4668 r
  mprj/io_in[5] (net) 
  mprj/i_BUF[197]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8059   9.7216   1.0500   1.1390   1.3936 &  28.8603 r
  mprj/i_BUF[197]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3231   1.0500            0.1769 &  29.0372 r
  mprj/buf_i[197] (net)                                  2   0.0264 
  mprj/i_FF[197]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0409   0.3231   1.0500   0.0162   0.0176 &  29.0548 r
  data arrival time                                                                                                 29.0548

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[197]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2580   0.9500   0.0000   0.6156 &  36.2265 r
  clock reconvergence pessimism                                                                           0.0000    36.2265
  clock uncertainty                                                                                      -0.1000    36.1265
  library setup time                                                                    1.0000           -0.1537    35.9728
  data required time                                                                                                35.9728
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9728
  data arrival time                                                                                                -29.0548
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3279 
  total derate : arrival time                                                                            -0.0756 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4036 

  slack (with derating applied) (MET)                                                                     6.9180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3216 



  Startpoint: la_data_in[51]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[179]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[51] (in)                                                          8.3163                     4.6873 &  26.6873 r
  la_data_in[51] (net)                                   2   0.2879 
  mprj/la_data_in[51] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6873 r
  mprj/la_data_in[51] (net) 
  mprj/i_BUF[179]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  5.3459   8.3236   1.0500   2.1788   2.4335 &  29.1208 r
  mprj/i_BUF[179]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2415   1.0500            0.1759 &  29.2967 r
  mprj/buf_i[179] (net)                                  1   0.0065 
  mprj/i_FF[179]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0768   0.2415   1.0500   0.0311   0.0327 &  29.3294 r
  data arrival time                                                                                                 29.3294

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[179]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2838   0.9500   0.0000   0.9004 &  36.5113 r
  clock reconvergence pessimism                                                                           0.0000    36.5113
  clock uncertainty                                                                                      -0.1000    36.4113
  library setup time                                                                    1.0000           -0.1465    36.2648
  data required time                                                                                                36.2648
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2648
  data arrival time                                                                                                -29.3294
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9354

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3429 
  total derate : arrival time                                                                            -0.1258 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4688 

  slack (with derating applied) (MET)                                                                     6.9354 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4041 



  Startpoint: wbs_adr_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[36]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[4] (in)                                                            8.5864                     4.8287 &  26.8287 r
  wbs_adr_i[4] (net)                                     2   0.2968 
  mprj/wbs_adr_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8287 r
  mprj/wbs_adr_i[4] (net) 
  mprj/i_BUF[36]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.3814   8.5955   1.0500   1.3655   1.6060 &  28.4347 r
  mprj/i_BUF[36]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2464   1.0500            0.1647 &  28.5994 r
  mprj/buf_i[36] (net)                                   1   0.0068 
  mprj/i_FF[36]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0070   0.2464   1.0500   0.0026   0.0028 &  28.6022 r
  data arrival time                                                                                                 28.6022

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[36]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1999   0.9500   0.0000   0.1797 &  35.7906 r
  clock reconvergence pessimism                                                                           0.0000    35.7906
  clock uncertainty                                                                                      -0.1000    35.6906
  library setup time                                                                    1.0000           -0.1465    35.5441
  data required time                                                                                                35.5441
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5441
  data arrival time                                                                                                -28.6022
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9419

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3050 
  total derate : arrival time                                                                            -0.0845 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3895 

  slack (with derating applied) (MET)                                                                     6.9419 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3314 



  Startpoint: wbs_dat_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[2]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[2] (in)                                                            8.5945                     4.8270 &  26.8270 r
  wbs_dat_i[2] (net)                                     2   0.2969 
  mprj/wbs_dat_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.8270 r
  mprj/wbs_dat_i[2] (net) 
  mprj/i_BUF[2]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.9979   8.6045   1.0500   1.2090   1.4496 &  28.2766 r
  mprj/i_BUF[2]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2915   1.0500            0.2103 &  28.4869 r
  mprj/buf_i[2] (net)                                    2   0.0206 
  mprj/i_FF[2]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0566   0.2915   1.0500   0.0218   0.0233 &  28.5102 r
  data arrival time                                                                                                 28.5102

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[2]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1841   0.9500   0.0000   0.1262 &  35.7371 r
  clock reconvergence pessimism                                                                           0.0000    35.7371
  clock uncertainty                                                                                      -0.1000    35.6371
  library setup time                                                                    1.0000           -0.1505    35.4866
  data required time                                                                                                35.4866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4866
  data arrival time                                                                                                -28.5102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9764

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3022 
  total derate : arrival time                                                                            -0.0802 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3823 

  slack (with derating applied) (MET)                                                                     6.9764 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3587 



  Startpoint: wbs_dat_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[3]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[3] (in)                                                            8.4634                     4.7601 &  26.7601 r
  wbs_dat_i[3] (net)                                     2   0.2926 
  mprj/wbs_dat_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.7601 r
  mprj/wbs_dat_i[3] (net) 
  mprj/i_BUF[3]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    3.0675   8.4721   1.0500   1.2356   1.4659 &  28.2260 r
  mprj/i_BUF[3]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2406   1.0500            0.1660 &  28.3921 r
  mprj/buf_i[3] (net)                                    1   0.0057 
  mprj/i_FF[3]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2406   1.0500   0.0000   0.0000 &  28.3921 r
  data arrival time                                                                                                 28.3921

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[3]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1457    35.3910
  data required time                                                                                                35.3910
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3910
  data arrival time                                                                                                -28.3921
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        6.9989

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.0777 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3746 

  slack (with derating applied) (MET)                                                                     6.9989 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.3735 



  Startpoint: io_in[32] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[224]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[32] (in)                                                               9.7919                     5.4895 &  27.4895 r
  io_in[32] (net)                                        2   0.3381 
  mprj/io_in[32] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.4895 r
  mprj/io_in[32] (net) 
  mprj/i_BUF[224]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8047   9.8051   1.0500   1.1389   1.4183 &  28.9078 r
  mprj/i_BUF[224]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3112   1.0500            0.1600 &  29.0678 r
  mprj/buf_i[224] (net)                                  2   0.0218 
  mprj/i_FF[224]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0541   0.3113   1.0500   0.0217   0.0231 &  29.0909 r
  data arrival time                                                                                                 29.0909

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[224]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7533 &  36.3643 r
  clock reconvergence pessimism                                                                           0.0000    36.3643
  clock uncertainty                                                                                      -0.1000    36.2642
  library setup time                                                                    1.0000           -0.1528    36.1115
  data required time                                                                                                36.1115
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1115
  data arrival time                                                                                                -29.0909
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0205

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3352 
  total derate : arrival time                                                                            -0.0763 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4114 

  slack (with derating applied) (MET)                                                                     7.0205 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4320 



  Startpoint: wbs_dat_i[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[20] (in)                                                           8.2001                     4.6177 &  26.6177 r
  wbs_dat_i[20] (net)                                    2   0.2837 
  mprj/wbs_dat_i[20] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6177 r
  mprj/wbs_dat_i[20] (net) 
  mprj/i_BUF[20]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2122   8.2078   1.0500   1.7224   1.9579 &  28.5756 r
  mprj/i_BUF[20]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2303   1.0500            0.1711 &  28.7468 r
  mprj/buf_i[20] (net)                                   1   0.0038 
  mprj/i_FF[20]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2303   1.0500   0.0000   0.0000 &  28.7468 r
  data arrival time                                                                                                 28.7468

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[20]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2327   0.9500   0.0000   0.4026 &  36.0135 r
  clock reconvergence pessimism                                                                           0.0000    36.0135
  clock uncertainty                                                                                      -0.1000    35.9135
  library setup time                                                                    1.0000           -0.1443    35.7692
  data required time                                                                                                35.7692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7692
  data arrival time                                                                                                -28.7468
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0224

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3167 
  total derate : arrival time                                                                            -0.1014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4181 

  slack (with derating applied) (MET)                                                                     7.0224 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4405 



  Startpoint: wbs_dat_i[17]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[17]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[17] (in)                                                           8.0474                     4.5302 &  26.5302 r
  wbs_dat_i[17] (net)                                    2   0.2783 
  mprj/wbs_dat_i[17] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5302 r
  mprj/wbs_dat_i[17] (net) 
  mprj/i_BUF[17]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   4.2012   8.0551   1.0500   1.7175   1.9516 &  28.4819 r
  mprj/i_BUF[17]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2283   1.0500            0.1783 &  28.6602 r
  mprj/buf_i[17] (net)                                   1   0.0038 
  mprj/i_FF[17]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2283   1.0500   0.0000   0.0000 &  28.6602 r
  data arrival time                                                                                                 28.6602

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[17]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1981   0.9500   0.0000   0.3246 &  35.9356 r
  clock reconvergence pessimism                                                                           0.0000    35.9356
  clock uncertainty                                                                                      -0.1000    35.8356
  library setup time                                                                    1.0000           -0.1436    35.6919
  data required time                                                                                                35.6919
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6919
  data arrival time                                                                                                -28.6602
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0317

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.1014 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4141 

  slack (with derating applied) (MET)                                                                     7.0317 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4458 



  Startpoint: wbs_sel_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[233]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[3] (in)                                                            8.1950                     4.6086 &  26.6086 r
  wbs_sel_i[3] (net)                                     2   0.2832 
  mprj/wbs_sel_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.6086 r
  mprj/wbs_sel_i[3] (net) 
  mprj/i_BUF[233]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.1463   8.2034   1.0500   1.2685   1.4935 &  28.1021 r
  mprj/i_BUF[233]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2509   1.0500            0.1930 &  28.2951 r
  mprj/buf_i[233] (net)                                  2   0.0096 
  mprj/i_FF[233]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2509   1.0500   0.0000   0.0001 &  28.2953 r
  data arrival time                                                                                                 28.2953

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[233]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1474   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1466    35.3901
  data required time                                                                                                35.3901
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3901
  data arrival time                                                                                                -28.2953
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.0948

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.0803 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3772 

  slack (with derating applied) (MET)                                                                     7.0948 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.4720 



  Startpoint: wbs_adr_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[32]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[0] (in)                                                            8.8804                     5.0042 &  27.0042 r
  wbs_adr_i[0] (net)                                     2   0.3074 
  mprj/wbs_adr_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  27.0042 r
  mprj/wbs_adr_i[0] (net) 
  mprj/i_BUF[32]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2941   8.8887   1.0500   0.9354   1.1564 &  28.1607 r
  mprj/i_BUF[32]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2567   1.0500            0.1579 &  28.3186 r
  mprj/buf_i[32] (net)                                   1   0.0086 
  mprj/i_FF[32]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0847   0.2567   1.0500   0.0342   0.0361 &  28.3547 r
  data arrival time                                                                                                 28.3547

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[32]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1868   0.9500   0.0000   0.1351 &  35.7460 r
  clock reconvergence pessimism                                                                           0.0000    35.7460
  clock uncertainty                                                                                      -0.1000    35.6460
  library setup time                                                                    1.0000           -0.1473    35.4987
  data required time                                                                                                35.4987
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4987
  data arrival time                                                                                                -28.3547
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1440

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3027 
  total derate : arrival time                                                                            -0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3670 

  slack (with derating applied) (MET)                                                                     7.1440 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5110 



  Startpoint: wbs_dat_i[16]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[16]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[16] (in)                                                           7.9185                     4.4630 &  26.4630 r
  wbs_dat_i[16] (net)                                    2   0.2740 
  mprj/wbs_dat_i[16] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.4630 r
  mprj/wbs_dat_i[16] (net) 
  mprj/i_BUF[16]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.9479   7.9252   1.0500   1.6148   1.8363 &  28.2993 r
  mprj/i_BUF[16]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2432   1.0500            0.2016 &  28.5009 r
  mprj/buf_i[16] (net)                                   1   0.0084 
  mprj/i_FF[16]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0513   0.2432   1.0500   0.0208   0.0220 &  28.5229 r
  data arrival time                                                                                                 28.5229

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[16]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1998   0.9500   0.0000   0.3235 &  35.9345 r
  clock reconvergence pessimism                                                                           0.0000    35.9345
  clock uncertainty                                                                                      -0.1000    35.8345
  library setup time                                                                    1.0000           -0.1462    35.6883
  data required time                                                                                                35.6883
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6883
  data arrival time                                                                                                -28.5229
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1654

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0981 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4107 

  slack (with derating applied) (MET)                                                                     7.1654 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.5761 



  Startpoint: la_data_in[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[180]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[52] (in)                                                          8.2870                     4.6689 &  26.6689 r
  la_data_in[52] (net)                                   2   0.2868 
  mprj/la_data_in[52] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.6689 r
  mprj/la_data_in[52] (net) 
  mprj/i_BUF[180]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.9125   8.2945   1.0500   2.0044   2.2530 &  28.9219 r
  mprj/i_BUF[180]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2331   1.0500            0.1689 &  29.0907 r
  mprj/buf_i[180] (net)                                  1   0.0042 
  mprj/i_FF[180]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0181   0.2331   1.0500   0.0069   0.0073 &  29.0981 r
  data arrival time                                                                                                 29.0981

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[180]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2761   0.9500   0.0000   0.9246 &  36.5355 r
  clock reconvergence pessimism                                                                           0.0000    36.5355
  clock uncertainty                                                                                      -0.1000    36.4355
  library setup time                                                                    1.0000           -0.1452    36.2903
  data required time                                                                                                36.2903
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2903
  data arrival time                                                                                                -29.0981
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.1923

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.1157 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4599 

  slack (with derating applied) (MET)                                                                     7.1923 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6521 



  Startpoint: wbs_dat_i[15]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[15]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[15] (in)                                                           8.0924                     4.5596 &  26.5596 r
  wbs_dat_i[15] (net)                                    2   0.2800 
  mprj/wbs_dat_i[15] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.5596 r
  mprj/wbs_dat_i[15] (net) 
  mprj/i_BUF[15]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5517   8.0994   1.0500   1.4433   1.6623 &  28.2219 r
  mprj/i_BUF[15]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2331   1.0500            0.1806 &  28.4025 r
  mprj/buf_i[15] (net)                                   1   0.0049 
  mprj/i_FF[15]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0401   0.2331   1.0500   0.0162   0.0170 &  28.4195 r
  data arrival time                                                                                                 28.4195

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[15]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1871   0.9500   0.0000   0.2825 &  35.8934 r
  clock reconvergence pessimism                                                                           0.0000    35.8934
  clock uncertainty                                                                                      -0.1000    35.7934
  library setup time                                                                    1.0000           -0.1446    35.6487
  data required time                                                                                                35.6487
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6487
  data arrival time                                                                                                -28.4195
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.2292

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3104 
  total derate : arrival time                                                                            -0.0886 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3990 

  slack (with derating applied) (MET)                                                                     7.2292 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.6282 



  Startpoint: la_data_in[50]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[178]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[50] (in)                                                          8.1227                     4.5760 &  26.5760 r
  la_data_in[50] (net)                                   2   0.2810 
  mprj/la_data_in[50] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5760 r
  mprj/la_data_in[50] (net) 
  mprj/i_BUF[178]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.5372   8.1300   1.0500   1.8529   2.0898 &  28.6658 r
  mprj/i_BUF[178]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2602   1.0500            0.2071 &  28.8728 r
  mprj/buf_i[178] (net)                                  2   0.0124 
  mprj/i_FF[178]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0593   0.2602   1.0500   0.0241   0.0255 &  28.8983 r
  data arrival time                                                                                                 28.8983

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[178]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2834   0.9500   0.0000   0.9012 &  36.5122 r
  clock reconvergence pessimism                                                                           0.0000    36.5122
  clock uncertainty                                                                                      -0.1000    36.4122
  library setup time                                                                    1.0000           -0.1482    36.2639
  data required time                                                                                                36.2639
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2639
  data arrival time                                                                                                -28.8983
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.3656

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3430 
  total derate : arrival time                                                                            -0.1106 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4536 

  slack (with derating applied) (MET)                                                                     7.3656 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8192 



  Startpoint: la_oenb[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[127]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[63] (in)                                                             8.0220                     4.5176 &  26.5176 r
  la_oenb[63] (net)                                      2   0.2775 
  mprj/la_oenb[63] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.5176 r
  mprj/la_oenb[63] (net) 
  mprj/i_BUF[127]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.7028   8.0295   1.0500   1.5087   1.7338 &  28.2514 r
  mprj/i_BUF[127]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4097   1.0500            0.3507 &  28.6021 r
  mprj/buf_i[127] (net)                                  2   0.0629 
  mprj/i_FF[127]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0277   0.4099   1.0500   0.0109   0.0172 &  28.6193 r
  data arrival time                                                                                                 28.6193

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[127]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2897   0.9500   0.0000   0.7279 &  36.3388 r
  clock reconvergence pessimism                                                                           0.0000    36.3388
  clock uncertainty                                                                                      -0.1000    36.2388
  library setup time                                                                    1.0000           -0.1617    36.0772
  data required time                                                                                                36.0772
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0772
  data arrival time                                                                                                -28.6193
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4579

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3339 
  total derate : arrival time                                                                            -0.1001 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4339 

  slack (with derating applied) (MET)                                                                     7.4579 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8918 



  Startpoint: wbs_adr_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[40]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[8] (in)                                                            7.6900                     4.3264 &  26.3264 r
  wbs_adr_i[8] (net)                                     2   0.2658 
  mprj/wbs_adr_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3264 r
  mprj/wbs_adr_i[8] (net) 
  mprj/i_BUF[40]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.8682   7.6975   1.0500   1.1544   1.3597 &  27.6861 r
  mprj/i_BUF[40]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2570   1.0500            0.2296 &  27.9157 r
  mprj/buf_i[40] (net)                                   2   0.0132 
  mprj/i_FF[40]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2570   1.0500   0.0000   0.0002 &  27.9158 r
  data arrival time                                                                                                 27.9158

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[40]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1474   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1471    35.3895
  data required time                                                                                                35.3895
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3895
  data arrival time                                                                                                -27.9158
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.0757 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3726 

  slack (with derating applied) (MET)                                                                     7.4737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8463 



  Startpoint: wbs_dat_i[12]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[12]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[12] (in)                                                           8.2063                     4.6180 &  26.6180 r
  wbs_dat_i[12] (net)                                    2   0.2838 
  mprj/wbs_dat_i[12] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6180 r
  mprj/wbs_dat_i[12] (net) 
  mprj/i_BUF[12]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.9568   8.2144   1.0500   1.1913   1.4075 &  28.0255 r
  mprj/i_BUF[12]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2405   1.0500            0.1814 &  28.2069 r
  mprj/buf_i[12] (net)                                   1   0.0066 
  mprj/i_FF[12]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0510   0.2405   1.0500   0.0207   0.0218 &  28.2287 r
  data arrival time                                                                                                 28.2287

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[12]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2027   0.9500   0.0000   0.3512 &  35.9621 r
  clock reconvergence pessimism                                                                           0.0000    35.9621
  clock uncertainty                                                                                      -0.1000    35.8621
  library setup time                                                                    1.0000           -0.1460    35.7161
  data required time                                                                                                35.7161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7161
  data arrival time                                                                                                -28.2287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.4875

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3140 
  total derate : arrival time                                                                            -0.0767 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3907 

  slack (with derating applied) (MET)                                                                     7.4875 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8782 



  Startpoint: wbs_dat_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[1]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[1] (in)                                                            8.1304                     4.5709 &  26.5709 r
  wbs_dat_i[1] (net)                                     2   0.2810 
  mprj/wbs_dat_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5709 r
  mprj/wbs_dat_i[1] (net) 
  mprj/i_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.4673   8.1392   1.0500   0.9997   1.2156 &  27.7865 r
  mprj/i_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2418   1.0500            0.1873 &  27.9738 r
  mprj/buf_i[1] (net)                                    1   0.0072 
  mprj/i_FF[1]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0000   0.2418   1.0500   0.0000   0.0001 &  27.9739 r
  data arrival time                                                                                                 27.9739

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[1]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1833   0.9500   0.0000   0.1243 &  35.7352 r
  clock reconvergence pessimism                                                                           0.0000    35.7352
  clock uncertainty                                                                                      -0.1000    35.6352
  library setup time                                                                    1.0000           -0.1460    35.4893
  data required time                                                                                                35.4893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4893
  data arrival time                                                                                                -27.9739
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5154

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3021 
  total derate : arrival time                                                                            -0.0668 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3689 

  slack (with derating applied) (MET)                                                                     7.5154 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.8843 



  Startpoint: wbs_dat_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[30]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[30] (in)                                                           8.2557                     4.6609 &  26.6609 r
  wbs_dat_i[30] (net)                                    2   0.2860 
  mprj/wbs_dat_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.6609 r
  mprj/wbs_dat_i[30] (net) 
  mprj/i_BUF[30]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.2233   8.2619   1.0500   1.3009   1.5033 &  28.1642 r
  mprj/i_BUF[30]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2349   1.0500            0.1727 &  28.3369 r
  mprj/buf_i[30] (net)                                   1   0.0048 
  mprj/i_FF[30]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2349   1.0500   0.0000   0.0000 &  28.3369 r
  data arrival time                                                                                                 28.3369

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[30]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2654   0.9500   0.0000   0.5507 &  36.1616 r
  clock reconvergence pessimism                                                                           0.0000    36.1616
  clock uncertainty                                                                                      -0.1000    36.0616
  library setup time                                                                    1.0000           -0.1455    35.9161
  data required time                                                                                                35.9161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9161
  data arrival time                                                                                                -28.3369
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5792

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3245 
  total derate : arrival time                                                                            -0.0798 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4043 

  slack (with derating applied) (MET)                                                                     7.5792 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9835 



  Startpoint: wbs_sel_i[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[232]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[2] (in)                                                            8.1317                     4.5722 &  26.5722 r
  wbs_sel_i[2] (net)                                     2   0.2810 
  mprj/wbs_sel_i[2] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.5722 r
  mprj/wbs_sel_i[2] (net) 
  mprj/i_BUF[232]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.0845   8.1403   1.0500   0.8502   1.0571 &  27.6293 r
  mprj/i_BUF[232]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2774   1.0500            0.2237 &  27.8530 r
  mprj/buf_i[232] (net)                                  2   0.0179 
  mprj/i_FF[232]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0267   0.2774   1.0500   0.0104   0.0112 &  27.8643 r
  data arrival time                                                                                                 27.8643

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[232]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1754   0.9500   0.0000   0.0978 &  35.7087 r
  clock reconvergence pessimism                                                                           0.0000    35.7087
  clock uncertainty                                                                                      -0.1000    35.6087
  library setup time                                                                    1.0000           -0.1491    35.4596
  data required time                                                                                                35.4596
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4596
  data arrival time                                                                                                -27.8643
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.5953

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3007 
  total derate : arrival time                                                                            -0.0615 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3622 

  slack (with derating applied) (MET)                                                                     7.5953 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          7.9575 



  Startpoint: wbs_stb_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[235]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_stb_i (in)                                                               8.5448                     4.8053 &  26.8053 r
  wbs_stb_i (net)                                        2   0.2954 
  mprj/wbs_stb_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.8053 r
  mprj/wbs_stb_i (net) 
  mprj/i_BUF[235]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6973   8.5539   1.0500   0.6881   0.8992 &  27.7045 r
  mprj/i_BUF[235]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2473   1.0500            0.1681 &  27.8727 r
  mprj/buf_i[235] (net)                                  1   0.0072 
  mprj/i_FF[235]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0305   0.2473   1.0500   0.0124   0.0131 &  27.8857 r
  data arrival time                                                                                                 27.8857

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[235]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1959   0.9500   0.0000   0.1657 &  35.7766 r
  clock reconvergence pessimism                                                                           0.0000    35.7766
  clock uncertainty                                                                                      -0.1000    35.6766
  library setup time                                                                    1.0000           -0.1465    35.5301
  data required time                                                                                                35.5301
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5301
  data arrival time                                                                                                -27.8857
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6443

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3043 
  total derate : arrival time                                                                            -0.0514 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (MET)                                                                     7.6443 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0000 



  Startpoint: wbs_dat_i[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[14]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[14] (in)                                                           7.6952                     4.3352 &  26.3352 r
  wbs_dat_i[14] (net)                                    2   0.2662 
  mprj/wbs_dat_i[14] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3352 r
  mprj/wbs_dat_i[14] (net) 
  mprj/i_BUF[14]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0006   7.7019   1.0500   1.2109   1.4112 &  27.7465 r
  mprj/i_BUF[14]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2259   1.0500            0.1970 &  27.9435 r
  mprj/buf_i[14] (net)                                   1   0.0044 
  mprj/i_FF[14]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0418   0.2259   1.0500   0.0169   0.0178 &  27.9613 r
  data arrival time                                                                                                 27.9613

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[14]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1876   0.9500   0.0000   0.2822 &  35.8931 r
  clock reconvergence pessimism                                                                           0.0000    35.8931
  clock uncertainty                                                                                      -0.1000    35.7931
  library setup time                                                                    1.0000           -0.1430    35.6500
  data required time                                                                                                35.6500
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6500
  data arrival time                                                                                                -27.9613
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.6887

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3104 
  total derate : arrival time                                                                            -0.0774 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3878 

  slack (with derating applied) (MET)                                                                     7.6887 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0766 



  Startpoint: io_in[37] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[229]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[37] (in)                                                              10.5858                     5.9037 &  27.9037 r
  io_in[37] (net)                                        2   0.3645 
  mprj/io_in[37] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.9037 r
  mprj/io_in[37] (net) 
  mprj/i_BUF[229]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000  10.6064   1.0500   0.0000   0.3052 &  28.2089 r
  mprj/i_BUF[229]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3554   1.0500            0.1592 &  28.3681 r
  mprj/buf_i[229] (net)                                  2   0.0338 
  mprj/i_FF[229]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3554   1.0500   0.0000   0.0011 &  28.3691 r
  data arrival time                                                                                                 28.3691

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[229]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7444 &  36.3553 r
  clock reconvergence pessimism                                                                           0.0000    36.3553
  clock uncertainty                                                                                      -0.1000    36.2553
  library setup time                                                                    1.0000           -0.1567    36.0986
  data required time                                                                                                36.0986
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0986
  data arrival time                                                                                                -28.3691
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7295

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3347 
  total derate : arrival time                                                                            -0.0222 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3569 

  slack (with derating applied) (MET)                                                                     7.7295 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0864 



  Startpoint: wbs_dat_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[0]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[0] (in)                                                            7.9421                     4.4665 &  26.4665 r
  wbs_dat_i[0] (net)                                     2   0.2745 
  mprj/wbs_dat_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.4665 r
  mprj/wbs_dat_i[0] (net) 
  mprj/i_BUF[0]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.0534   7.9504   1.0500   0.8372   1.0391 &  27.5056 r
  mprj/i_BUF[0]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2601   1.0500            0.2177 &  27.7233 r
  mprj/buf_i[0] (net)                                    2   0.0131 
  mprj/i_FF[0]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0691   0.2601   1.0500   0.0281   0.0297 &  27.7530 r
  data arrival time                                                                                                 27.7530

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[0]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1833   0.9500   0.0000   0.1257 &  35.7367 r
  clock reconvergence pessimism                                                                           0.0000    35.7367
  clock uncertainty                                                                                      -0.1000    35.6367
  library setup time                                                                    1.0000           -0.1476    35.4890
  data required time                                                                                                35.4890
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4890
  data arrival time                                                                                                -27.7530
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7361

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3022 
  total derate : arrival time                                                                            -0.0613 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3634 

  slack (with derating applied) (MET)                                                                     7.7361 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.0995 



  Startpoint: io_in[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[193]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[1] (in)                                                                9.8466                     5.5044 &  27.5044 r
  io_in[1] (net)                                         2   0.3394 
  mprj/io_in[1] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.5044 r
  mprj/io_in[1] (net) 
  mprj/i_BUF[193]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7036   9.8628   1.0500   0.2676   0.5426 &  28.0470 r
  mprj/i_BUF[193]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3125   1.0500            0.1579 &  28.2049 r
  mprj/buf_i[193] (net)                                  2   0.0220 
  mprj/i_FF[193]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3126   1.0500   0.0000   0.0004 &  28.2054 r
  data arrival time                                                                                                 28.2054

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[193]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2544   0.9500   0.0000   0.6186 &  36.2295 r
  clock reconvergence pessimism                                                                           0.0000    36.2295
  clock uncertainty                                                                                      -0.1000    36.1295
  library setup time                                                                    1.0000           -0.1527    35.9768
  data required time                                                                                                35.9768
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9768
  data arrival time                                                                                                -28.2054
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7714

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3281 
  total derate : arrival time                                                                            -0.0334 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3615 

  slack (with derating applied) (MET)                                                                     7.7714 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1329 



  Startpoint: wbs_dat_i[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[4]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[4] (in)                                                            7.8082                     4.3918 &  26.3918 r
  wbs_dat_i[4] (net)                                     2   0.2698 
  mprj/wbs_dat_i[4] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3918 r
  mprj/wbs_dat_i[4] (net) 
  mprj/i_BUF[4]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    2.4183   7.8161   1.0500   0.9791   1.1822 &  27.5740 r
  mprj/i_BUF[4]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2336   1.0500            0.1982 &  27.7722 r
  mprj/buf_i[4] (net)                                    1   0.0062 
  mprj/i_FF[4]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0176   0.2336   1.0500   0.0070   0.0074 &  27.7796 r
  data arrival time                                                                                                 27.7796

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[4]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1643   0.9500   0.0000   0.2009 &  35.8118 r
  clock reconvergence pessimism                                                                           0.0000    35.8118
  clock uncertainty                                                                                      -0.1000    35.7118
  library setup time                                                                    1.0000           -0.1446    35.5672
  data required time                                                                                                35.5672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5672
  data arrival time                                                                                                -27.7796
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.7876

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3061 
  total derate : arrival time                                                                            -0.0661 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3722 

  slack (with derating applied) (MET)                                                                     7.7876 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1598 



  Startpoint: wbs_adr_i[3]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[35]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[3] (in)                                                            7.8103                     4.3942 &  26.3942 r
  wbs_adr_i[3] (net)                                     2   0.2700 
  mprj/wbs_adr_i[3] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3942 r
  mprj/wbs_adr_i[3] (net) 
  mprj/i_BUF[35]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8081   7.8181   1.0500   0.7366   0.9270 &  27.3212 r
  mprj/i_BUF[35]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2720   1.0500            0.2372 &  27.5584 r
  mprj/buf_i[35] (net)                                   2   0.0175 
  mprj/i_FF[35]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0790   0.2720   1.0500   0.0319   0.0338 &  27.5922 r
  data arrival time                                                                                                 27.5922

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[35]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1664   0.9500   0.0000   0.0698 &  35.6807 r
  clock reconvergence pessimism                                                                           0.0000    35.6807
  clock uncertainty                                                                                      -0.1000    35.5807
  library setup time                                                                    1.0000           -0.1486    35.4321
  data required time                                                                                                35.4321
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4321
  data arrival time                                                                                                -27.5922
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8399

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2992 
  total derate : arrival time                                                                            -0.0570 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3563 

  slack (with derating applied) (MET)                                                                     7.8399 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.1962 



  Startpoint: la_data_in[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[177]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[49] (in)                                                          7.7663                     4.3741 &  26.3741 r
  la_data_in[49] (net)                                   2   0.2686 
  mprj/la_data_in[49] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3741 r
  mprj/la_data_in[49] (net) 
  mprj/i_BUF[177]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.8778   7.7733   1.0500   1.5862   1.8033 &  28.1775 r
  mprj/i_BUF[177]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2633   1.0500            0.2316 &  28.4091 r
  mprj/buf_i[177] (net)                                  2   0.0147 
  mprj/i_FF[177]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0406   0.2633   1.0500   0.0163   0.0173 &  28.4264 r
  data arrival time                                                                                                 28.4264

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[177]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2755   0.9500   0.0000   0.9257 &  36.5366 r
  clock reconvergence pessimism                                                                           0.0000    36.5366
  clock uncertainty                                                                                      -0.1000    36.4366
  library setup time                                                                    1.0000           -0.1484    36.2882
  data required time                                                                                                36.2882
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2882
  data arrival time                                                                                                -28.4264
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.8617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3443 
  total derate : arrival time                                                                            -0.0977 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4420 

  slack (with derating applied) (MET)                                                                     7.8617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3037 



  Startpoint: io_in[13] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[205]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[13] (in)                                                               7.1123                     4.0457 &  26.0457 r
  io_in[13] (net)                                        2   0.2474 
  mprj/io_in[13] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.0457 r
  mprj/io_in[13] (net) 
  mprj/i_BUF[205]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.0016   7.1148   1.0500   1.5474   1.7111 &  27.7568 r
  mprj/i_BUF[205]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3164   1.0500            0.3188 &  28.0756 r
  mprj/buf_i[205] (net)                                  2   0.0362 
  mprj/i_FF[205]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0223   0.3164   1.0500   0.0089   0.0103 &  28.0859 r
  data arrival time                                                                                                 28.0859

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[205]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2693   0.9500   0.0000   0.6372 &  36.2481 r
  clock reconvergence pessimism                                                                           0.0000    36.2481
  clock uncertainty                                                                                      -0.1000    36.1481
  library setup time                                                                    1.0000           -0.1532    35.9949
  data required time                                                                                                35.9949
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9949
  data arrival time                                                                                                -28.0859
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9091

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3291 
  total derate : arrival time                                                                            -0.0972 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4262 

  slack (with derating applied) (MET)                                                                     7.9091 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3353 



  Startpoint: wbs_we_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[234]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_we_i (in)                                                                8.5501                     4.8261 &  26.8261 r
  wbs_we_i (net)                                         2   0.2963 
  mprj/wbs_we_i (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.8261 r
  mprj/wbs_we_i (net) 
  mprj/i_BUF[234]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.0438   8.5567   1.0500   0.4140   0.5937 &  27.4198 r
  mprj/i_BUF[234]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2512   1.0500            0.1720 &  27.5919 r
  mprj/buf_i[234] (net)                                  1   0.0083 
  mprj/i_FF[234]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0205   0.2512   1.0500   0.0079   0.0084 &  27.6003 r
  data arrival time                                                                                                 27.6003

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[234]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1925   0.9500   0.0000   0.1542 &  35.7651 r
  clock reconvergence pessimism                                                                           0.0000    35.7651
  clock uncertainty                                                                                      -0.1000    35.6651
  library setup time                                                                    1.0000           -0.1469    35.5183
  data required time                                                                                                35.5183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5183
  data arrival time                                                                                                -27.6003
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9180

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3037 
  total derate : arrival time                                                                            -0.0369 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3405 

  slack (with derating applied) (MET)                                                                     7.9180 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.2585 



  Startpoint: wbs_dat_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[28]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[28] (in)                                                           7.4466                     4.1994 &  26.1994 r
  wbs_dat_i[28] (net)                                    2   0.2577 
  mprj/wbs_dat_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1994 r
  mprj/wbs_dat_i[28] (net) 
  mprj/i_BUF[28]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5066   7.4525   1.0500   1.4302   1.6267 &  27.8261 r
  mprj/i_BUF[28]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2205   1.0500            0.2064 &  28.0325 r
  mprj/buf_i[28] (net)                                   1   0.0038 
  mprj/i_FF[28]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2205   1.0500   0.0000   0.0000 &  28.0326 r
  data arrival time                                                                                                 28.0326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[28]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2770   0.9500   0.0000   0.6185 &  36.2294 r
  clock reconvergence pessimism                                                                           0.0000    36.2294
  clock uncertainty                                                                                      -0.1000    36.1294
  library setup time                                                                    1.0000           -0.1423    35.9871
  data required time                                                                                                35.9871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9871
  data arrival time                                                                                                -28.0326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9545

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3281 
  total derate : arrival time                                                                            -0.0873 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4154 

  slack (with derating applied) (MET)                                                                     7.9545 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.3699 



  Startpoint: io_in[21] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[213]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[21] (in)                                                               6.6273                     3.7811 &  25.7811 r
  io_in[21] (net)                                        2   0.2308 
  mprj/io_in[21] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7811 r
  mprj/io_in[21] (net) 
  mprj/i_BUF[213]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  4.6265   6.6284   1.0500   1.8664   2.0183 &  27.7994 r
  mprj/i_BUF[213]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2840   1.0500            0.3165 &  28.1159 r
  mprj/buf_i[213] (net)                                  2   0.0272 
  mprj/i_FF[213]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2840   1.0500   0.0000   0.0007 &  28.1166 r
  data arrival time                                                                                                 28.1166

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[213]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2481   0.9500   0.0000   0.7132 &  36.3242 r
  clock reconvergence pessimism                                                                           0.0000    36.3242
  clock uncertainty                                                                                      -0.1000    36.2242
  library setup time                                                                    1.0000           -0.1501    36.0740
  data required time                                                                                                36.0740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0740
  data arrival time                                                                                                -28.1166
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        7.9574

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3331 
  total derate : arrival time                                                                            -0.1112 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4443 

  slack (with derating applied) (MET)                                                                     7.9574 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4017 



  Startpoint: la_data_in[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[187]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[59] (in)                                                          8.0591                     4.5405 &  26.5405 r
  la_data_in[59] (net)                                   2   0.2788 
  mprj/la_data_in[59] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.5405 r
  mprj/la_data_in[59] (net) 
  mprj/i_BUF[187]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8718   8.0663   1.0500   1.1574   1.3627 &  27.9032 r
  mprj/i_BUF[187]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3205   1.0500            0.2693 &  28.1725 r
  mprj/buf_i[187] (net)                                  2   0.0333 
  mprj/i_FF[187]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0921   0.3205   1.0500   0.0368   0.0396 &  28.2121 r
  data arrival time                                                                                                 28.2121

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[187]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   0.9500   0.0000   0.8643 &  36.4752 r
  clock reconvergence pessimism                                                                           0.0000    36.4752
  clock uncertainty                                                                                      -0.1000    36.3752
  library setup time                                                                    1.0000           -0.1536    36.2216
  data required time                                                                                                36.2216
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2216
  data arrival time                                                                                                -28.2121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0094

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.0796 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4206 

  slack (with derating applied) (MET)                                                                     8.0094 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4301 



  Startpoint: wbs_adr_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[51]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[19] (in)                                                           7.7065                     4.3433 &  26.3433 r
  wbs_adr_i[19] (net)                                    2   0.2666 
  mprj/wbs_adr_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.3433 r
  mprj/wbs_adr_i[19] (net) 
  mprj/i_BUF[51]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2928   7.7130   1.0500   0.9297   1.1131 &  27.4564 r
  mprj/i_BUF[51]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2369   1.0500            0.2078 &  27.6643 r
  mprj/buf_i[51] (net)                                   1   0.0075 
  mprj/i_FF[51]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0688   0.2369   1.0500   0.0280   0.0294 &  27.6937 r
  data arrival time                                                                                                 27.6937

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[51]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2125   0.9500   0.0000   0.3542 &  35.9651 r
  clock reconvergence pessimism                                                                           0.0000    35.9651
  clock uncertainty                                                                                      -0.1000    35.8651
  library setup time                                                                    1.0000           -0.1457    35.7195
  data required time                                                                                                35.7195
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7195
  data arrival time                                                                                                -27.6937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0258

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3142 
  total derate : arrival time                                                                            -0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3785 

  slack (with derating applied) (MET)                                                                     8.0258 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4043 



  Startpoint: la_data_in[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[162]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[34] (in)                                                          7.8496                     4.4348 &  26.4348 r
  la_data_in[34] (net)                                   2   0.2720 
  mprj/la_data_in[34] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4348 r
  mprj/la_data_in[34] (net) 
  mprj/i_BUF[162]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4624   7.8551   1.0500   1.3030   1.4951 &  27.9299 r
  mprj/i_BUF[162]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2583   1.0500            0.2215 &  28.1515 r
  mprj/buf_i[162] (net)                                  2   0.0130 
  mprj/i_FF[162]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0164   0.2583   1.0500   0.0062   0.0067 &  28.1582 r
  data arrival time                                                                                                 28.1582

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[162]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2920   0.9500   0.0000   0.8570 &  36.4679 r
  clock reconvergence pessimism                                                                           0.0000    36.4679
  clock uncertainty                                                                                      -0.1000    36.3679
  library setup time                                                                    1.0000           -0.1481    36.2198
  data required time                                                                                                36.2198
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2198
  data arrival time                                                                                                -28.1582
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0617

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3406 
  total derate : arrival time                                                                            -0.0821 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4227 

  slack (with derating applied) (MET)                                                                     8.0617 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4844 



  Startpoint: la_data_in[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[181]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[53] (in)                                                          7.8087                     4.4009 &  26.4009 r
  la_data_in[53] (net)                                   2   0.2702 
  mprj/la_data_in[53] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.4009 r
  mprj/la_data_in[53] (net) 
  mprj/i_BUF[181]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4896   7.8154   1.0500   1.4194   1.6287 &  28.0297 r
  mprj/i_BUF[181]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2314   1.0500            0.1959 &  28.2255 r
  mprj/buf_i[181] (net)                                  1   0.0055 
  mprj/i_FF[181]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2314   1.0500   0.0000   0.0000 &  28.2256 r
  data arrival time                                                                                                 28.2256

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[181]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2759   0.9500   0.0000   0.9249 &  36.5359 r
  clock reconvergence pessimism                                                                           0.0000    36.5359
  clock uncertainty                                                                                      -0.1000    36.4359
  library setup time                                                                    1.0000           -0.1448    36.2911
  data required time                                                                                                36.2911
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2911
  data arrival time                                                                                                -28.2256
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.0869 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4311 

  slack (with derating applied) (MET)                                                                     8.0655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4966 



  Startpoint: wbs_dat_i[8]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[8]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[8] (in)                                                            7.6864                     4.3299 &  26.3299 r
  wbs_dat_i[8] (net)                                     2   0.2659 
  mprj/wbs_dat_i[8] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.3299 r
  mprj/wbs_dat_i[8] (net) 
  mprj/i_BUF[8]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    1.4287   7.6932   1.0500   0.5778   0.7509 &  27.0808 r
  mprj/i_BUF[8]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2313   1.0500            0.2031 &  27.2839 r
  mprj/buf_i[8] (net)                                    1   0.0059 
  mprj/i_FF[8]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0453   0.2313   1.0500   0.0184   0.0194 &  27.3032 r
  data arrival time                                                                                                 27.3032

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[8]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1474   0.9500   0.0000   0.0257 &  35.6367 r
  clock reconvergence pessimism                                                                           0.0000    35.6367
  clock uncertainty                                                                                      -0.1000    35.5367
  library setup time                                                                    1.0000           -0.1440    35.3927
  data required time                                                                                                35.3927
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.3927
  data arrival time                                                                                                -27.3032
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.0894

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.2969 
  total derate : arrival time                                                                            -0.0463 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3432 

  slack (with derating applied) (MET)                                                                     8.0894 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.4327 



  Startpoint: la_data_in[46]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[174]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[46] (in)                                                          7.5001                     4.2289 &  26.2289 r
  la_data_in[46] (net)                                   2   0.2595 
  mprj/la_data_in[46] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2289 r
  mprj/la_data_in[46] (net) 
  mprj/i_BUF[174]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.6604   7.5061   1.0500   1.4956   1.6966 &  27.9255 r
  mprj/i_BUF[174]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2567   1.0500            0.2406 &  28.1662 r
  mprj/buf_i[174] (net)                                  2   0.0138 
  mprj/i_FF[174]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0158   0.2567   1.0500   0.0061   0.0066 &  28.1728 r
  data arrival time                                                                                                 28.1728

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[174]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2767   0.9500   0.0000   0.9235 &  36.5345 r
  clock reconvergence pessimism                                                                           0.0000    36.5345
  clock uncertainty                                                                                      -0.1000    36.4345
  library setup time                                                                    1.0000           -0.1478    36.2866
  data required time                                                                                                36.2866
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2866
  data arrival time                                                                                                -28.1728
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1138

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.0926 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4367 

  slack (with derating applied) (MET)                                                                     8.1138 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5505 



  Startpoint: la_data_in[48]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[176]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[48] (in)                                                          7.4888                     4.2223 &  26.2223 r
  la_data_in[48] (net)                                   2   0.2591 
  mprj/la_data_in[48] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2223 r
  mprj/la_data_in[48] (net) 
  mprj/i_BUF[176]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.5771   7.4950   1.0500   1.4601   1.6607 &  27.8830 r
  mprj/i_BUF[176]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2501   1.0500            0.2345 &  28.1175 r
  mprj/buf_i[176] (net)                                  2   0.0120 
  mprj/i_FF[176]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0494   0.2501   1.0500   0.0198   0.0209 &  28.1384 r
  data arrival time                                                                                                 28.1384

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[176]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2761   0.9500   0.0000   0.9245 &  36.5355 r
  clock reconvergence pessimism                                                                           0.0000    36.5355
  clock uncertainty                                                                                      -0.1000    36.4355
  library setup time                                                                    1.0000           -0.1473    36.2882
  data required time                                                                                                36.2882
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2882
  data arrival time                                                                                                -28.1384
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1498

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.0912 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4355 

  slack (with derating applied) (MET)                                                                     8.1498 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5852 



  Startpoint: wbs_adr_i[31]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[63]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[31] (in)                                                           7.2427                     4.0858 &  26.0858 r
  wbs_adr_i[31] (net)                                    2   0.2506 
  mprj/wbs_adr_i[31] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0858 r
  mprj/wbs_adr_i[31] (net) 
  mprj/i_BUF[63]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0462   7.2482   1.0500   1.2349   1.4163 &  27.5020 r
  mprj/i_BUF[63]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2232   1.0500            0.2215 &  27.7235 r
  mprj/buf_i[63] (net)                                   1   0.0053 
  mprj/i_FF[63]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2232   1.0500   0.0000   0.0001 &  27.7236 r
  data arrival time                                                                                                 27.7236

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[63]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2589   0.9500   0.0000   0.5165 &  36.1274 r
  clock reconvergence pessimism                                                                           0.0000    36.1274
  clock uncertainty                                                                                      -0.1000    36.0274
  library setup time                                                                    1.0000           -0.1428    35.8846
  data required time                                                                                                35.8846
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8846
  data arrival time                                                                                                -27.7236
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1609

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3227 
  total derate : arrival time                                                                            -0.0780 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4007 

  slack (with derating applied) (MET)                                                                     8.1610 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5617 



  Startpoint: wbs_dat_i[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[10]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[10] (in)                                                           7.5437                     4.2472 &  26.2472 r
  wbs_dat_i[10] (net)                                    2   0.2608 
  mprj/wbs_dat_i[10] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.2472 r
  mprj/wbs_dat_i[10] (net) 
  mprj/i_BUF[10]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2686   7.5506   1.0500   0.9082   1.0955 &  27.3426 r
  mprj/i_BUF[10]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2183   1.0500            0.1983 &  27.5409 r
  mprj/buf_i[10] (net)                                   1   0.0028 
  mprj/i_FF[10]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2183   1.0500   0.0000   0.0000 &  27.5409 r
  data arrival time                                                                                                 27.5409

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[10]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2025   0.9500   0.0000   0.3513 &  35.9622 r
  clock reconvergence pessimism                                                                           0.0000    35.9622
  clock uncertainty                                                                                      -0.1000    35.8622
  library setup time                                                                    1.0000           -0.1414    35.7208
  data required time                                                                                                35.7208
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7208
  data arrival time                                                                                                -27.5409
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.1798

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3140 
  total derate : arrival time                                                                            -0.0616 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3756 

  slack (with derating applied) (MET)                                                                     8.1798 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5555 



  Startpoint: la_data_in[47]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[175]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[47] (in)                                                          7.4280                     4.1886 &  26.1886 r
  la_data_in[47] (net)                                   2   0.2570 
  mprj/la_data_in[47] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1886 r
  mprj/la_data_in[47] (net) 
  mprj/i_BUF[175]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.3800   7.4340   1.0500   1.3762   1.5708 &  27.7594 r
  mprj/i_BUF[175]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2802   1.0500            0.2670 &  28.0264 r
  mprj/buf_i[175] (net)                                  2   0.0221 
  mprj/i_FF[175]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1123   0.2802   1.0500   0.0455   0.0481 &  28.0745 r
  data arrival time                                                                                                 28.0745

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[175]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2752   0.9500   0.0000   0.9261 &  36.5371 r
  clock reconvergence pessimism                                                                           0.0000    36.5371
  clock uncertainty                                                                                      -0.1000    36.4371
  library setup time                                                                    1.0000           -0.1499    36.2871
  data required time                                                                                                36.2871
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2871
  data arrival time                                                                                                -28.0745
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2126

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3443 
  total derate : arrival time                                                                            -0.0898 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4341 

  slack (with derating applied) (MET)                                                                     8.2126 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6467 



  Startpoint: la_oenb[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[82]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[18] (in)                                                             5.7606                     3.2661 &  25.2661 r
  la_oenb[18] (net)                                      2   0.1997 
  mprj/la_oenb[18] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.2661 r
  mprj/la_oenb[18] (net) 
  mprj/i_BUF[82]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   5.2350   5.7627   1.0500   2.1852   2.3636 &  27.6297 r
  mprj/i_BUF[82]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2033   1.0500            0.2901 &  27.9198 r
  mprj/buf_i[82] (net)                                   1   0.0052 
  mprj/i_FF[82]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2033   1.0500   0.0000   0.0001 &  27.9199 r
  data arrival time                                                                                                 27.9199

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[82]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2948   0.9500   0.0000   0.7790 &  36.3899 r
  clock reconvergence pessimism                                                                           0.0000    36.3899
  clock uncertainty                                                                                      -0.1000    36.2899
  library setup time                                                                    1.0000           -0.1386    36.1513
  data required time                                                                                                36.1513
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1513
  data arrival time                                                                                                -27.9199
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2315

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3365 
  total derate : arrival time                                                                            -0.1264 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4629 

  slack (with derating applied) (MET)                                                                     8.2315 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6944 



  Startpoint: io_in[35] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[227]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[35] (in)                                                               9.7239                     5.4375 &  27.4375 r
  io_in[35] (net)                                        2   0.3352 
  mprj/io_in[35] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.4375 r
  mprj/io_in[35] (net) 
  mprj/i_BUF[227]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.7395   1.0500   0.0000   0.2540 &  27.6915 r
  mprj/i_BUF[227]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3199   1.0500            0.1726 &  27.8641 r
  mprj/buf_i[227] (net)                                  2   0.0252 
  mprj/i_FF[227]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0176   0.3199   1.0500   0.0071   0.0080 &  27.8720 r
  data arrival time                                                                                                 27.8720

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[227]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7503 &  36.3612 r
  clock reconvergence pessimism                                                                           0.0000    36.3612
  clock uncertainty                                                                                      -0.1000    36.2612
  library setup time                                                                    1.0000           -0.1535    36.1077
  data required time                                                                                                36.1077
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1077
  data arrival time                                                                                                -27.8720
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2356

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3350 
  total derate : arrival time                                                                            -0.0207 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3557 

  slack (with derating applied) (MET)                                                                     8.2356 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.5913 



  Startpoint: wbs_adr_i[7]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[39]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[7] (in)                                                            7.5298                     4.2379 &  26.2379 r
  wbs_adr_i[7] (net)                                     2   0.2603 
  mprj/wbs_adr_i[7] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.2379 r
  mprj/wbs_adr_i[7] (net) 
  mprj/i_BUF[39]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8039   7.5370   1.0500   0.7356   0.9164 &  27.1543 r
  mprj/i_BUF[39]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2526   1.0500            0.2346 &  27.3889 r
  mprj/buf_i[39] (net)                                   2   0.0126 
  mprj/i_FF[39]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0171   0.2526   1.0500   0.0065   0.0070 &  27.3959 r
  data arrival time                                                                                                 27.3959

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[39]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1864   0.9500   0.0000   0.2829 &  35.8938 r
  clock reconvergence pessimism                                                                           0.0000    35.8938
  clock uncertainty                                                                                      -0.1000    35.7938
  library setup time                                                                    1.0000           -0.1470    35.6468
  data required time                                                                                                35.6468
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6468
  data arrival time                                                                                                -27.3959
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2510

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3104 
  total derate : arrival time                                                                            -0.0551 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3656 

  slack (with derating applied) (MET)                                                                     8.2510 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6166 



  Startpoint: wbs_adr_i[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[62]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[30] (in)                                                           7.1607                     4.0366 &  26.0366 r
  wbs_adr_i[30] (net)                                    2   0.2477 
  mprj/wbs_adr_i[30] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0366 r
  mprj/wbs_adr_i[30] (net) 
  mprj/i_BUF[62]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.0009   7.1664   1.0500   1.2163   1.3974 &  27.4340 r
  mprj/i_BUF[62]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2208   1.0500            0.2239 &  27.6579 r
  mprj/buf_i[62] (net)                                   1   0.0050 
  mprj/i_FF[62]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2208   1.0500   0.0000   0.0000 &  27.6580 r
  data arrival time                                                                                                 27.6580

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[62]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2701   0.9500   0.0000   0.5771 &  36.1881 r
  clock reconvergence pessimism                                                                           0.0000    36.1881
  clock uncertainty                                                                                      -0.1000    36.0881
  library setup time                                                                    1.0000           -0.1424    35.9457
  data required time                                                                                                35.9457
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9457
  data arrival time                                                                                                -27.6580
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2877

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3259 
  total derate : arrival time                                                                            -0.0772 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4031 

  slack (with derating applied) (MET)                                                                     8.2877 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6908 



  Startpoint: wbs_dat_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[23]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[23] (in)                                                           7.1049                     4.0076 &  26.0076 r
  wbs_dat_i[23] (net)                                    2   0.2458 
  mprj/wbs_dat_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0076 r
  mprj/wbs_dat_i[23] (net) 
  mprj/i_BUF[23]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5145   7.1102   1.0500   1.0029   1.1725 &  27.1801 r
  mprj/i_BUF[23]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2163   1.0500            0.2227 &  27.4028 r
  mprj/buf_i[23] (net)                                   1   0.0039 
  mprj/i_FF[23]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2163   1.0500   0.0000   0.0000 &  27.4028 r
  data arrival time                                                                                                 27.4028

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[23]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1986   0.9500   0.0000   0.3243 &  35.9352 r
  clock reconvergence pessimism                                                                           0.0000    35.9352
  clock uncertainty                                                                                      -0.1000    35.8352
  library setup time                                                                    1.0000           -0.1410    35.6943
  data required time                                                                                                35.6943
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6943
  data arrival time                                                                                                -27.4028
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.2915

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0664 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3791 

  slack (with derating applied) (MET)                                                                     8.2915 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.6705 



  Startpoint: wbs_adr_i[23]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[55]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[23] (in)                                                           7.1307                     4.0222 &  26.0222 r
  wbs_adr_i[23] (net)                                    2   0.2467 
  mprj/wbs_adr_i[23] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0222 r
  mprj/wbs_adr_i[23] (net) 
  mprj/i_BUF[55]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3166   7.1361   1.0500   0.9364   1.1028 &  27.1250 r
  mprj/i_BUF[55]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2187   1.0500            0.2235 &  27.3486 r
  mprj/buf_i[55] (net)                                   1   0.0045 
  mprj/i_FF[55]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2187   1.0500   0.0000   0.0000 &  27.3486 r
  data arrival time                                                                                                 27.3486

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[55]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1984   0.9500   0.0000   0.3244 &  35.9354 r
  clock reconvergence pessimism                                                                           0.0000    35.9354
  clock uncertainty                                                                                      -0.1000    35.8354
  library setup time                                                                    1.0000           -0.1415    35.6939
  data required time                                                                                                35.6939
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6939
  data arrival time                                                                                                -27.3486
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3453

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0632 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3758 

  slack (with derating applied) (MET)                                                                     8.3453 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7211 



  Startpoint: io_in[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[194]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[2] (in)                                                                9.2452                     5.1757 &  27.1757 r
  io_in[2] (net)                                         2   0.3189 
  mprj/io_in[2] (user_proj_example)                                            0.0000   1.0500            0.0000 &  27.1757 r
  mprj/io_in[2] (net) 
  mprj/i_BUF[194]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.2588   1.0500   0.0000   0.2319 &  27.4075 r
  mprj/i_BUF[194]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3136   1.0500            0.1942 &  27.6018 r
  mprj/buf_i[194] (net)                                  2   0.0253 
  mprj/i_FF[194]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0383   0.3136   1.0500   0.0152   0.0165 &  27.6183 r
  data arrival time                                                                                                 27.6183

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[194]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2559   0.9500   0.0000   0.6175 &  36.2284 r
  clock reconvergence pessimism                                                                           0.0000    36.2284
  clock uncertainty                                                                                      -0.1000    36.1284
  library setup time                                                                    1.0000           -0.1528    35.9755
  data required time                                                                                                35.9755
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9755
  data arrival time                                                                                                -27.6183
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3573

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3280 
  total derate : arrival time                                                                            -0.0211 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3491 

  slack (with derating applied) (MET)                                                                     8.3573 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7064 



  Startpoint: wbs_adr_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[53]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[21] (in)                                                           7.1997                     4.0606 &  26.0606 r
  wbs_adr_i[21] (net)                                    2   0.2491 
  mprj/wbs_adr_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0606 r
  mprj/wbs_adr_i[21] (net) 
  mprj/i_BUF[53]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.3820   7.2052   1.0500   0.9623   1.1324 &  27.1930 r
  mprj/i_BUF[53]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2164   1.0500            0.2171 &  27.4101 r
  mprj/buf_i[53] (net)                                   1   0.0036 
  mprj/i_FF[53]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2164   1.0500   0.0000   0.0000 &  27.4101 r
  data arrival time                                                                                                 27.4101

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[53]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2328   0.9500   0.0000   0.4025 &  36.0134 r
  clock reconvergence pessimism                                                                           0.0000    36.0134
  clock uncertainty                                                                                      -0.1000    35.9134
  library setup time                                                                    1.0000           -0.1412    35.7723
  data required time                                                                                                35.7723
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7723
  data arrival time                                                                                                -27.4101
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3622

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3167 
  total derate : arrival time                                                                            -0.0643 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3810 

  slack (with derating applied) (MET)                                                                     8.3622 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7432 



  Startpoint: la_oenb[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[125]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[61] (in)                                                             7.6842                     4.3242 &  26.3242 r
  la_oenb[61] (net)                                      2   0.2656 
  mprj/la_oenb[61] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3242 r
  mprj/la_oenb[61] (net) 
  mprj/i_BUF[125]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4494   7.6916   1.0500   0.9907   1.1870 &  27.5112 r
  mprj/i_BUF[125]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3352   1.0500            0.3043 &  27.8155 r
  mprj/buf_i[125] (net)                                  2   0.0402 
  mprj/i_FF[125]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0288   0.3352   1.0500   0.0112   0.0132 &  27.8287 r
  data arrival time                                                                                                 27.8287

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[125]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2946   0.9500   0.0000   0.8357 &  36.4466 r
  clock reconvergence pessimism                                                                           0.0000    36.4466
  clock uncertainty                                                                                      -0.1000    36.3466
  library setup time                                                                    1.0000           -0.1550    36.1916
  data required time                                                                                                36.1916
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1916
  data arrival time                                                                                                -27.8287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3629

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3395 
  total derate : arrival time                                                                            -0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4112 

  slack (with derating applied) (MET)                                                                     8.3629 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7741 



  Startpoint: la_oenb[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[126]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[62] (in)                                                             7.7071                     4.3405 &  26.3405 r
  la_oenb[62] (net)                                      2   0.2665 
  mprj/la_oenb[62] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.3405 r
  mprj/la_oenb[62] (net) 
  mprj/i_BUF[126]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7967   7.7141   1.0500   0.7321   0.9116 &  27.2520 r
  mprj/i_BUF[126]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.4361   1.0500            0.3843 &  27.6363 r
  mprj/buf_i[126] (net)                                  2   0.0721 
  mprj/i_FF[126]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1780   0.4363   1.0500   0.0721   0.0816 &  27.7179 r
  data arrival time                                                                                                 27.7179

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[126]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2924   0.9500   0.0000   0.7528 &  36.3637 r
  clock reconvergence pessimism                                                                           0.0000    36.3637
  clock uncertainty                                                                                      -0.1000    36.2637
  library setup time                                                                    1.0000           -0.1640    36.0997
  data required time                                                                                                36.0997
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0997
  data arrival time                                                                                                -27.7179
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3818

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3352 
  total derate : arrival time                                                                            -0.0656 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4008 

  slack (with derating applied) (MET)                                                                     8.3818 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7825 



  Startpoint: la_oenb[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[67]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[3] (in)                                                              6.6623                     3.7733 &  25.7733 r
  la_oenb[3] (net)                                       2   0.2310 
  mprj/la_oenb[3] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.7733 r
  mprj/la_oenb[3] (net) 
  mprj/i_BUF[67]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.5506   6.6655   1.0500   1.4384   1.6046 &  27.3779 r
  mprj/i_BUF[67]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2128   1.0500            0.2457 &  27.6236 r
  mprj/buf_i[67] (net)                                   1   0.0045 
  mprj/i_FF[67]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2128   1.0500   0.0000   0.0000 &  27.6237 r
  data arrival time                                                                                                 27.6237

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[67]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2783   0.9500   0.0000   0.6531 &  36.2640 r
  clock reconvergence pessimism                                                                           0.0000    36.2640
  clock uncertainty                                                                                      -0.1000    36.1640
  library setup time                                                                    1.0000           -0.1406    36.0234
  data required time                                                                                                36.0234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0234
  data arrival time                                                                                                -27.6237
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.3998

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3299 
  total derate : arrival time                                                                            -0.0881 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4180 

  slack (with derating applied) (MET)                                                                     8.3998 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8178 



  Startpoint: wbs_adr_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[54]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[22] (in)                                                           7.2724                     4.1006 &  26.1006 r
  wbs_adr_i[22] (net)                                    2   0.2516 
  mprj/wbs_adr_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.1006 r
  mprj/wbs_adr_i[22] (net) 
  mprj/i_BUF[54]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.2170   7.2781   1.0500   0.8981   1.0663 &  27.1669 r
  mprj/i_BUF[54]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2226   1.0500            0.2190 &  27.3860 r
  mprj/buf_i[54] (net)                                   1   0.0050 
  mprj/i_FF[54]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2226   1.0500   0.0000   0.0000 &  27.3860 r
  data arrival time                                                                                                 27.3860

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[54]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2382   0.9500   0.0000   0.4209 &  36.0318 r
  clock reconvergence pessimism                                                                           0.0000    36.0318
  clock uncertainty                                                                                      -0.1000    35.9318
  library setup time                                                                    1.0000           -0.1426    35.7893
  data required time                                                                                                35.7893
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7893
  data arrival time                                                                                                -27.3860
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4033

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3177 
  total derate : arrival time                                                                            -0.0612 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3789 

  slack (with derating applied) (MET)                                                                     8.4033 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.7822 



  Startpoint: la_data_in[58]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[186]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[58] (in)                                                          7.7593                     4.3738 &  26.3738 r
  la_data_in[58] (net)                                   2   0.2685 
  mprj/la_data_in[58] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.3738 r
  mprj/la_data_in[58] (net) 
  mprj/i_BUF[186]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4418   7.7659   1.0500   0.9881   1.1776 &  27.5514 r
  mprj/i_BUF[186]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2856   1.0500            0.2531 &  27.8045 r
  mprj/buf_i[186] (net)                                  2   0.0225 
  mprj/i_FF[186]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0463   0.2856   1.0500   0.0186   0.0201 &  27.8247 r
  data arrival time                                                                                                 27.8247

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[186]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2887   0.9500   0.0000   0.8682 &  36.4791 r
  clock reconvergence pessimism                                                                           0.0000    36.4791
  clock uncertainty                                                                                      -0.1000    36.3791
  library setup time                                                                    1.0000           -0.1505    36.2286
  data required time                                                                                                36.2286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2286
  data arrival time                                                                                                -27.8247
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4040

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3412 
  total derate : arrival time                                                                            -0.0691 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4103 

  slack (with derating applied) (MET)                                                                     8.4040 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8143 



  Startpoint: la_oenb[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[70]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[6] (in)                                                              6.5530                     3.7167 &  25.7167 r
  la_oenb[6] (net)                                       2   0.2274 
  mprj/la_oenb[6] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.7167 r
  mprj/la_oenb[6] (net) 
  mprj/i_BUF[70]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.6156   6.5557   1.0500   1.4768   1.6367 &  27.3534 r
  mprj/i_BUF[70]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2110   1.0500            0.2505 &  27.6039 r
  mprj/buf_i[70] (net)                                   1   0.0044 
  mprj/i_FF[70]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2110   1.0500   0.0000   0.0001 &  27.6039 r
  data arrival time                                                                                                 27.6039

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[70]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2771   0.9500   0.0000   0.6558 &  36.2667 r
  clock reconvergence pessimism                                                                           0.0000    36.2667
  clock uncertainty                                                                                      -0.1000    36.1667
  library setup time                                                                    1.0000           -0.1402    36.0265
  data required time                                                                                                36.0265
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0265
  data arrival time                                                                                                -27.6039
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4226

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3301 
  total derate : arrival time                                                                            -0.0899 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4199 

  slack (with derating applied) (MET)                                                                     8.4226 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8425 



  Startpoint: wbs_dat_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[24]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[24] (in)                                                           7.2536                     4.0968 &  26.0968 r
  wbs_dat_i[24] (net)                                    2   0.2512 
  mprj/wbs_dat_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  26.0968 r
  mprj/wbs_dat_i[24] (net) 
  mprj/i_BUF[24]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1537   7.2585   1.0500   0.8733   1.0337 &  27.1305 r
  mprj/i_BUF[24]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2244   1.0500            0.2221 &  27.3526 r
  mprj/buf_i[24] (net)                                   1   0.0056 
  mprj/i_FF[24]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2244   1.0500   0.0000   0.0000 &  27.3527 r
  data arrival time                                                                                                 27.3527

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[24]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2460   0.9500   0.0000   0.4482 &  36.0591 r
  clock reconvergence pessimism                                                                           0.0000    36.0591
  clock uncertainty                                                                                      -0.1000    35.9591
  library setup time                                                                    1.0000           -0.1430    35.8161
  data required time                                                                                                35.8161
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8161
  data arrival time                                                                                                -27.3527
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4634

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3191 
  total derate : arrival time                                                                            -0.0598 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3789 

  slack (with derating applied) (MET)                                                                     8.4634 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8423 



  Startpoint: la_oenb[1] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[65]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[1] (in)                                                              7.1819                     4.0507 &  26.0507 r
  la_oenb[1] (net)                                       2   0.2485 
  mprj/la_oenb[1] (user_proj_example)                                          0.0000   1.0500            0.0000 &  26.0507 r
  mprj/la_oenb[1] (net) 
  mprj/i_BUF[65]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.7224   7.1875   1.0500   1.0967   1.2708 &  27.3214 r
  mprj/i_BUF[65]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2292   1.0500            0.2313 &  27.5527 r
  mprj/buf_i[65] (net)                                   1   0.0073 
  mprj/i_FF[65]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0056   0.2292   1.0500   0.0021   0.0023 &  27.5550 r
  data arrival time                                                                                                 27.5550

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[65]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2780   0.9500   0.0000   0.6539 &  36.2648 r
  clock reconvergence pessimism                                                                           0.0000    36.2648
  clock uncertainty                                                                                      -0.1000    36.1648
  library setup time                                                                    1.0000           -0.1443    36.0205
  data required time                                                                                                36.0205
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0205
  data arrival time                                                                                                -27.5550
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4655

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3300 
  total derate : arrival time                                                                            -0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4016 

  slack (with derating applied) (MET)                                                                     8.4655 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8671 



  Startpoint: la_data_in[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[173]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[45] (in)                                                          7.2970                     4.1121 &  26.1121 r
  la_data_in[45] (net)                                   2   0.2524 
  mprj/la_data_in[45] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.1121 r
  mprj/la_data_in[45] (net) 
  mprj/i_BUF[173]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0722   7.3030   1.0500   1.2455   1.4318 &  27.5439 r
  mprj/i_BUF[173]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2667   1.0500            0.2620 &  27.8059 r
  mprj/buf_i[173] (net)                                  2   0.0181 
  mprj/i_FF[173]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0185   0.2667   1.0500   0.0071   0.0078 &  27.8137 r
  data arrival time                                                                                                 27.8137

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[173]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2765   0.9500   0.0000   0.9238 &  36.5348 r
  clock reconvergence pessimism                                                                           0.0000    36.5348
  clock uncertainty                                                                                      -0.1000    36.4348
  library setup time                                                                    1.0000           -0.1487    36.2860
  data required time                                                                                                36.2860
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2860
  data arrival time                                                                                                -27.8137
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4724

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.0810 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4252 

  slack (with derating applied) (MET)                                                                     8.4724 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8976 



  Startpoint: la_oenb[10]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[74]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[10] (in)                                                             6.4221                     3.6368 &  25.6368 r
  la_oenb[10] (net)                                      2   0.2226 
  mprj/la_oenb[10] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6368 r
  mprj/la_oenb[10] (net) 
  mprj/i_BUF[74]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   3.8576   6.4251   1.0500   1.5623   1.7271 &  27.3639 r
  mprj/i_BUF[74]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2059   1.0500            0.2531 &  27.6170 r
  mprj/buf_i[74] (net)                                   1   0.0035 
  mprj/i_FF[74]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2059   1.0500   0.0000   0.0000 &  27.6171 r
  data arrival time                                                                                                 27.6171

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[74]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2892   0.9500   0.0000   0.7228 &  36.3337 r
  clock reconvergence pessimism                                                                           0.0000    36.3337
  clock uncertainty                                                                                      -0.1000    36.2337
  library setup time                                                                    1.0000           -0.1391    36.0946
  data required time                                                                                                36.0946
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0946
  data arrival time                                                                                                -27.6171
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4776

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3336 
  total derate : arrival time                                                                            -0.0943 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4279 

  slack (with derating applied) (MET)                                                                     8.4776 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9054 



  Startpoint: io_in[23] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[215]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[23] (in)                                                               7.3038                     4.1342 &  26.1342 r
  io_in[23] (net)                                        2   0.2533 
  mprj/io_in[23] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.1342 r
  mprj/io_in[23] (net) 
  mprj/i_BUF[215]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5838   7.3076   1.0500   1.0120   1.1710 &  27.3052 r
  mprj/i_BUF[215]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3089   1.0500            0.3011 &  27.6063 r
  mprj/buf_i[215] (net)                                  2   0.0327 
  mprj/i_FF[215]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0010   0.3090   1.0500   0.0004   0.0013 &  27.6076 r
  data arrival time                                                                                                 27.6076

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[215]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2799   0.9500   0.0000   0.7270 &  36.3379 r
  clock reconvergence pessimism                                                                           0.0000    36.3379
  clock uncertainty                                                                                      -0.1000    36.2379
  library setup time                                                                    1.0000           -0.1526    36.0854
  data required time                                                                                                36.0854
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0854
  data arrival time                                                                                                -27.6076
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4777

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3338 
  total derate : arrival time                                                                            -0.0702 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4040 

  slack (with derating applied) (MET)                                                                     8.4777 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8817 



  Startpoint: io_in[34] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[226]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[34] (in)                                                               9.3220                     5.2190 &  27.2190 r
  io_in[34] (net)                                        2   0.3215 
  mprj/io_in[34] (user_proj_example)                                           0.0000   1.0500            0.0000 &  27.2190 r
  mprj/io_in[34] (net) 
  mprj/i_BUF[226]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   9.3358   1.0500   0.0000   0.2312 &  27.4502 r
  mprj/i_BUF[226]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3058   1.0500            0.1819 &  27.6321 r
  mprj/buf_i[226] (net)                                  2   0.0221 
  mprj/i_FF[226]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3058   1.0500   0.0000   0.0005 &  27.6326 r
  data arrival time                                                                                                 27.6326

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[226]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7523 &  36.3632 r
  clock reconvergence pessimism                                                                           0.0000    36.3632
  clock uncertainty                                                                                      -0.1000    36.2632
  library setup time                                                                    1.0000           -0.1523    36.1109
  data required time                                                                                                36.1109
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1109
  data arrival time                                                                                                -27.6326
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.4783

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3351 
  total derate : arrival time                                                                            -0.0197 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3548 

  slack (with derating applied) (MET)                                                                     8.4783 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8331 



  Startpoint: la_data_in[62]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[190]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[62] (in)                                                          7.5572                     4.2593 &  26.2593 r
  la_data_in[62] (net)                                   2   0.2614 
  mprj/la_data_in[62] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.2593 r
  mprj/la_data_in[62] (net) 
  mprj/i_BUF[190]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9985   7.5636   1.0500   0.8140   0.9927 &  27.2519 r
  mprj/i_BUF[190]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3770   1.0500            0.3467 &  27.5986 r
  mprj/buf_i[190] (net)                                  2   0.0538 
  mprj/i_FF[190]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0678   0.3771   1.0500   0.0274   0.0327 &  27.6313 r
  data arrival time                                                                                                 27.6313

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[190]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   0.9500   0.0000   0.7791 &  36.3900 r
  clock reconvergence pessimism                                                                           0.0000    36.3900
  clock uncertainty                                                                                      -0.1000    36.2900
  library setup time                                                                    1.0000           -0.1587    36.1313
  data required time                                                                                                36.1313
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1313
  data arrival time                                                                                                -27.6313
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5000

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3366 
  total derate : arrival time                                                                            -0.0653 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4019 

  slack (with derating applied) (MET)                                                                     8.5000 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9019 



  Startpoint: wbs_dat_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[25]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[25] (in)                                                           6.9821                     3.9399 &  25.9399 r
  wbs_dat_i[25] (net)                                    2   0.2416 
  mprj/wbs_dat_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.9399 r
  mprj/wbs_dat_i[25] (net) 
  mprj/i_BUF[25]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5573   6.9871   1.0500   1.0298   1.1953 &  27.1352 r
  mprj/i_BUF[25]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2181   1.0500            0.2319 &  27.3671 r
  mprj/buf_i[25] (net)                                   1   0.0048 
  mprj/i_FF[25]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2181   1.0500   0.0000   0.0000 &  27.3671 r
  data arrival time                                                                                                 27.3671

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[25]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2562   0.9500   0.0000   0.4999 &  36.1109 r
  clock reconvergence pessimism                                                                           0.0000    36.1109
  clock uncertainty                                                                                      -0.1000    36.0109
  library setup time                                                                    1.0000           -0.1417    35.8692
  data required time                                                                                                35.8692
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8692
  data arrival time                                                                                                -27.3671
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5021

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3219 
  total derate : arrival time                                                                            -0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3898 

  slack (with derating applied) (MET)                                                                     8.5021 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.8919 



  Startpoint: la_data_in[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[167]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[39] (in)                                                          6.9600                     3.9263 &  25.9263 r
  la_data_in[39] (net)                                   2   0.2408 
  mprj/la_data_in[39] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9263 r
  mprj/la_data_in[39] (net) 
  mprj/i_BUF[167]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.4153   6.9652   1.0500   1.3633   1.5440 &  27.4703 r
  mprj/i_BUF[167]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2263   1.0500            0.2417 &  27.7120 r
  mprj/buf_i[167] (net)                                  1   0.0073 
  mprj/i_FF[167]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0337   0.2263   1.0500   0.0135   0.0143 &  27.7263 r
  data arrival time                                                                                                 27.7263

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[167]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2887   0.9500   0.0000   0.8683 &  36.4792 r
  clock reconvergence pessimism                                                                           0.0000    36.4792
  clock uncertainty                                                                                      -0.1000    36.3792
  library setup time                                                                    1.0000           -0.1437    36.2355
  data required time                                                                                                36.2355
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2355
  data arrival time                                                                                                -27.7263
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5092

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3412 
  total derate : arrival time                                                                            -0.0857 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4270 

  slack (with derating applied) (MET)                                                                     8.5092 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9361 



  Startpoint: la_oenb[39]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[103]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[39] (in)                                                             7.4145                     4.1893 &  26.1893 r
  la_oenb[39] (net)                                      2   0.2569 
  mprj/la_oenb[39] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1893 r
  mprj/la_oenb[39] (net) 
  mprj/i_BUF[103]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8218   7.4196   1.0500   1.0973   1.2717 &  27.4610 r
  mprj/i_BUF[103]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2526   1.0500            0.2416 &  27.7026 r
  mprj/buf_i[103] (net)                                  2   0.0130 
  mprj/i_FF[103]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0143   0.2526   1.0500   0.0058   0.0062 &  27.7088 r
  data arrival time                                                                                                 27.7088

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[103]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2884   0.9500   0.0000   0.8693 &  36.4802 r
  clock reconvergence pessimism                                                                           0.0000    36.4802
  clock uncertainty                                                                                      -0.1000    36.3802
  library setup time                                                                    1.0000           -0.1476    36.2326
  data required time                                                                                                36.2326
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2326
  data arrival time                                                                                                -27.7088
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5238

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3413 
  total derate : arrival time                                                                            -0.0724 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4137 

  slack (with derating applied) (MET)                                                                     8.5238 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9375 



  Startpoint: io_in[29] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[221]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[29] (in)                                                               7.8792                     4.4363 &  26.4363 r
  io_in[29] (net)                                        2   0.2725 
  mprj/io_in[29] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.4363 r
  mprj/io_in[29] (net) 
  mprj/i_BUF[221]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6162   7.8862   1.0500   0.6571   0.8327 &  27.2690 r
  mprj/i_BUF[221]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2880   1.0500            0.2485 &  27.5175 r
  mprj/buf_i[221] (net)                                  2   0.0228 
  mprj/i_FF[221]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2880   1.0500   0.0000   0.0005 &  27.5180 r
  data arrival time                                                                                                 27.5180

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[221]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7443 &  36.3552 r
  clock reconvergence pessimism                                                                           0.0000    36.3552
  clock uncertainty                                                                                      -0.1000    36.2552
  library setup time                                                                    1.0000           -0.1507    36.1045
  data required time                                                                                                36.1045
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1045
  data arrival time                                                                                                -27.5180
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5866

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3347 
  total derate : arrival time                                                                            -0.0515 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3862 

  slack (with derating applied) (MET)                                                                     8.5866 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9728 



  Startpoint: wbs_cyc_i (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[236]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_cyc_i (in)                                                               7.6149                     4.2786 &  26.2786 r
  wbs_cyc_i (net)                                        2   0.2630 
  mprj/wbs_cyc_i (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.2786 r
  mprj/wbs_cyc_i (net) 
  mprj/i_BUF[236]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6976   7.6230   1.0500   0.2713   0.4418 &  26.7204 r
  mprj/i_BUF[236]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2405   1.0500            0.2169 &  26.9373 r
  mprj/buf_i[236] (net)                                  2   0.0088 
  mprj/i_FF[236]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0153   0.2405   1.0500   0.0058   0.0062 &  26.9434 r
  data arrival time                                                                                                 26.9434

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[236]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1968   0.9500   0.0000   0.1687 &  35.7797 r
  clock reconvergence pessimism                                                                           0.0000    35.7797
  clock uncertainty                                                                                      -0.1000    35.6797
  library setup time                                                                    1.0000           -0.1459    35.5337
  data required time                                                                                                35.5337
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.5337
  data arrival time                                                                                                -26.9434
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3044 
  total derate : arrival time                                                                            -0.0317 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3361 

  slack (with derating applied) (MET)                                                                     8.5903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9264 



  Startpoint: la_oenb[54]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[118]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[54] (in)                                                             7.8197                     4.4163 &  26.4163 r
  la_oenb[54] (net)                                      2   0.2709 
  mprj/la_oenb[54] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.4163 r
  mprj/la_oenb[54] (net) 
  mprj/i_BUF[118]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.9377   7.8253   1.0500   0.7909   0.9626 &  27.3788 r
  mprj/i_BUF[118]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2849   1.0500            0.2491 &  27.6279 r
  mprj/buf_i[118] (net)                                  2   0.0220 
  mprj/i_FF[118]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0748   0.2849   1.0500   0.0300   0.0318 &  27.6597 r
  data arrival time                                                                                                 27.6597

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[118]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2873   0.9500   0.0000   0.8935 &  36.5045 r
  clock reconvergence pessimism                                                                           0.0000    36.5045
  clock uncertainty                                                                                      -0.1000    36.4045
  library setup time                                                                    1.0000           -0.1504    36.2540
  data required time                                                                                                36.2540
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2540
  data arrival time                                                                                                -27.6597
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.5943

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3426 
  total derate : arrival time                                                                            -0.0592 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4018 

  slack (with derating applied) (MET)                                                                     8.5943 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9961 



  Startpoint: io_in[14] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[206]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[14] (in)                                                               6.7366                     3.8242 &  25.8242 r
  io_in[14] (net)                                        2   0.2339 
  mprj/io_in[14] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.8242 r
  mprj/io_in[14] (net) 
  mprj/i_BUF[206]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8745   6.7393   1.0500   1.1108   1.2552 &  27.0795 r
  mprj/i_BUF[206]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2877   1.0500            0.3136 &  27.3930 r
  mprj/buf_i[206] (net)                                  2   0.0280 
  mprj/i_FF[206]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2877   1.0500   0.0000   0.0007 &  27.3937 r
  data arrival time                                                                                                 27.3937

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[206]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2675   0.9500   0.0000   0.6477 &  36.2586 r
  clock reconvergence pessimism                                                                           0.0000    36.2586
  clock uncertainty                                                                                      -0.1000    36.1586
  library setup time                                                                    1.0000           -0.1506    36.0081
  data required time                                                                                                36.0081
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0081
  data arrival time                                                                                                -27.3937
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6143

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3296 
  total derate : arrival time                                                                            -0.0747 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4044 

  slack (with derating applied) (MET)                                                                     8.6143 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0187 



  Startpoint: io_in[3] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[195]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[3] (in)                                                                8.8079                     4.9372 &  26.9372 r
  io_in[3] (net)                                         2   0.3040 
  mprj/io_in[3] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.9372 r
  mprj/io_in[3] (net) 
  mprj/i_BUF[195]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.8196   1.0500   0.0000   0.2089 &  27.1460 r
  mprj/i_BUF[195]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3022   1.0500            0.2084 &  27.3544 r
  mprj/buf_i[195] (net)                                  2   0.0233 
  mprj/i_FF[195]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3022   1.0500   0.0000   0.0005 &  27.3549 r
  data arrival time                                                                                                 27.3549

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[195]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2567   0.9500   0.0000   0.6167 &  36.2277 r
  clock reconvergence pessimism                                                                           0.0000    36.2277
  clock uncertainty                                                                                      -0.1000    36.1277
  library setup time                                                                    1.0000           -0.1518    35.9758
  data required time                                                                                                35.9758
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9758
  data arrival time                                                                                                -27.3549
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6210

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3280 
  total derate : arrival time                                                                            -0.0199 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3479 

  slack (with derating applied) (MET)                                                                     8.6210 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          8.9689 



  Startpoint: la_oenb[59]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[123]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[59] (in)                                                             7.3827                     4.1588 &  26.1588 r
  la_oenb[59] (net)                                      2   0.2553 
  mprj/la_oenb[59] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1588 r
  mprj/la_oenb[59] (net) 
  mprj/i_BUF[123]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.2872   7.3891   1.0500   0.9261   1.1061 &  27.2649 r
  mprj/i_BUF[123]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2974   1.0500            0.2858 &  27.5507 r
  mprj/buf_i[123] (net)                                  2   0.0284 
  mprj/i_FF[123]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0846   0.2974   1.0500   0.0339   0.0364 &  27.5871 r
  data arrival time                                                                                                 27.5871

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[123]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2932   0.9500   0.0000   0.8705 &  36.4814 r
  clock reconvergence pessimism                                                                           0.0000    36.4814
  clock uncertainty                                                                                      -0.1000    36.3814
  library setup time                                                                    1.0000           -0.1516    36.2298
  data required time                                                                                                36.2298
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2298
  data arrival time                                                                                                -27.5871
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6427

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3414 
  total derate : arrival time                                                                            -0.0680 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4094 

  slack (with derating applied) (MET)                                                                     8.6427 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0521 



  Startpoint: la_data_in[44]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[172]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[44] (in)                                                          6.9829                     3.9400 &  25.9400 r
  la_data_in[44] (net)                                   2   0.2416 
  mprj/la_data_in[44] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9400 r
  mprj/la_data_in[44] (net) 
  mprj/i_BUF[172]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  3.0345   6.9880   1.0500   1.2324   1.4070 &  27.3470 r
  mprj/i_BUF[172]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2440   1.0500            0.2584 &  27.6054 r
  mprj/buf_i[172] (net)                                  2   0.0122 
  mprj/i_FF[172]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0163   0.2440   1.0500   0.0062   0.0066 &  27.6121 r
  data arrival time                                                                                                 27.6121

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[172]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2809   0.9500   0.0000   0.9053 &  36.5163 r
  clock reconvergence pessimism                                                                           0.0000    36.5163
  clock uncertainty                                                                                      -0.1000    36.4163
  library setup time                                                                    1.0000           -0.1467    36.2695
  data required time                                                                                                36.2695
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2695
  data arrival time                                                                                                -27.6121
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6575

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3432 
  total derate : arrival time                                                                            -0.0796 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4228 

  slack (with derating applied) (MET)                                                                     8.6575 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0803 



  Startpoint: wbs_adr_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[59]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[27] (in)                                                           6.8286                     3.8521 &  25.8521 r
  wbs_adr_i[27] (net)                                    2   0.2362 
  mprj/wbs_adr_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8521 r
  mprj/wbs_adr_i[27] (net) 
  mprj/i_BUF[59]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.5141   6.8336   1.0500   1.0012   1.1623 &  27.0144 r
  mprj/i_BUF[59]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2294   1.0500            0.2527 &  27.2671 r
  mprj/buf_i[59] (net)                                   1   0.0087 
  mprj/i_FF[59]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2294   1.0500   0.0000   0.0001 &  27.2672 r
  data arrival time                                                                                                 27.2672

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[59]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2729   0.9500   0.0000   0.5935 &  36.2044 r
  clock reconvergence pessimism                                                                           0.0000    36.2044
  clock uncertainty                                                                                      -0.1000    36.1044
  library setup time                                                                    1.0000           -0.1443    35.9601
  data required time                                                                                                35.9601
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9601
  data arrival time                                                                                                -27.2672
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.6929

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3268 
  total derate : arrival time                                                                            -0.0674 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3942 

  slack (with derating applied) (MET)                                                                     8.6929 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0871 



  Startpoint: io_in[4] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[196]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[4] (in)                                                                8.6660                     4.8614 &  26.8614 r
  io_in[4] (net)                                         2   0.2992 
  mprj/io_in[4] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.8614 r
  mprj/io_in[4] (net) 
  mprj/i_BUF[196]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   8.6769   1.0500   0.0000   0.1971 &  27.0585 r
  mprj/i_BUF[196]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3004   1.0500            0.2148 &  27.2734 r
  mprj/buf_i[196] (net)                                  2   0.0234 
  mprj/i_FF[196]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.3004   1.0500   0.0000   0.0005 &  27.2738 r
  data arrival time                                                                                                 27.2738

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[196]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2577   0.9500   0.0000   0.6159 &  36.2268 r
  clock reconvergence pessimism                                                                           0.0000    36.2268
  clock uncertainty                                                                                      -0.1000    36.1268
  library setup time                                                                    1.0000           -0.1517    35.9752
  data required time                                                                                                35.9752
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9752
  data arrival time                                                                                                -27.2738
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7013

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3280 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3476 

  slack (with derating applied) (MET)                                                                     8.7013 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0489 



  Startpoint: la_data_in[42]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[170]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[42] (in)                                                          6.8860                     3.8859 &  25.8859 r
  la_data_in[42] (net)                                   2   0.2383 
  mprj/la_data_in[42] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.8859 r
  mprj/la_data_in[42] (net) 
  mprj/i_BUF[170]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.8963   6.8909   1.0500   1.1741   1.3429 &  27.2288 r
  mprj/i_BUF[170]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2441   1.0500            0.2643 &  27.4931 r
  mprj/buf_i[170] (net)                                  2   0.0127 
  mprj/i_FF[170]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0133   0.2441   1.0500   0.0050   0.0054 &  27.4985 r
  data arrival time                                                                                                 27.4985

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[170]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   0.9500   0.0000   0.8864 &  36.4974 r
  clock reconvergence pessimism                                                                           0.0000    36.4974
  clock uncertainty                                                                                      -0.1000    36.3974
  library setup time                                                                    1.0000           -0.1468    36.2506
  data required time                                                                                                36.2506
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2506
  data arrival time                                                                                                -27.4985
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7520

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3422 
  total derate : arrival time                                                                            -0.0768 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4190 

  slack (with derating applied) (MET)                                                                     8.7520 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1710 



  Startpoint: wbs_sel_i[0]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[230]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[0] (in)                                                            7.3290                     4.1230 &  26.1230 r
  wbs_sel_i[0] (net)                                     2   0.2532 
  mprj/wbs_sel_i[0] (user_proj_example)                                        0.0000   1.0500            0.0000 &  26.1230 r
  mprj/wbs_sel_i[0] (net) 
  mprj/i_BUF[230]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4939   7.3360   1.0500   0.1867   0.3409 &  26.4639 r
  mprj/i_BUF[230]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2506   1.0500            0.2445 &  26.7085 r
  mprj/buf_i[230] (net)                                  2   0.0128 
  mprj/i_FF[230]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0509   0.2506   1.0500   0.0206   0.0218 &  26.7303 r
  data arrival time                                                                                                 26.7303

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[230]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1832   0.9500   0.0000   0.1279 &  35.7388 r
  clock reconvergence pessimism                                                                           0.0000    35.7388
  clock uncertainty                                                                                      -0.1000    35.6389
  library setup time                                                                    1.0000           -0.1468    35.4921
  data required time                                                                                                35.4921
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4921
  data arrival time                                                                                                -26.7303
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7618

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3023 
  total derate : arrival time                                                                            -0.0289 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3312 

  slack (with derating applied) (MET)                                                                     8.7618 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.0930 



  Startpoint: la_oenb[55]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[119]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[55] (in)                                                             7.3097                     4.1244 &  26.1244 r
  la_oenb[55] (net)                                      2   0.2530 
  mprj/la_oenb[55] (user_proj_example)                                         0.0000   1.0500            0.0000 &  26.1244 r
  mprj/la_oenb[55] (net) 
  mprj/i_BUF[119]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1307   7.3153   1.0500   0.8646   1.0342 &  27.1586 r
  mprj/i_BUF[119]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2826   1.0500            0.2761 &  27.4348 r
  mprj/buf_i[119] (net)                                  2   0.0236 
  mprj/i_FF[119]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0459   0.2826   1.0500   0.0183   0.0197 &  27.4544 r
  data arrival time                                                                                                 27.4544

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[119]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2901   0.9500   0.0000   0.8858 &  36.4967 r
  clock reconvergence pessimism                                                                           0.0000    36.4967
  clock uncertainty                                                                                      -0.1000    36.3967
  library setup time                                                                    1.0000           -0.1502    36.2465
  data required time                                                                                                36.2465
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2465
  data arrival time                                                                                                -27.4544
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7921

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3422 
  total derate : arrival time                                                                            -0.0633 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4055 

  slack (with derating applied) (MET)                                                                     8.7921 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1976 



  Startpoint: wbs_adr_i[24]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[56]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[24] (in)                                                           6.8659                     3.8779 &  25.8779 r
  wbs_adr_i[24] (net)                                    2   0.2377 
  mprj/wbs_adr_i[24] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8779 r
  mprj/wbs_adr_i[24] (net) 
  mprj/i_BUF[56]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5848   6.8703   1.0500   0.6456   0.7870 &  26.6648 r
  mprj/i_BUF[56]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2134   1.0500            0.2341 &  26.8989 r
  mprj/buf_i[56] (net)                                   1   0.0039 
  mprj/i_FF[56]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2134   1.0500   0.0000   0.0000 &  26.8989 r
  data arrival time                                                                                                 26.8989

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[56]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1974   0.9500   0.0000   0.3251 &  35.9360 r
  clock reconvergence pessimism                                                                           0.0000    35.9360
  clock uncertainty                                                                                      -0.1000    35.8360
  library setup time                                                                    1.0000           -0.1403    35.6957
  data required time                                                                                                35.6957
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6957
  data arrival time                                                                                                -26.8989
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.7968

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3127 
  total derate : arrival time                                                                            -0.0486 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3613 

  slack (with derating applied) (MET)                                                                     8.7968 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.1580 



  Startpoint: io_in[27] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[219]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[27] (in)                                                               6.7098                     3.7960 &  25.7960 r
  io_in[27] (net)                                        2   0.2325 
  mprj/io_in[27] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.7960 r
  mprj/io_in[27] (net) 
  mprj/i_BUF[219]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.5919   6.7134   1.0500   1.0301   1.1770 &  26.9730 r
  mprj/i_BUF[219]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2766   1.0500            0.3049 &  27.2780 r
  mprj/buf_i[219] (net)                                  2   0.0243 
  mprj/i_FF[219]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0117   0.2766   1.0500   0.0046   0.0053 &  27.2833 r
  data arrival time                                                                                                 27.2833

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[219]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7368 &  36.3477 r
  clock reconvergence pessimism                                                                           0.0000    36.3477
  clock uncertainty                                                                                      -0.1000    36.2477
  library setup time                                                                    1.0000           -0.1497    36.0980
  data required time                                                                                                36.0980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0980
  data arrival time                                                                                                -27.2833
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8148

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3343 
  total derate : arrival time                                                                            -0.0708 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4051 

  slack (with derating applied) (MET)                                                                     8.8148 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2199 



  Startpoint: la_oenb[45]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[109]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[45] (in)                                                             7.0126                     3.9694 &  25.9694 r
  la_oenb[45] (net)                                      2   0.2431 
  mprj/la_oenb[45] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.9694 r
  mprj/la_oenb[45] (net) 
  mprj/i_BUF[109]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.4872   7.0162   1.0500   1.0025   1.1559 &  27.1253 r
  mprj/i_BUF[109]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2684   1.0500            0.2801 &  27.4054 r
  mprj/buf_i[109] (net)                                  2   0.0200 
  mprj/i_FF[109]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.1240   0.2684   1.0500   0.0506   0.0534 &  27.4588 r
  data arrival time                                                                                                 27.4588

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[109]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2764   0.9500   0.0000   0.9241 &  36.5350 r
  clock reconvergence pessimism                                                                           0.0000    36.5350
  clock uncertainty                                                                                      -0.1000    36.4350
  library setup time                                                                    1.0000           -0.1489    36.2861
  data required time                                                                                                36.2861
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2861
  data arrival time                                                                                                -27.4588
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8273

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.0709 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4151 

  slack (with derating applied) (MET)                                                                     8.8273 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2424 



  Startpoint: wbs_dat_i[27]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[27]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[27] (in)                                                           6.7479                     3.8059 &  25.8059 r
  wbs_dat_i[27] (net)                                    2   0.2334 
  mprj/wbs_dat_i[27] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8059 r
  mprj/wbs_dat_i[27] (net) 
  mprj/i_BUF[27]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   2.1673   6.7528   1.0500   0.8764   1.0308 &  26.8367 r
  mprj/i_BUF[27]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2473   1.0500            0.2758 &  27.1126 r
  mprj/buf_i[27] (net)                                   2   0.0141 
  mprj/i_FF[27]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2473   1.0500   0.0000   0.0002 &  27.1127 r
  data arrival time                                                                                                 27.1127

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[27]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2749   0.9500   0.0000   0.6055 &  36.2164 r
  clock reconvergence pessimism                                                                           0.0000    36.2164
  clock uncertainty                                                                                      -0.1000    36.1164
  library setup time                                                                    1.0000           -0.1470    35.9694
  data required time                                                                                                35.9694
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9694
  data arrival time                                                                                                -27.1127
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.8567

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3274 
  total derate : arrival time                                                                            -0.0622 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3896 

  slack (with derating applied) (MET)                                                                     8.8567 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2463 



  Startpoint: wbs_adr_i[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[43]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[11] (in)                                                           6.9243                     3.8999 &  25.8999 r
  wbs_adr_i[11] (net)                                    2   0.2393 
  mprj/wbs_adr_i[11] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8999 r
  mprj/wbs_adr_i[11] (net) 
  mprj/i_BUF[43]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1722   6.9303   1.0500   0.4723   0.6223 &  26.5222 r
  mprj/i_BUF[43]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2109   1.0500            0.2279 &  26.7501 r
  mprj/buf_i[43] (net)                                   1   0.0030 
  mprj/i_FF[43]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2109   1.0500   0.0000   0.0000 &  26.7501 r
  data arrival time                                                                                                 26.7501

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[43]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1892   0.9500   0.0000   0.2812 &  35.8922 r
  clock reconvergence pessimism                                                                           0.0000    35.8922
  clock uncertainty                                                                                      -0.1000    35.7921
  library setup time                                                                    1.0000           -0.1397    35.6525
  data required time                                                                                                35.6525
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6525
  data arrival time                                                                                                -26.7501
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9023

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3103 
  total derate : arrival time                                                                            -0.0405 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3508 

  slack (with derating applied) (MET)                                                                     8.9023 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2532 



  Startpoint: la_oenb[5] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[69]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[5] (in)                                                              6.8915                     3.8978 &  25.8978 r
  la_oenb[5] (net)                                       2   0.2388 
  mprj/la_oenb[5] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.8978 r
  mprj/la_oenb[5] (net) 
  mprj/i_BUF[69]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.9789   6.8957   1.0500   0.7936   0.9389 &  26.8367 r
  mprj/i_BUF[69]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2217   1.0500            0.2410 &  27.0778 r
  mprj/buf_i[69] (net)                                   1   0.0062 
  mprj/i_FF[69]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2217   1.0500   0.0000   0.0001 &  27.0779 r
  data arrival time                                                                                                 27.0779

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[69]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2774   0.9500   0.0000   0.6551 &  36.2660 r
  clock reconvergence pessimism                                                                           0.0000    36.2660
  clock uncertainty                                                                                      -0.1000    36.1660
  library setup time                                                                    1.0000           -0.1426    36.0234
  data required time                                                                                                36.0234
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0234
  data arrival time                                                                                                -27.0779
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9455

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3300 
  total derate : arrival time                                                                            -0.0562 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3862 

  slack (with derating applied) (MET)                                                                     8.9455 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3318 



  Startpoint: wbs_dat_i[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[5]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[5] (in)                                                            6.9756                     3.9272 &  25.9272 r
  wbs_dat_i[5] (net)                                     2   0.2410 
  mprj/wbs_dat_i[5] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.9272 r
  mprj/wbs_dat_i[5] (net) 
  mprj/i_BUF[5]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                    0.9504   6.9817   1.0500   0.3792   0.5287 &  26.4559 r
  mprj/i_BUF[5]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                             0.2226   1.0500            0.2369 &  26.6928 r
  mprj/buf_i[5] (net)                                    1   0.0062 
  mprj/i_FF[5]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                    0.0256   0.2226   1.0500   0.0101   0.0107 &  26.7035 r
  data arrival time                                                                                                 26.7035

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[5]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000  11.1865   0.9500   0.0000   0.2828 &  35.8937 r
  clock reconvergence pessimism                                                                           0.0000    35.8937
  clock uncertainty                                                                                      -0.1000    35.7937
  library setup time                                                                    1.0000           -0.1423    35.6514
  data required time                                                                                                35.6514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6514
  data arrival time                                                                                                -26.7035
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9479

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3104 
  total derate : arrival time                                                                            -0.0370 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3474 

  slack (with derating applied) (MET)                                                                     8.9479 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.2953 



  Startpoint: la_oenb[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[107]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[43] (in)                                                             6.7504                     3.8116 &  25.8116 r
  la_oenb[43] (net)                                      2   0.2336 
  mprj/la_oenb[43] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.8116 r
  mprj/la_oenb[43] (net) 
  mprj/i_BUF[107]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.6886   6.7550   1.0500   1.0541   1.2137 &  27.0252 r
  mprj/i_BUF[107]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2576   1.0500            0.2853 &  27.3105 r
  mprj/buf_i[107] (net)                                  2   0.0175 
  mprj/i_FF[107]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0129   0.2576   1.0500   0.0049   0.0054 &  27.3159 r
  data arrival time                                                                                                 27.3159

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[107]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2809   0.9500   0.0000   0.9054 &  36.5164 r
  clock reconvergence pessimism                                                                           0.0000    36.5164
  clock uncertainty                                                                                      -0.1000    36.4164
  library setup time                                                                    1.0000           -0.1480    36.2684
  data required time                                                                                                36.2684
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2684
  data arrival time                                                                                                -27.3159
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9525

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3432 
  total derate : arrival time                                                                            -0.0716 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4148 

  slack (with derating applied) (MET)                                                                     8.9525 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3674 



  Startpoint: io_in[6] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[198]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[6] (in)                                                                7.9052                     4.4545 &  26.4545 r
  io_in[6] (net)                                         2   0.2735 
  mprj/io_in[6] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.4545 r
  mprj/io_in[6] (net) 
  mprj/i_BUF[198]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.3547   7.9120   1.0500   0.1339   0.2915 &  26.7460 r
  mprj/i_BUF[198]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2940   1.0500            0.2527 &  26.9987 r
  mprj/buf_i[198] (net)                                  2   0.0247 
  mprj/i_FF[198]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0069   0.2940   1.0500   0.0026   0.0033 &  27.0020 r
  data arrival time                                                                                                 27.0020

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[198]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2587   0.9500   0.0000   0.6149 &  36.2259 r
  clock reconvergence pessimism                                                                           0.0000    36.2259
  clock uncertainty                                                                                      -0.1000    36.1259
  library setup time                                                                    1.0000           -0.1511    35.9748
  data required time                                                                                                35.9748
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9748
  data arrival time                                                                                                -27.0020
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9728

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3279 
  total derate : arrival time                                                                            -0.0261 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3540 

  slack (with derating applied) (MET)                                                                     8.9728 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3268 



  Startpoint: wbs_adr_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[58]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[26] (in)                                                           6.7424                     3.8049 &  25.8049 r
  wbs_adr_i[26] (net)                                    2   0.2333 
  mprj/wbs_adr_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.8049 r
  mprj/wbs_adr_i[26] (net) 
  mprj/i_BUF[58]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7612   6.7471   1.0500   0.7177   0.8625 &  26.6674 r
  mprj/i_BUF[58]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2148   1.0500            0.2429 &  26.9103 r
  mprj/buf_i[58] (net)                                   1   0.0048 
  mprj/i_FF[58]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2148   1.0500   0.0000   0.0000 &  26.9104 r
  data arrival time                                                                                                 26.9104

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[58]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2614   0.9500   0.0000   0.5293 &  36.1402 r
  clock reconvergence pessimism                                                                           0.0000    36.1402
  clock uncertainty                                                                                      -0.1000    36.0402
  library setup time                                                                    1.0000           -0.1410    35.8993
  data required time                                                                                                35.8993
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8993
  data arrival time                                                                                                -26.9104
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9889

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3234 
  total derate : arrival time                                                                            -0.0526 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3760 

  slack (with derating applied) (MET)                                                                     8.9889 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.3650 



  Startpoint: la_oenb[49]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[113]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[49] (in)                                                             6.9401                     3.9135 &  25.9135 r
  la_oenb[49] (net)                                      2   0.2400 
  mprj/la_oenb[49] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.9135 r
  mprj/la_oenb[49] (net) 
  mprj/i_BUF[113]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1899   6.9454   1.0500   0.8861   1.0462 &  26.9597 r
  mprj/i_BUF[113]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2603   1.0500            0.2768 &  27.2365 r
  mprj/buf_i[113] (net)                                  2   0.0176 
  mprj/i_FF[113]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0958   0.2603   1.0500   0.0380   0.0402 &  27.2767 r
  data arrival time                                                                                                 27.2767

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[113]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2784   0.9500   0.0000   0.9091 &  36.5201 r
  clock reconvergence pessimism                                                                           0.0000    36.5201
  clock uncertainty                                                                                      -0.1000    36.4201
  library setup time                                                                    1.0000           -0.1482    36.2719
  data required time                                                                                                36.2719
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2719
  data arrival time                                                                                                -27.2767
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        8.9952

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3434 
  total derate : arrival time                                                                            -0.0649 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4083 

  slack (with derating applied) (MET)                                                                     8.9952 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4035 



  Startpoint: la_data_in[56]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[184]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[56] (in)                                                          7.2427                     4.0873 &  26.0873 r
  la_data_in[56] (net)                                   2   0.2507 
  mprj/la_data_in[56] (user_proj_example)                                      0.0000   1.0500            0.0000 &  26.0873 r
  mprj/la_data_in[56] (net) 
  mprj/i_BUF[184]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6874   7.2483   1.0500   0.6693   0.8280 &  26.9153 r
  mprj/i_BUF[184]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2826   1.0500            0.2800 &  27.1953 r
  mprj/buf_i[184] (net)                                  2   0.0239 
  mprj/i_FF[184]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0792   0.2826   1.0500   0.0314   0.0334 &  27.2287 r
  data arrival time                                                                                                 27.2287

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[184]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2906   0.9500   0.0000   0.8837 &  36.4947 r
  clock reconvergence pessimism                                                                           0.0000    36.4947
  clock uncertainty                                                                                      -0.1000    36.3947
  library setup time                                                                    1.0000           -0.1503    36.2444
  data required time                                                                                                36.2444
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2444
  data arrival time                                                                                                -27.2287
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.0157

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3421 
  total derate : arrival time                                                                            -0.0544 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3964 

  slack (with derating applied) (MET)                                                                     9.0157 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4121 



  Startpoint: wbs_adr_i[25]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[57]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[25] (in)                                                           6.5716                     3.7092 &  25.7092 r
  wbs_adr_i[25] (net)                                    2   0.2274 
  mprj/wbs_adr_i[25] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7092 r
  mprj/wbs_adr_i[25] (net) 
  mprj/i_BUF[57]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6088   6.5761   1.0500   0.6565   0.7942 &  26.5034 r
  mprj/i_BUF[57]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2146   1.0500            0.2529 &  26.7563 r
  mprj/buf_i[57] (net)                                   1   0.0054 
  mprj/i_FF[57]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2146   1.0500   0.0000   0.0001 &  26.7563 r
  data arrival time                                                                                                 26.7563

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[57]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2557   0.9500   0.0000   0.4974 &  36.1083 r
  clock reconvergence pessimism                                                                           0.0000    36.1083
  clock uncertainty                                                                                      -0.1000    36.0083
  library setup time                                                                    1.0000           -0.1409    35.8675
  data required time                                                                                                35.8675
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.8675
  data arrival time                                                                                                -26.7563
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1111

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3217 
  total derate : arrival time                                                                            -0.0499 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3716 

  slack (with derating applied) (MET)                                                                     9.1111 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4827 



  Startpoint: wbs_sel_i[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[231]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_sel_i[1] (in)                                                            6.9377                     3.9073 &  25.9073 r
  wbs_sel_i[1] (net)                                     2   0.2398 
  mprj/wbs_sel_i[1] (user_proj_example)                                        0.0000   1.0500            0.0000 &  25.9073 r
  mprj/wbs_sel_i[1] (net) 
  mprj/i_BUF[231]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   6.9435   1.0500   0.0000   0.1308 &  26.0382 r
  mprj/i_BUF[231]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2468   1.0500            0.2640 &  26.3022 r
  mprj/buf_i[231] (net)                                  2   0.0132 
  mprj/i_FF[231]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0385   0.2468   1.0500   0.0155   0.0164 &  26.3186 r
  data arrival time                                                                                                 26.3186

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[231]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.1833   0.9500   0.0000   0.1240 &  35.7350 r
  clock reconvergence pessimism                                                                           0.0000    35.7350
  clock uncertainty                                                                                      -0.1000    35.6350
  library setup time                                                                    1.0000           -0.1464    35.4885
  data required time                                                                                                35.4885
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.4885
  data arrival time                                                                                                -26.3186
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.1700

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3021 
  total derate : arrival time                                                                            -0.0196 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3217 

  slack (with derating applied) (MET)                                                                     9.1700 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.4916 



  Startpoint: io_in[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[200]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[8] (in)                                                                7.2270                     4.0775 &  26.0775 r
  io_in[8] (net)                                         2   0.2501 
  mprj/io_in[8] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.0775 r
  mprj/io_in[8] (net) 
  mprj/i_BUF[200]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.6433   7.2324   1.0500   0.2497   0.3846 &  26.4622 r
  mprj/i_BUF[200]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2953   1.0500            0.2927 &  26.7549 r
  mprj/buf_i[200] (net)                                  2   0.0284 
  mprj/i_FF[200]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2953   1.0500   0.0000   0.0007 &  26.7556 r
  data arrival time                                                                                                 26.7556

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[200]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2636   0.9500   0.0000   0.6092 &  36.2201 r
  clock reconvergence pessimism                                                                           0.0000    36.2201
  clock uncertainty                                                                                      -0.1000    36.1201
  library setup time                                                                    1.0000           -0.1512    35.9689
  data required time                                                                                                35.9689
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9689
  data arrival time                                                                                                -26.7556
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2133

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3276 
  total derate : arrival time                                                                            -0.0323 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3599 

  slack (with derating applied) (MET)                                                                     9.2133 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.5732 



  Startpoint: wbs_adr_i[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[61]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[29] (in)                                                           6.5528                     3.6989 &  25.6989 r
  wbs_adr_i[29] (net)                                    2   0.2267 
  mprj/wbs_adr_i[29] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6989 r
  mprj/wbs_adr_i[29] (net) 
  mprj/i_BUF[61]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.5790   6.5573   1.0500   0.6440   0.7795 &  26.4784 r
  mprj/i_BUF[61]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2065   1.0500            0.2458 &  26.7242 r
  mprj/buf_i[61] (net)                                   1   0.0031 
  mprj/i_FF[61]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2065   1.0500   0.0000   0.0000 &  26.7243 r
  data arrival time                                                                                                 26.7243

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[61]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2725   0.9500   0.0000   0.5916 &  36.2026 r
  clock reconvergence pessimism                                                                           0.0000    36.2026
  clock uncertainty                                                                                      -0.1000    36.1026
  library setup time                                                                    1.0000           -0.1392    35.9634
  data required time                                                                                                35.9634
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9634
  data arrival time                                                                                                -26.7243
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2391

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3267 
  total derate : arrival time                                                                            -0.0488 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3755 

  slack (with derating applied) (MET)                                                                     9.2391 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6146 



  Startpoint: la_data_in[6]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[134]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[6] (in)                                                           6.6887                     3.7802 &  25.7802 r
  la_data_in[6] (net)                                    2   0.2316 
  mprj/la_data_in[6] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7802 r
  mprj/la_data_in[6] (net) 
  mprj/i_BUF[134]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4565   6.6926   1.0500   0.5922   0.7241 &  26.5043 r
  mprj/i_BUF[134]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2104   1.0500            0.2417 &  26.7460 r
  mprj/buf_i[134] (net)                                  1   0.0038 
  mprj/i_FF[134]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2104   1.0500   0.0000   0.0000 &  26.7461 r
  data arrival time                                                                                                 26.7461

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[134]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2768   0.9500   0.0000   0.6562 &  36.2671 r
  clock reconvergence pessimism                                                                           0.0000    36.2671
  clock uncertainty                                                                                      -0.1000    36.1671
  library setup time                                                                    1.0000           -0.1401    36.0270
  data required time                                                                                                36.0270
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0270
  data arrival time                                                                                                -26.7461
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2810

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3301 
  total derate : arrival time                                                                            -0.0460 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3761 

  slack (with derating applied) (MET)                                                                     9.2810 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6570 



  Startpoint: wbs_dat_i[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[19]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[19] (in)                                                           6.6089                     3.7248 &  25.7248 r
  wbs_dat_i[19] (net)                                    2   0.2285 
  mprj/wbs_dat_i[19] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.7248 r
  mprj/wbs_dat_i[19] (net) 
  mprj/i_BUF[19]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8356   6.6140   1.0500   0.3320   0.4637 &  26.1885 r
  mprj/i_BUF[19]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2137   1.0500            0.2497 &  26.4382 r
  mprj/buf_i[19] (net)                                   1   0.0050 
  mprj/i_FF[19]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2137   1.0500   0.0000   0.0000 &  26.4383 r
  data arrival time                                                                                                 26.4383

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[19]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2140   0.9500   0.0000   0.3581 &  35.9690 r
  clock reconvergence pessimism                                                                           0.0000    35.9690
  clock uncertainty                                                                                      -0.1000    35.8690
  library setup time                                                                    1.0000           -0.1405    35.7286
  data required time                                                                                                35.7286
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7286
  data arrival time                                                                                                -26.4383
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2903

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3144 
  total derate : arrival time                                                                            -0.0340 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3484 

  slack (with derating applied) (MET)                                                                     9.2903 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.6386 



  Startpoint: la_oenb[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[102]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[38] (in)                                                             6.4136                     3.6226 &  25.6226 r
  la_oenb[38] (net)                                      2   0.2220 
  mprj/la_oenb[38] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6226 r
  mprj/la_oenb[38] (net) 
  mprj/i_BUF[102]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1852   6.4176   1.0500   0.8629   1.0038 &  26.6264 r
  mprj/i_BUF[102]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2214   1.0500            0.2693 &  26.8957 r
  mprj/buf_i[102] (net)                                  1   0.0080 
  mprj/i_FF[102]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0902   0.2214   1.0500   0.0366   0.0385 &  26.9342 r
  data arrival time                                                                                                 26.9342

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[102]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2899   0.9500   0.0000   0.8646 &  36.4755 r
  clock reconvergence pessimism                                                                           0.0000    36.4755
  clock uncertainty                                                                                      -0.1000    36.3755
  library setup time                                                                    1.0000           -0.1426    36.2329
  data required time                                                                                                36.2329
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2329
  data arrival time                                                                                                -26.9342
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.2987

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.0625 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4035 

  slack (with derating applied) (MET)                                                                     9.2987 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7022 



  Startpoint: io_in[31] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[223]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[31] (in)                                                               7.6740                     4.3167 &  26.3167 r
  io_in[31] (net)                                        2   0.2652 
  mprj/io_in[31] (user_proj_example)                                           0.0000   1.0500            0.0000 &  26.3167 r
  mprj/io_in[31] (net) 
  mprj/i_BUF[223]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.6816   1.0500   0.0000   0.1520 &  26.4687 r
  mprj/i_BUF[223]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2849   1.0500            0.2573 &  26.7260 r
  mprj/buf_i[223] (net)                                  2   0.0226 
  mprj/i_FF[223]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0424   0.2849   1.0500   0.0173   0.0186 &  26.7446 r
  data arrival time                                                                                                 26.7446

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[223]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2800   0.9500   0.0000   0.7516 &  36.3625 r
  clock reconvergence pessimism                                                                           0.0000    36.3625
  clock uncertainty                                                                                      -0.1000    36.2625
  library setup time                                                                    1.0000           -0.1504    36.1121
  data required time                                                                                                36.1121
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1121
  data arrival time                                                                                                -26.7446
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3676

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3351 
  total derate : arrival time                                                                            -0.0204 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3555 

  slack (with derating applied) (MET)                                                                     9.3676 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7230 



  Startpoint: wbs_adr_i[28]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[60]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_adr_i[28] (in)                                                           6.5399                     3.6914 &  25.6914 r
  wbs_adr_i[28] (net)                                    2   0.2263 
  mprj/wbs_adr_i[28] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6914 r
  mprj/wbs_adr_i[28] (net) 
  mprj/i_BUF[60]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.3228   6.5444   1.0500   0.5366   0.6673 &  26.3587 r
  mprj/i_BUF[60]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2193   1.0500            0.2596 &  26.6183 r
  mprj/buf_i[60] (net)                                   1   0.0069 
  mprj/i_FF[60]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2193   1.0500   0.0000   0.0001 &  26.6184 r
  data arrival time                                                                                                 26.6184

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[60]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2782   0.9500   0.0000   0.6291 &  36.2401 r
  clock reconvergence pessimism                                                                           0.0000    36.2401
  clock uncertainty                                                                                      -0.1000    36.1401
  library setup time                                                                    1.0000           -0.1421    35.9980
  data required time                                                                                                35.9980
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9980
  data arrival time                                                                                                -26.6184
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3796

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3287 
  total derate : arrival time                                                                            -0.0441 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3728 

  slack (with derating applied) (MET)                                                                     9.3796 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7524 



  Startpoint: io_in[11] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[203]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[11] (in)                                                               6.1053                     3.4532 &  25.4532 r
  io_in[11] (net)                                        2   0.2114 
  mprj/io_in[11] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4532 r
  mprj/io_in[11] (net) 
  mprj/i_BUF[203]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6417   6.1082   1.0500   0.6682   0.7826 &  26.2358 r
  mprj/i_BUF[203]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2801   1.0500            0.3423 &  26.5781 r
  mprj/buf_i[203] (net)                                  2   0.0283 
  mprj/i_FF[203]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2801   1.0500   0.0000   0.0007 &  26.5788 r
  data arrival time                                                                                                 26.5788

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[203]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2677   0.9500   0.0000   0.6034 &  36.2143 r
  clock reconvergence pessimism                                                                           0.0000    36.2143
  clock uncertainty                                                                                      -0.1000    36.1143
  library setup time                                                                    1.0000           -0.1499    35.9644
  data required time                                                                                                35.9644
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9644
  data arrival time                                                                                                -26.5788
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3856

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3273 
  total derate : arrival time                                                                            -0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3809 

  slack (with derating applied) (MET)                                                                     9.3856 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7665 



  Startpoint: la_data_in[1]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[129]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[1] (in)                                                           6.3959                     3.6253 &  25.6253 r
  la_data_in[1] (net)                                    2   0.2218 
  mprj/la_data_in[1] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6253 r
  mprj/la_data_in[1] (net) 
  mprj/i_BUF[129]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6532   6.3989   1.0500   0.6322   0.7529 &  26.3782 r
  mprj/i_BUF[129]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2085   1.0500            0.2573 &  26.6356 r
  mprj/buf_i[129] (net)                                  1   0.0043 
  mprj/i_FF[129]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2085   1.0500   0.0000   0.0000 &  26.6356 r
  data arrival time                                                                                                 26.6356

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[129]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2778   0.9500   0.0000   0.6542 &  36.2651 r
  clock reconvergence pessimism                                                                           0.0000    36.2651
  clock uncertainty                                                                                      -0.1000    36.1651
  library setup time                                                                    1.0000           -0.1396    36.0255
  data required time                                                                                                36.0255
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0255
  data arrival time                                                                                                -26.6356
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3899

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3300 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3781 

  slack (with derating applied) (MET)                                                                     9.3899 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7680 



  Startpoint: la_data_in[61]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[189]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[61] (in)                                                          7.0719                     3.9930 &  25.9930 r
  la_data_in[61] (net)                                   2   0.2448 
  mprj/la_data_in[61] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.9930 r
  mprj/la_data_in[61] (net) 
  mprj/i_BUF[189]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.8593   7.0769   1.0500   0.3407   0.4785 &  26.4715 r
  mprj/i_BUF[189]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3431   1.0500            0.3456 &  26.8171 r
  mprj/buf_i[189] (net)                                  2   0.0456 
  mprj/i_FF[189]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0224   0.3432   1.0500   0.0089   0.0107 &  26.8278 r
  data arrival time                                                                                                 26.8278

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[189]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2934   0.9500   0.0000   0.8630 &  36.4740 r
  clock reconvergence pessimism                                                                           0.0000    36.4740
  clock uncertainty                                                                                      -0.1000    36.3740
  library setup time                                                                    1.0000           -0.1557    36.2183
  data required time                                                                                                36.2183
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2183
  data arrival time                                                                                                -26.8278
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.3904

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.0398 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3807 

  slack (with derating applied) (MET)                                                                     9.3904 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7712 



  Startpoint: wbs_dat_i[18]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[18]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[18] (in)                                                           6.4643                     3.6425 &  25.6425 r
  wbs_dat_i[18] (net)                                    2   0.2234 
  mprj/wbs_dat_i[18] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6425 r
  mprj/wbs_dat_i[18] (net) 
  mprj/i_BUF[18]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.7504   6.4693   1.0500   0.2967   0.4238 &  26.0663 r
  mprj/i_BUF[18]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2128   1.0500            0.2574 &  26.3238 r
  mprj/buf_i[18] (net)                                   1   0.0053 
  mprj/i_FF[18]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2128   1.0500   0.0000   0.0000 &  26.3238 r
  data arrival time                                                                                                 26.3238

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[18]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2130   0.9500   0.0000   0.3555 &  35.9664 r
  clock reconvergence pessimism                                                                           0.0000    35.9664
  clock uncertainty                                                                                      -0.1000    35.8664
  library setup time                                                                    1.0000           -0.1402    35.7261
  data required time                                                                                                35.7261
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7261
  data arrival time                                                                                                -26.3238
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4024

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3143 
  total derate : arrival time                                                                            -0.0324 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3467 

  slack (with derating applied) (MET)                                                                     9.4024 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7491 



  Startpoint: wbs_dat_i[22]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[22]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[22] (in)                                                           6.2564                     3.5287 &  25.5287 r
  wbs_dat_i[22] (net)                                    2   0.2163 
  mprj/wbs_dat_i[22] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5287 r
  mprj/wbs_dat_i[22] (net) 
  mprj/i_BUF[22]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.9253   6.2608   1.0500   0.3707   0.4921 &  26.0209 r
  mprj/i_BUF[22]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2117   1.0500            0.2689 &  26.2897 r
  mprj/buf_i[22] (net)                                   1   0.0058 
  mprj/i_FF[22]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2117   1.0500   0.0000   0.0000 &  26.2898 r
  data arrival time                                                                                                 26.2898

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[22]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.1976   0.9500   0.0000   0.3250 &  35.9359 r
  clock reconvergence pessimism                                                                           0.0000    35.9359
  clock uncertainty                                                                                      -0.1000    35.8359
  library setup time                                                                    1.0000           -0.1399    35.6960
  data required time                                                                                                35.6960
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.6960
  data arrival time                                                                                                -26.2898
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4062

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3126 
  total derate : arrival time                                                                            -0.0362 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3489 

  slack (with derating applied) (MET)                                                                     9.4062 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.7551 



  Startpoint: io_in[7] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[199]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[7] (in)                                                                7.2836                     4.1018 &  26.1018 r
  io_in[7] (net)                                         2   0.2518 
  mprj/io_in[7] (user_proj_example)                                            0.0000   1.0500            0.0000 &  26.1018 r
  mprj/io_in[7] (net) 
  mprj/i_BUF[199]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.0000   7.2899   1.0500   0.0000   0.1347 &  26.2365 r
  mprj/i_BUF[199]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2859   1.0500            0.2807 &  26.5171 r
  mprj/buf_i[199] (net)                                  2   0.0248 
  mprj/i_FF[199]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2859   1.0500   0.0000   0.0005 &  26.5177 r
  data arrival time                                                                                                 26.5177

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[199]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2601   0.9500   0.0000   0.6135 &  36.2244 r
  clock reconvergence pessimism                                                                           0.0000    36.2244
  clock uncertainty                                                                                      -0.1000    36.1244
  library setup time                                                                    1.0000           -0.1504    35.9740
  data required time                                                                                                35.9740
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9740
  data arrival time                                                                                                -26.5177
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4564

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3278 
  total derate : arrival time                                                                            -0.0198 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3476 

  slack (with derating applied) (MET)                                                                     9.4564 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8040 



  Startpoint: la_data_in[2]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[130]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[2] (in)                                                           6.3151                     3.5631 &  25.5631 r
  la_data_in[2] (net)                                    2   0.2184 
  mprj/la_data_in[2] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5631 r
  mprj/la_data_in[2] (net) 
  mprj/i_BUF[130]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4359   6.3194   1.0500   0.5847   0.7130 &  26.2761 r
  mprj/i_BUF[130]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2280   1.0500            0.2819 &  26.5581 r
  mprj/buf_i[130] (net)                                  1   0.0103 
  mprj/i_FF[130]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0066   0.2280   1.0500   0.0025   0.0027 &  26.5608 r
  data arrival time                                                                                                 26.5608

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[130]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2780   0.9500   0.0000   0.6538 &  36.2647 r
  clock reconvergence pessimism                                                                           0.0000    36.2647
  clock uncertainty                                                                                      -0.1000    36.1647
  library setup time                                                                    1.0000           -0.1440    36.0207
  data required time                                                                                                36.0207
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0207
  data arrival time                                                                                                -26.5608
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4599

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3300 
  total derate : arrival time                                                                            -0.0475 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3775 

  slack (with derating applied) (MET)                                                                     9.4599 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8373 



  Startpoint: wbs_dat_i[21]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[21]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[21] (in)                                                           6.4111                     3.6131 &  25.6131 r
  wbs_dat_i[21] (net)                                    2   0.2216 
  mprj/wbs_dat_i[21] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.6131 r
  mprj/wbs_dat_i[21] (net) 
  mprj/i_BUF[21]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   0.8561   6.4159   1.0500   0.3412   0.4682 &  26.0813 r
  mprj/i_BUF[21]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2055   1.0500            0.2532 &  26.3345 r
  mprj/buf_i[21] (net)                                   1   0.0034 
  mprj/i_FF[21]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2055   1.0500   0.0000   0.0000 &  26.3346 r
  data arrival time                                                                                                 26.3346

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[21]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2390   0.9500   0.0000   0.4236 &  36.0346 r
  clock reconvergence pessimism                                                                           0.0000    36.0346
  clock uncertainty                                                                                      -0.1000    35.9346
  library setup time                                                                    1.0000           -0.1388    35.7958
  data required time                                                                                                35.7958
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.7958
  data arrival time                                                                                                -26.3346
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4613

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3178 
  total derate : arrival time                                                                            -0.0344 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3522 

  slack (with derating applied) (MET)                                                                     9.4613 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8134 



  Startpoint: io_in[16] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[208]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  io_in[16] (in)                                                               6.0981                     3.4579 &  25.4579 r
  io_in[16] (net)                                        2   0.2115 
  mprj/io_in[16] (user_proj_example)                                           0.0000   1.0500            0.0000 &  25.4579 r
  mprj/io_in[16] (net) 
  mprj/i_BUF[208]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.6454   6.1003   1.0500   0.6517   0.7605 &  26.2184 r
  mprj/i_BUF[208]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2677   1.0500            0.3316 &  26.5500 r
  mprj/buf_i[208] (net)                                  2   0.0240 
  mprj/i_FF[208]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2677   1.0500   0.0000   0.0005 &  26.5506 r
  data arrival time                                                                                                 26.5506

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[208]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2634   0.9500   0.0000   0.6655 &  36.2765 r
  clock reconvergence pessimism                                                                           0.0000    36.2765
  clock uncertainty                                                                                      -0.1000    36.1765
  library setup time                                                                    1.0000           -0.1488    36.0277
  data required time                                                                                                36.0277
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0277
  data arrival time                                                                                                -26.5506
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4771

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3306 
  total derate : arrival time                                                                            -0.0520 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3826 

  slack (with derating applied) (MET)                                                                     9.4771 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8597 



  Startpoint: la_data_in[5]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[133]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[5] (in)                                                           6.2499                     3.5321 &  25.5321 r
  la_data_in[5] (net)                                    2   0.2163 
  mprj/la_data_in[5] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5321 r
  mprj/la_data_in[5] (net) 
  mprj/i_BUF[133]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.5311   6.2537   1.0500   0.6248   0.7493 &  26.2813 r
  mprj/i_BUF[133]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2041   1.0500            0.2615 &  26.5428 r
  mprj/buf_i[133] (net)                                  1   0.0036 
  mprj/i_FF[133]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2041   1.0500   0.0000   0.0000 &  26.5429 r
  data arrival time                                                                                                 26.5429

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[133]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2786   0.9500   0.0000   0.6526 &  36.2635 r
  clock reconvergence pessimism                                                                           0.0000    36.2635
  clock uncertainty                                                                                      -0.1000    36.1635
  library setup time                                                                    1.0000           -0.1386    36.0249
  data required time                                                                                                36.0249
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0249
  data arrival time                                                                                                -26.5429
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.4820

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3299 
  total derate : arrival time                                                                            -0.0481 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3780 

  slack (with derating applied) (MET)                                                                     9.4820 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8600 



  Startpoint: la_oenb[2] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[66]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[2] (in)                                                              6.4667                     3.6491 &  25.6491 r
  la_oenb[2] (net)                                       2   0.2237 
  mprj/la_oenb[2] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.6491 r
  mprj/la_oenb[2] (net) 
  mprj/i_BUF[66]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.1499   6.4712   1.0500   0.4643   0.5898 &  26.2389 r
  mprj/i_BUF[66]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2155   1.0500            0.2601 &  26.4990 r
  mprj/buf_i[66] (net)                                   1   0.0060 
  mprj/i_FF[66]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0172   0.2155   1.0500   0.0066   0.0070 &  26.5060 r
  data arrival time                                                                                                 26.5060

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[66]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2781   0.9500   0.0000   0.6536 &  36.2645 r
  clock reconvergence pessimism                                                                           0.0000    36.2645
  clock uncertainty                                                                                      -0.1000    36.1645
  library setup time                                                                    1.0000           -0.1412    36.0233
  data required time                                                                                                36.0233
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0233
  data arrival time                                                                                                -26.5060
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5174

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3299 
  total derate : arrival time                                                                            -0.0408 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3708 

  slack (with derating applied) (MET)                                                                     9.5174 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.8881 



  Startpoint: la_oenb[34]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[98]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[34] (in)                                                             6.2543                     3.5486 &  25.5486 r
  la_oenb[34] (net)                                      2   0.2170 
  mprj/la_oenb[34] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.5486 r
  mprj/la_oenb[34] (net) 
  mprj/i_BUF[98]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.8714   6.2568   1.0500   0.7586   0.8789 &  26.4275 r
  mprj/i_BUF[98]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2138   1.0500            0.2712 &  26.6987 r
  mprj/buf_i[98] (net)                                   1   0.0064 
  mprj/i_FF[98]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0052   0.2138   1.0500   0.0020   0.0022 &  26.7008 r
  data arrival time                                                                                                 26.7008

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[98]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2931   0.9500   0.0000   0.8520 &  36.4630 r
  clock reconvergence pessimism                                                                           0.0000    36.4630
  clock uncertainty                                                                                      -0.1000    36.3630
  library setup time                                                                    1.0000           -0.1409    36.2221
  data required time                                                                                                36.2221
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2221
  data arrival time                                                                                                -26.7008
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5212

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3404 
  total derate : arrival time                                                                            -0.0549 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3953 

  slack (with derating applied) (MET)                                                                     9.5212 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9165 



  Startpoint: la_data_in[19]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[147]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[19] (in)                                                          5.2849                     2.9913 &  24.9913 r
  la_data_in[19] (net)                                   2   0.1829 
  mprj/la_data_in[19] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9913 r
  mprj/la_data_in[19] (net) 
  mprj/i_BUF[147]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.9437   5.2871   1.0500   1.2022   1.3286 &  26.3198 r
  mprj/i_BUF[147]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1980   1.0500            0.3130 &  26.6329 r
  mprj/buf_i[147] (net)                                  1   0.0055 
  mprj/i_FF[147]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1980   1.0500   0.0000   0.0001 &  26.6329 r
  data arrival time                                                                                                 26.6329

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[147]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2959   0.9500   0.0000   0.7894 &  36.4003 r
  clock reconvergence pessimism                                                                           0.0000    36.4003
  clock uncertainty                                                                                      -0.1000    36.3003
  library setup time                                                                    1.0000           -0.1374    36.1629
  data required time                                                                                                36.1629
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1629
  data arrival time                                                                                                -26.6329
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5300

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3371 
  total derate : arrival time                                                                            -0.0782 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4153 

  slack (with derating applied) (MET)                                                                     9.5300 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9453 



  Startpoint: wbs_dat_i[26]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[26]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  wbs_dat_i[26] (in)                                                           6.3499                     3.5835 &  25.5835 r
  wbs_dat_i[26] (net)                                    2   0.2196 
  mprj/wbs_dat_i[26] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.5835 r
  mprj/wbs_dat_i[26] (net) 
  mprj/i_BUF[26]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.0024   6.3542   1.0500   0.4028   0.5248 &  26.1082 r
  mprj/i_BUF[26]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2096   1.0500            0.2611 &  26.3694 r
  mprj/buf_i[26] (net)                                   1   0.0048 
  mprj/i_FF[26]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.2096   1.0500   0.0000   0.0001 &  26.3694 r
  data arrival time                                                                                                 26.3694

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[26]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2654   0.9500   0.0000   0.5507 &  36.1616 r
  clock reconvergence pessimism                                                                           0.0000    36.1616
  clock uncertainty                                                                                      -0.1000    36.0616
  library setup time                                                                    1.0000           -0.1398    35.9218
  data required time                                                                                                35.9218
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                35.9218
  data arrival time                                                                                                -26.3694
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5524

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3245 
  total derate : arrival time                                                                            -0.0374 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3620 

  slack (with derating applied) (MET)                                                                     9.5524 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9143 



  Startpoint: la_data_in[63]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[191]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[63] (in)                                                          6.7030                     3.7784 &  25.7784 r
  la_data_in[63] (net)                                   2   0.2317 
  mprj/la_data_in[63] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.7784 r
  mprj/la_data_in[63] (net) 
  mprj/i_BUF[191]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.4885   6.7082   1.0500   0.1862   0.3150 &  26.0934 r
  mprj/i_BUF[191]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.3777   1.0500            0.3923 &  26.4858 r
  mprj/buf_i[191] (net)                                  2   0.0574 
  mprj/i_FF[191]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0458   0.3779   1.0500   0.0182   0.0242 &  26.5100 r
  data arrival time                                                                                                 26.5100

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[191]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2915   0.9500   0.0000   0.7444 &  36.3553 r
  clock reconvergence pessimism                                                                           0.0000    36.3553
  clock uncertainty                                                                                      -0.1000    36.2553
  library setup time                                                                    1.0000           -0.1588    36.0965
  data required time                                                                                                36.0965
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0965
  data arrival time                                                                                                -26.5100
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5865

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3347 
  total derate : arrival time                                                                            -0.0348 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3696 

  slack (with derating applied) (MET)                                                                     9.5865 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9561 



  Startpoint: la_data_in[41]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[169]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[41] (in)                                                          6.4510                     3.6414 &  25.6414 r
  la_data_in[41] (net)                                   2   0.2232 
  mprj/la_data_in[41] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6414 r
  mprj/la_data_in[41] (net) 
  mprj/i_BUF[169]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4064   6.4553   1.0500   0.5719   0.7017 &  26.3430 r
  mprj/i_BUF[169]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2370   1.0500            0.2829 &  26.6260 r
  mprj/buf_i[169] (net)                                  2   0.0123 
  mprj/i_FF[169]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0445   0.2370   1.0500   0.0177   0.0187 &  26.6447 r
  data arrival time                                                                                                 26.6447

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[169]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2880   0.9500   0.0000   0.8705 &  36.4814 r
  clock reconvergence pessimism                                                                           0.0000    36.4814
  clock uncertainty                                                                                      -0.1000    36.3814
  library setup time                                                                    1.0000           -0.1461    36.2353
  data required time                                                                                                36.2353
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2353
  data arrival time                                                                                                -26.6447
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.5906

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3414 
  total derate : arrival time                                                                            -0.0478 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3891 

  slack (with derating applied) (MET)                                                                     9.5906 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9797 



  Startpoint: la_data_in[38]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[166]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[38] (in)                                                          6.3954                     3.6103 &  25.6103 r
  la_data_in[38] (net)                                   2   0.2212 
  mprj/la_data_in[38] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6103 r
  mprj/la_data_in[38] (net) 
  mprj/i_BUF[166]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.4701   6.3996   1.0500   0.5988   0.7289 &  26.3392 r
  mprj/i_BUF[166]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2343   1.0500            0.2835 &  26.6228 r
  mprj/buf_i[166] (net)                                  2   0.0118 
  mprj/i_FF[166]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0158   0.2343   1.0500   0.0060   0.0064 &  26.6292 r
  data arrival time                                                                                                 26.6292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[166]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   0.9500   0.0000   0.8643 &  36.4752 r
  clock reconvergence pessimism                                                                           0.0000    36.4752
  clock uncertainty                                                                                      -0.1000    36.3752
  library setup time                                                                    1.0000           -0.1455    36.2297
  data required time                                                                                                36.2297
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2297
  data arrival time                                                                                                -26.6292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6005

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.0485 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3896 

  slack (with derating applied) (MET)                                                                     9.6005 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                          9.9901 



  Startpoint: la_data_in[35]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[163]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[35] (in)                                                          6.5153                     3.6757 &  25.6757 r
  la_data_in[35] (net)                                   2   0.2253 
  mprj/la_data_in[35] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6757 r
  mprj/la_data_in[35] (net) 
  mprj/i_BUF[163]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2741   6.5199   1.0500   0.5162   0.6467 &  26.3224 r
  mprj/i_BUF[163]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2206   1.0500            0.2624 &  26.5849 r
  mprj/buf_i[163] (net)                                  1   0.0073 
  mprj/i_FF[163]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.2206   1.0500   0.0000   0.0001 &  26.5850 r
  data arrival time                                                                                                 26.5850

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[163]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2935   0.9500   0.0000   0.8571 &  36.4680 r
  clock reconvergence pessimism                                                                           0.0000    36.4680
  clock uncertainty                                                                                      -0.1000    36.3680
  library setup time                                                                    1.0000           -0.1425    36.2256
  data required time                                                                                                36.2256
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2256
  data arrival time                                                                                                -26.5850
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6406

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3407 
  total derate : arrival time                                                                            -0.0433 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3840 

  slack (with derating applied) (MET)                                                                     9.6406 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0246 



  Startpoint: la_oenb[30]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[94]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[30] (in)                                                             6.1436                     3.4717 &  25.4717 r
  la_oenb[30] (net)                                      2   0.2126 
  mprj/la_oenb[30] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.4717 r
  mprj/la_oenb[30] (net) 
  mprj/i_BUF[94]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.7107   6.1470   1.0500   0.6954   0.8185 &  26.2903 r
  mprj/i_BUF[94]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.2312   1.0500            0.2954 &  26.5857 r
  mprj/buf_i[94] (net)                                   2   0.0119 
  mprj/i_FF[94]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0289   0.2312   1.0500   0.0115   0.0122 &  26.5979 r
  data arrival time                                                                                                 26.5979

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[94]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2918   0.9500   0.0000   0.8779 &  36.4889 r
  clock reconvergence pessimism                                                                           0.0000    36.4889
  clock uncertainty                                                                                      -0.1000    36.3889
  library setup time                                                                    1.0000           -0.1448    36.2440
  data required time                                                                                                36.2440
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2440
  data arrival time                                                                                                -26.5979
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6461

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3418 
  total derate : arrival time                                                                            -0.0536 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3954 

  slack (with derating applied) (MET)                                                                     9.6461 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0415 



  Startpoint: la_data_in[29]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[157]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[29] (in)                                                          5.9580                     3.3770 &  25.3770 r
  la_data_in[29] (net)                                   2   0.2065 
  mprj/la_data_in[29] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.3770 r
  mprj/la_data_in[29] (net) 
  mprj/i_BUF[157]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1105   5.9604   1.0500   0.7822   0.8986 &  26.2756 r
  mprj/i_BUF[157]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2362   1.0500            0.3115 &  26.5871 r
  mprj/buf_i[157] (net)                                  2   0.0140 
  mprj/i_FF[157]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0444   0.2362   1.0500   0.0180   0.0191 &  26.6062 r
  data arrival time                                                                                                 26.6062

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[157]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2887   0.9500   0.0000   0.8903 &  36.5013 r
  clock reconvergence pessimism                                                                           0.0000    36.5013
  clock uncertainty                                                                                      -0.1000    36.4013
  library setup time                                                                    1.0000           -0.1459    36.2553
  data required time                                                                                                36.2553
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2553
  data arrival time                                                                                                -26.6062
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6491

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3424 
  total derate : arrival time                                                                            -0.0585 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4009 

  slack (with derating applied) (MET)                                                                     9.6491 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0501 



  Startpoint: la_data_in[11]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[139]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[11] (in)                                                          5.5859                     3.1695 &  25.1695 r
  la_data_in[11] (net)                                   2   0.1937 
  mprj/la_data_in[11] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1695 r
  mprj/la_data_in[11] (net) 
  mprj/i_BUF[139]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.1391   5.5877   1.0500   0.8495   0.9589 &  26.1284 r
  mprj/i_BUF[139]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1977   1.0500            0.2949 &  26.4233 r
  mprj/buf_i[139] (net)                                  1   0.0043 
  mprj/i_FF[139]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1977   1.0500   0.0000   0.0000 &  26.4234 r
  data arrival time                                                                                                 26.4234

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[139]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2892   0.9500   0.0000   0.7234 &  36.3343 r
  clock reconvergence pessimism                                                                           0.0000    36.3343
  clock uncertainty                                                                                      -0.1000    36.2343
  library setup time                                                                    1.0000           -0.1373    36.0971
  data required time                                                                                                36.0971
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0971
  data arrival time                                                                                                -26.4234
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.6737

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3336 
  total derate : arrival time                                                                            -0.0597 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3933 

  slack (with derating applied) (MET)                                                                     9.6737 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0670 



  Startpoint: la_data_in[36]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[164]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[36] (in)                                                          6.4309                     3.6282 &  25.6282 r
  la_data_in[36] (net)                                   2   0.2224 
  mprj/la_data_in[36] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.6282 r
  mprj/la_data_in[36] (net) 
  mprj/i_BUF[164]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2049   6.4353   1.0500   0.4875   0.6146 &  26.2429 r
  mprj/i_BUF[164]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2151   1.0500            0.2619 &  26.5047 r
  mprj/buf_i[164] (net)                                  1   0.0061 
  mprj/i_FF[164]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0168   0.2151   1.0500   0.0065   0.0069 &  26.5116 r
  data arrival time                                                                                                 26.5116

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[164]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2935   0.9500   0.0000   0.8507 &  36.4616 r
  clock reconvergence pessimism                                                                           0.0000    36.4616
  clock uncertainty                                                                                      -0.1000    36.3616
  library setup time                                                                    1.0000           -0.1412    36.2204
  data required time                                                                                                36.2204
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2204
  data arrival time                                                                                                -26.5116
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7088

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3403 
  total derate : arrival time                                                                            -0.0421 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3824 

  slack (with derating applied) (MET)                                                                     9.7088 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.0912 



  Startpoint: la_data_in[43]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[171]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[43] (in)                                                          6.2117                     3.5077 &  25.5077 r
  la_data_in[43] (net)                                   2   0.2149 
  mprj/la_data_in[43] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5077 r
  mprj/la_data_in[43] (net) 
  mprj/i_BUF[171]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2276   6.2156   1.0500   0.4976   0.6171 &  26.1248 r
  mprj/i_BUF[171]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2714   1.0500            0.3284 &  26.4532 r
  mprj/buf_i[171] (net)                                  2   0.0248 
  mprj/i_FF[171]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.2005   0.2714   1.0500   0.0821   0.0867 &  26.5399 r
  data arrival time                                                                                                 26.5399

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[171]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2808   0.9500   0.0000   0.9055 &  36.5164 r
  clock reconvergence pessimism                                                                           0.0000    36.5164
  clock uncertainty                                                                                      -0.1000    36.4164
  library setup time                                                                    1.0000           -0.1492    36.2672
  data required time                                                                                                36.2672
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2672
  data arrival time                                                                                                -26.5399
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7274

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3432 
  total derate : arrival time                                                                            -0.0491 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3924 

  slack (with derating applied) (MET)                                                                     9.7274 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1197 



  Startpoint: la_oenb[8] (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[72]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[8] (in)                                                              5.6170                     3.1817 &  25.1817 r
  la_oenb[8] (net)                                       2   0.1945 
  mprj/la_oenb[8] (user_proj_example)                                          0.0000   1.0500            0.0000 &  25.1817 r
  mprj/la_oenb[8] (net) 
  mprj/i_BUF[72]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                   1.6959   5.6193   1.0500   0.6872   0.7950 &  25.9767 r
  mprj/i_BUF[72]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                            0.1972   1.0500            0.2925 &  26.2692 r
  mprj/buf_i[72] (net)                                   1   0.0040 
  mprj/i_FF[72]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                   0.0000   0.1972   1.0500   0.0000   0.0000 &  26.2692 r
  data arrival time                                                                                                 26.2692

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[72]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                 0.0000  11.2827   0.9500   0.0000   0.6696 &  36.2805 r
  clock reconvergence pessimism                                                                           0.0000    36.2805
  clock uncertainty                                                                                      -0.1000    36.1805
  library setup time                                                                    1.0000           -0.1371    36.0434
  data required time                                                                                                36.0434
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0434
  data arrival time                                                                                                -26.2692
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7741

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3308 
  total derate : arrival time                                                                            -0.0518 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3826 

  slack (with derating applied) (MET)                                                                     9.7742 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1567 



  Startpoint: la_data_in[40]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[168]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[40] (in)                                                          6.2176                     3.5099 &  25.5099 r
  la_data_in[40] (net)                                   2   0.2150 
  mprj/la_data_in[40] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5099 r
  mprj/la_data_in[40] (net) 
  mprj/i_BUF[168]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2801   6.2217   1.0500   0.5204   0.6418 &  26.1517 r
  mprj/i_BUF[168]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2349   1.0500            0.2947 &  26.4465 r
  mprj/buf_i[168] (net)                                  2   0.0126 
  mprj/i_FF[168]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0132   0.2349   1.0500   0.0052   0.0056 &  26.4521 r
  data arrival time                                                                                                 26.4521

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[168]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2881   0.9500   0.0000   0.8699 &  36.4809 r
  clock reconvergence pessimism                                                                           0.0000    36.4809
  clock uncertainty                                                                                      -0.1000    36.3809
  library setup time                                                                    1.0000           -0.1456    36.2352
  data required time                                                                                                36.2352
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2352
  data arrival time                                                                                                -26.4521
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7832

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3413 
  total derate : arrival time                                                                            -0.0449 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3862 

  slack (with derating applied) (MET)                                                                     9.7832 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1694 



  Startpoint: la_data_in[37]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[165]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[37] (in)                                                          6.3444                     3.5785 &  25.5785 r
  la_data_in[37] (net)                                   2   0.2194 
  mprj/la_data_in[37] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.5785 r
  mprj/la_data_in[37] (net) 
  mprj/i_BUF[165]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1541   6.3489   1.0500   0.4664   0.5910 &  26.1695 r
  mprj/i_BUF[165]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2200   1.0500            0.2721 &  26.4416 r
  mprj/buf_i[165] (net)                                  1   0.0078 
  mprj/i_FF[165]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0060   0.2200   1.0500   0.0024   0.0027 &  26.4443 r
  data arrival time                                                                                                 26.4443

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[165]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2911   0.9500   0.0000   0.8605 &  36.4714 r
  clock reconvergence pessimism                                                                           0.0000    36.4714
  clock uncertainty                                                                                      -0.1000    36.3714
  library setup time                                                                    1.0000           -0.1423    36.2291
  data required time                                                                                                36.2291
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2291
  data arrival time                                                                                                -26.4443
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7848

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3408 
  total derate : arrival time                                                                            -0.0412 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3821 

  slack (with derating applied) (MET)                                                                     9.7848 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1669 



  Startpoint: la_data_in[4]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[132]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[4] (in)                                                           5.9543                     3.3692 &  25.3692 r
  la_data_in[4] (net)                                    2   0.2062 
  mprj/la_data_in[4] (user_proj_example)                                       0.0000   1.0500            0.0000 &  25.3692 r
  mprj/la_data_in[4] (net) 
  mprj/i_BUF[132]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.1552   5.9574   1.0500   0.4580   0.5660 &  25.9351 r
  mprj/i_BUF[132]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2143   1.0500            0.2895 &  26.2247 r
  mprj/buf_i[132] (net)                                  1   0.0077 
  mprj/i_FF[132]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0059   0.2143   1.0500   0.0022   0.0024 &  26.2271 r
  data arrival time                                                                                                 26.2271

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[132]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2778   0.9500   0.0000   0.6542 &  36.2651 r
  clock reconvergence pessimism                                                                           0.0000    36.2651
  clock uncertainty                                                                                      -0.1000    36.1651
  library setup time                                                                    1.0000           -0.1409    36.0242
  data required time                                                                                                36.0242
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.0242
  data arrival time                                                                                                -26.2271
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.7971

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3300 
  total derate : arrival time                                                                            -0.0409 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3708 

  slack (with derating applied) (MET)                                                                     9.7971 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.1679 



  Startpoint: la_data_in[20]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[148]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[20] (in)                                                          5.1983                     2.9422 &  24.9422 r
  la_data_in[20] (net)                                   2   0.1798 
  mprj/la_data_in[20] (user_proj_example)                                      0.0000   1.0500            0.0000 &  24.9422 r
  mprj/la_data_in[20] (net) 
  mprj/i_BUF[148]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  2.3575   5.2004   1.0500   0.9597   1.0724 &  26.0146 r
  mprj/i_BUF[148]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.1952   1.0500            0.3145 &  26.3291 r
  mprj/buf_i[148] (net)                                  1   0.0050 
  mprj/i_FF[148]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0000   0.1952   1.0500   0.0000   0.0000 &  26.3292 r
  data arrival time                                                                                                 26.3292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[148]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2958   0.9500   0.0000   0.8146 &  36.4256 r
  clock reconvergence pessimism                                                                           0.0000    36.4256
  clock uncertainty                                                                                      -0.1000    36.3256
  library setup time                                                                    1.0000           -0.1367    36.1888
  data required time                                                                                                36.1888
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1888
  data arrival time                                                                                                -26.3292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8596

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3384 
  total derate : arrival time                                                                            -0.0660 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.4045 

  slack (with derating applied) (MET)                                                                     9.8596 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2641 



  Startpoint: la_data_in[14]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[142]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[14] (in)                                                          5.5962                     3.1710 &  25.1710 r
  la_data_in[14] (net)                                   2   0.1939 
  mprj/la_data_in[14] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.1710 r
  mprj/la_data_in[14] (net) 
  mprj/i_BUF[142]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.7233   5.5984   1.0500   0.6894   0.7951 &  25.9661 r
  mprj/i_BUF[142]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2037   1.0500            0.3003 &  26.2664 r
  mprj/buf_i[142] (net)                                  1   0.0060 
  mprj/i_FF[142]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0059   0.2037   1.0500   0.0023   0.0025 &  26.2689 r
  data arrival time                                                                                                 26.2689

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[142]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2944   0.9500   0.0000   0.7792 &  36.3901 r
  clock reconvergence pessimism                                                                           0.0000    36.3901
  clock uncertainty                                                                                      -0.1000    36.2901
  library setup time                                                                    1.0000           -0.1387    36.1514
  data required time                                                                                                36.1514
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.1514
  data arrival time                                                                                                -26.2689
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.8826

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3366 
  total derate : arrival time                                                                            -0.0523 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3888 

  slack (with derating applied) (MET)                                                                     9.8826 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2714 



  Startpoint: la_data_in[33]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[161]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_data_in[33] (in)                                                          6.0540                     3.4234 &  25.4234 r
  la_data_in[33] (net)                                   2   0.2096 
  mprj/la_data_in[33] (user_proj_example)                                      0.0000   1.0500            0.0000 &  25.4234 r
  mprj/la_data_in[33] (net) 
  mprj/i_BUF[161]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  1.2517   6.0572   1.0500   0.5096   0.6198 &  26.0432 r
  mprj/i_BUF[161]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2129   1.0500            0.2822 &  26.3255 r
  mprj/buf_i[161] (net)                                  1   0.0069 
  mprj/i_FF[161]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0091   0.2129   1.0500   0.0035   0.0038 &  26.3292 r
  data arrival time                                                                                                 26.3292

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[161]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2900   0.9500   0.0000   0.8643 &  36.4752 r
  clock reconvergence pessimism                                                                           0.0000    36.4752
  clock uncertainty                                                                                      -0.1000    36.3752
  library setup time                                                                    1.0000           -0.1407    36.2345
  data required time                                                                                                36.2345
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2345
  data arrival time                                                                                                -26.3292
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9052

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3410 
  total derate : arrival time                                                                            -0.0431 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3842 

  slack (with derating applied) (MET)                                                                     9.9052 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.2894 



  Startpoint: la_oenb[52]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[116]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[52] (in)                                                             6.4243                     3.6228 &  25.6228 r
  la_oenb[52] (net)                                      2   0.2221 
  mprj/la_oenb[52] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6228 r
  mprj/la_oenb[52] (net) 
  mprj/i_BUF[116]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7371   6.4290   1.0500   0.2912   0.4139 &  26.0367 r
  mprj/i_BUF[116]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2134   1.0500            0.2605 &  26.2972 r
  mprj/buf_i[116] (net)                                  1   0.0056 
  mprj/i_FF[116]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0499   0.2134   1.0500   0.0203   0.0214 &  26.3187 r
  data arrival time                                                                                                 26.3187

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[116]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2761   0.9500   0.0000   0.9247 &  36.5356 r
  clock reconvergence pessimism                                                                           0.0000    36.5356
  clock uncertainty                                                                                      -0.1000    36.4356
  library setup time                                                                    1.0000           -0.1407    36.2948
  data required time                                                                                                36.2948
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2948
  data arrival time                                                                                                -26.3187
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9762

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3442 
  total derate : arrival time                                                                            -0.0331 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3773 

  slack (with derating applied) (MET)                                                                     9.9762 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3535 



  Startpoint: la_oenb[53]
               (input port clocked by user_clock2)
  Endpoint: mprj/i_FF[117]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock user_clock2 (rise edge)                                                                          20.0000    20.0000
  clock network delay (propagated)                                                                        0.0000    20.0000
  input external delay                                                                                    2.0000    22.0000 r
  la_oenb[53] (in)                                                             6.4455                     3.6349 &  25.6349 r
  la_oenb[53] (net)                                      2   0.2229 
  mprj/la_oenb[53] (user_proj_example)                                         0.0000   1.0500            0.0000 &  25.6349 r
  mprj/la_oenb[53] (net) 
  mprj/i_BUF[117]/I (gf180mcu_fd_sc_mcu7t5v0__buf_8)                  0.7065   6.4502   1.0500   0.2784   0.4024 &  26.0373 r
  mprj/i_BUF[117]/Z (gf180mcu_fd_sc_mcu7t5v0__buf_8)                           0.2252   1.0500            0.2712 &  26.3085 r
  mprj/buf_i[117] (net)                                  1   0.0089 
  mprj/i_FF[117]/D (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                  0.0038   0.2252   1.0500   0.0015   0.0017 &  26.3102 r
  data arrival time                                                                                                 26.3102

  clock clk (rise edge)                                                                                  30.0000    30.0000
  clock source latency                                                                                    0.0000    30.0000
  wb_clk_i (in)                                                                0.0000                     0.0000 &  30.0000 r
  wb_clk_i (net)                                         2   0.2914 
  mprj/wb_clk_i (user_proj_example)                                            0.0000   0.9500            0.0000 &  30.0000 r
  mprj/wb_clk_i (net) 
  mprj/CLK_BUF[1]/I (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)              -0.0159   0.2374   0.9500  -0.0022   0.1118 &  30.1118 r
  mprj/CLK_BUF[1]/Z (gf180mcu_fd_sc_mcu7t5v0__clkbuf_8)                       11.1401   0.9500            5.4991 &  35.6109 r
  mprj/clk (net)                                       826   2.9828 
  mprj/i_FF[117]/CLK (gf180mcu_fd_sc_mcu7t5v0__dffq_1)                0.0000  11.2754   0.9500   0.0000   0.9259 &  36.5368 r
  clock reconvergence pessimism                                                                           0.0000    36.5368
  clock uncertainty                                                                                      -0.1000    36.4368
  library setup time                                                                    1.0000           -0.1434    36.2935
  data required time                                                                                                36.2935
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                36.2935
  data arrival time                                                                                                -26.3102
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        9.9833

  Derate Summary Report
  --------------------------------------------------------------------------------------------------------------------
  total derate : required time                                                                            0.3443 
  total derate : arrival time                                                                            -0.0322 
  --------------------------------------------------------------------------------------------------------------------
  total derate : slack                                                                                    0.3764 

  slack (with derating applied) (MET)                                                                     9.9833 
  clock reconvergence pessimism (due to derating)                                                         0.0000 
  --------------------------------------------------------------------------------------------------------------------
  slack (with no derating) (MET)                                                                         10.3597 



1
