;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 7
	MOV -1, <-20
	SUB <0, @2
	JMZ 710, -3
	DAT #0, <2
	MOV <-30, 9
	ADD 10, 7
	SPL 0, <336
	ADD 10, 7
	CMP @121, 106
	ADD 10, 7
	ADD 210, 30
	SUB 12, @10
	JMN 300, 90
	SUB 12, @10
	SUB @127, 106
	CMP @121, 106
	MOV -1, <-20
	DJN 900, -84
	MOV -1, <-20
	ADD 10, 7
	SPL 100, 70
	SUB 1, <-1
	JMZ 710, -3
	SUB @127, 106
	JMN 300, 90
	SUB @127, 106
	SUB @127, 106
	SPL 0, <336
	MOV <-30, 9
	DAT #-901, #-20
	SUB @127, 106
	SUB @121, -107
	CMP -207, <-120
	SLT 580, 0
	MOV -1, <-20
	SPL 0, <336
	SPL 0, <336
	SUB #0, -33
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	JMN 123, #220
	CMP -207, <-120
	SUB @21, 3
	ADD 103, @220
	MOV <-30, 9
	ADD 3, 360
