# ğŸŒŸ Day 3 â€” Introduction to Optimization  

## ğŸ“‘ Table of Contents  
- [Introduction to Optimization](#introduction-to-optimization)  
  - [Combinational Logic Optimization](#combinational-logic-optimization)  
  - [Sequential Optimization](#sequential-optimization)  

---

## ğŸ“ Introduction to Optimization  
Optimization in digital design focuses on improving the circuit for **area, power, and performance efficiency**. It can be classified into **Combinational Logic Optimization** and **Sequential Optimization**.  

---

## ğŸ”¹ Combinational Logic Optimization  
- **Constant Propagation** â€“ Eliminating redundant constants in logic expressions.  
- **Boolean Logic Optimization** â€“ Simplifying Boolean equations to reduce gate count.  

---

## ğŸ”¹ Sequential Optimization  

### Basic  
- **Sequential Constant Propagation** â€“ Removing unnecessary sequential logic based on constant values.  

### Advanced  
- **State Optimization** â€“ Reducing redundant states in FSMs.  
- **Sequential Logic Cloning** â€“ Duplicating registers to improve timing/performance.  
- **Retiming** â€“ Repositioning registers for better performance without changing functionality.  

---

## ğŸ“Š Classification Diagram  
![Optimization Classification](path/to/your/image.png)  
*(Add your generated diagram in the repo and link here)*  

---

## ğŸ”¹ B. Constant Propagation  

Constant Propagation is an optimization technique where **constant values are substituted** into a circuit to simplify logic.  
If an input is fixed to **0 or 1**, entire gates may become redundant. This reduces **logic depth, transistor usage, and power consumption**.  

---

### ğŸ§® Example Circuit  

![Constant Propagation Example](images/constant_propagation.png)  

Equation:  

\[
y = \overline{(a \cdot b) + c}
\]  

---

### ğŸ”½ Reduction Steps  

Case: \(a = 0\) (constant input).  

\[
\begin{aligned}
y &= \overline{(a \cdot b) + c} \\
  &= \overline{(0 \cdot b) + c} \\
  &= \overline{0 + c} \\
  &= \overline{c} \\
  &= c'
\end{aligned}
\]  

Thus the **AND + NOR combination** is replaced with a **single inverter**.  

---

### âš¡ Transistor Count (Static CMOS Assumption)  

- **AND gate (2-input)** â†’ NAND (4 tr) + INV (2 tr) = **6 transistors**  
- **NOR gate (2-input)** â†’ **4 transistors**  
- **Original circuit** (AND + NOR) â†’ **10 transistors**  
- **Optimized circuit** (only inverter for c') â†’ **2 transistors**  

âœ… **Net Reduction = 8 transistors**  

---

### ğŸ“Š Notes  

- Place your circuit diagram at:  
  `images/constant_propagation.png`  
- The diagram should show:  
  - **Left (Original):** Inputs a, b â†’ AND gate â†’ output + input c â†’ NOR gate â†’ y  
  - **Right (Optimized):** Input c â†’ inverter â†’ y  
  - Annotate transistor counts (10 vs 2)  


