V "GNAT Lib v2018"
A -O0
A -gnatA
A --RTS=C:\gnat\2018-arm-elf\arm-eabi\lib\gnat\ravenscar-full-stm32f4\
A -mlittle-endian
A -mfloat-abi=hard
A -mcpu=cortex-m4
A -mfpu=fpv4-sp-d16
A -mthumb
A -gnata
A -fcallgraph-info=su
A -fcallgraph-info=su
A -g
A -gnatwa
A -gnatQ
A -gnatw.X
A -ffunction-sections
A -fdata-sections
P DB ZX

RN
RV NO_DISPATCHING_CALLS
RV NO_FIXED_POINT
RV NO_UNCHECKED_CONVERSION
RV NO_DYNAMIC_SIZED_OBJECTS
RV NO_IMPLEMENTATION_ASPECT_SPECIFICATIONS
RV NO_IMPLEMENTATION_PRAGMAS
RV SPARK_05

U vl53l0x%b		vl53l0x.adb		0be53b11 NE OO PK IU
W ada%s			ada.ads			ada.ali
Z ada.tags%s		a-tags.adb		a-tags.ali
W ada.unchecked_conversion%s
W hal%s			hal.ads			hal.ali
Z interfaces%s		interfac.ads		interfac.ali
Z system.assertions%s	s-assert.adb		s-assert.ali
Z system.unsigned_types%s  s-unstyp.ads		s-unstyp.ali

U vl53l0x%s		vl53l0x.ads		186fb9f4 EE NE OO PK IU
Z ada.tags%s		a-tags.adb		a-tags.ali
W hal%s			hal.ads			hal.ali
W hal.i2c%s		hal-i2c.ads		hal-i2c.ali

D ada.ads		20180524194940 76789da1 ada%s
D a-except.ads		20180524194940 291912d5 ada.exceptions%s
D a-finali.ads		20180524194940 bf4f806b ada.finalization%s
D a-stream.ads		20180524194940 119b8fb3 ada.streams%s
D a-tags.ads		20180524194940 491b781d ada.tags%s
D a-unccon.ads		20180524194940 0e9b276f ada.unchecked_conversion%s
D hal.ads		20190116062806 2b42c80e hal%s
D hal-i2c.ads		20190116062806 0ed73138 hal.i2c%s
D interfac.ads		20180524194940 5ab55268 interfaces%s
D system.ads		20180524194940 db831581 system%s
D s-assert.ads		20180524194940 cd8d2c94 system.assertions%s
D s-finmas.ads		20180524194940 7811a767 system.finalization_masters%s
D s-finroo.ads		20180524194940 4ff27390 system.finalization_root%s
D s-parame.ads		20180524194940 d106111e system.parameters%s
D s-pooglo.ads		20180524194940 ede33ef8 system.pool_global%s
D s-stalib.ads		20180524194940 09bd3940 system.standard_library%s
D s-stoele.ads		20180524194940 2dc34a04 system.storage_elements%s
D s-stopoo.ads		20180524194940 b16154c2 system.storage_pools%s
D s-traent.ads		20180524194940 005bf670 system.traceback_entries%s
D s-unstyp.ads		20180524194940 34867c83 system.unsigned_types%s
D vl53l0x.ads		20190116062806 16b888cc vl53l0x%s
D vl53l0x.adb		20190116062806 38845cbc vl53l0x%b
X 1 ada.ads
16K9*Ada 20e8 22|36r6 455r30 457r32 1170r30 1285r30
X 6 a-unccon.ads
20v14*Unchecked_Conversion 22|36w10 455r34 457r36 1170r34 1285r34
X 7 hal.ads
34K9*HAL 166e8 21|36r6 48r24 64r60 68r16 94r45 99r45 111r45 115r30 127r16
. 133r16 258r28 259r28 263r43 264r43 265r43 266r43 268r43 269r43 270r43 273r43
. 274r43 275r43 276r43 279r43 280r43 283r49 286r32 287r32 292r16 297r20 302r16
. 303r16 307r16 308r16 312r16 313r16 317r16 318r16 323r16 324r20 328r16 329r20
. 333r16 334r20 338r16 339r20 348r25 358r39 366r43 370r48 374r18 22|38w6
. 38r22 72r16 75r16 76r13 78r7 83r23 92r20 95r16 96r13 98r7 103r23 112r16
. 113r16 116r22 127r16 128r16 141r16 142r16 149r11 150r11 160r16 161r16 168r11
. 169r11 170r11 171r11 181r16 182r20 198r16 199r20 217r16 218r20 236r16 237r20
. 341r60 361r16 776r45 779r16 792r45 1023r48 1070r30 1190r25
53M9*UInt8<9|63M9> 21|127r20 133r20 264r47 266r47 273r47 274r47 275r47 276r47
. 287r36 302r20 307r20 308r20 312r20 317r20 323r20 328r20 329r24 333r20 338r20
. 348r29 370r52 374r22 22|55r30 59r28 63r18 112r20 127r20 128r20 141r20 149r15
. 150r15 160r20 168r15 169r15 170r15 171r15 181r20 198r20 199r24 217r20 236r20
. 289r28 311r30 365r50 379r16 382r28 402r31 405r31 408r31 414r31 417r31 420r31
. 439r51 452r31 460r28 464r28 465r28 482r31 486r17 490r17 493r31 497r17 509r19
. 532r31 533r31 535r31 536r31 537r31 538r31 540r31 541r31 542r31 544r31 545r31
. 546r31 547r31 549r31 550r31 551r31 552r31 553r31 554r31 555r31 556r31 557r31
. 558r31 559r31 560r31 561r31 562r31 563r31 564r31 565r31 566r31 567r31 569r31
. 570r31 571r31 572r31 573r31 575r31 576r31 577r31 578r31 580r31 581r31 582r31
. 583r31 584r31 585r31 586r31 587r31 588r31 589r31 591r31 592r31 593r31 595r31
. 596r31 597r31 598r31 599r31 601r31 602r31 603r31 604r31 605r31 606r31 607r31
. 608r31 609r31 610r31 611r31 613r31 614r31 616r31 617r31 618r31 620r31 621r31
. 622r31 623r31 624r31 636r51 651r18 654r16 673r48 678r40 691r48 699r51 708r51
. 720r16 722r28 724r31 727r31 733r31 736r31 739r31 743r43 765r16 782r48 818r16
. 819r16 867r51 885r25 890r28 898r28 939r33 940r33 1130r36 1190r29 1194r16
. 1196r28 1198r31 1201r31 1205r31 1215r31 1218r31 1222r31 1226r31 1229r31
. 1239r31 1249r31 1252r31 1261r31 1264r31 1268r31 1271r31 1302r16 1315r16
. 1328r18 1332r32 1333r23 1341r23 1374r20 1398r20 1406r30 1407r30 1408r30
. 1409r30 1443r23 1460r37 1463r37 1499r51 1515r48 1517r16
54M9*UInt10
66M9*UInt16<9|66M9> 21|64r64 94r49 99r49 259r32 268r47 269r47 270r47 313r20
. 334r24 22|50r39 51r54 142r20 218r24 226r30 226r54 256r39 269r54 280r14
. 341r64 343r16 776r49 779r20 792r49 941r33 952r49 1131r36 1172r16 1176r14
. 1287r13 1291r14 1388r20
97M9*UInt32<9|74M9> 21|111r49 115r34 258r32 263r47 265r47 279r47 280r47 318r20
. 339r24 358r43 366r47 22|50r54 51r39 54r30 55r44 58r28 59r42 161r20 237r24
. 245r30 246r24 247r24 248r12 256r54 258r25 258r35 269r39 271r16 272r16 288r28
. 289r42 293r30 294r30 298r9 310r30 311r44 315r30 316r30 320r9 466r28 937r43
. 943r33 1023r52 1025r30 1026r30 1027r30 1029r30 1070r34 1073r38 1075r38
. 1076r38 1077r38 1132r36 1171r27 1286r27 1334r23 1335r23 1336r23 1337r23
. 1340r23
162A9*UInt8_Array(53M9)<integer> 21|292r20 297r24 303r20 324r24 22|72r20
. 92r24 113r20 116r26 182r24 202r13 221r13 240r13 454r33
X 8 hal-i2c.ads
32K13*I2C 84e12 21|36w10 48r28 68r20 283r53 286r36 22|75r20 76r17 78r11 83r27
. 95r20 96r17 98r11 103r27 361r20
34E9*I2C_Status 38e12 22|75r24 76r21 95r24 96r21
35n7*Ok{34E9} 22|83r31 103r31
46M12*I2C_Address{7|54M9} 21|68r24 286r40 22|361r24
48h9*I2C_Port
50P9*Any_I2C_Port(48R9) 21|48r32 283r57
52x14*Master_Transmit 22|78R15
53r7 This{48R9} 22|79r10
54m7 Addr{46M12} 22|80r10
55a7 Data{40A12} 22|81r10
56e7 Status{34E9} 22|82r10
59x14*Master_Receive 22|98R15
60r7 This{48R9} 22|99r10
61m7 Addr{46M12} 22|100r10
62a7 Data{40A12} 22|101r10
63e7 Status{34E9} 22|102r10
X 9 interfac.ads
63M9*Unsigned_8
66M9*Unsigned_16
74M9*Unsigned_32
81V13*Shift_Left{63M9} 22|1532s17
85V13*Shift_Right{63M9} 22|1332s41
101V13*Shift_Left{66M9} 22|226s18
105V13*Shift_Right{66M9} 22|149s22 260s27
121V13*Shift_Left{74M9} 22|245s18 246s12 247s12 280s22
125V13*Shift_Right{74M9} 22|168s22 169s22 170s22 276s20 1176s22 1291s22
X 21 vl53l0x.ads
38K9*VL53L0X 139E4 378l5 378e12 22|40b14 1538l5 1538t12
40N4*Fix_Point_16_16_Delta 43r12 44r38
42O9*Fix_Point_16_16 122r20 344r20 22|1168r20 1171r10 1283r20 1286r10
47R9*VL53L0X_Ranging_Sensor 48d7 62r21 64r29 67r23 72r23 76r30 81r23 85r16
. 90r14 94r14 99r14 102r30 108r14 111r14 114r30 121r20 126r16 132r16 283c9
. 288e14 291r16 296r16 301r16 306r16 311r16 316r16 322r16 327r16 332r16 337r16
. 343r20 347r21 361r14 364r18 369r18 373r18 22|62r18 71r16 91r16 111r16 126r16
. 140r16 159r16 180r16 197r16 216r16 235r16 331r21 341r29 360r23 376r23 448r30
. 650r18 686r23 717r16 762r14 776r14 792r14 813r30 861r14 882r14 935r18 1023r17
. 1069r30 1167r20 1189r21 1282r20 1301r16 1314r16 1327r18 1514r18
48p7 Port{8|50P9} 283r33 22|79r26 99r26
50E9*VL53L0X_GPIO_Functionality 55e24 77r23 103r23 261r28 22|449r23 814r23
51n7*No_Interrupt{50E9} 261r58 22|822r15
52n7*Level_Low{50E9} 22|824r15
53n7*Level_High{50E9} 22|826r15
54n7*Out_Of_Window{50E9} 22|828r15
55n7*New_Sample_Ready{50E9} 22|830r15
57E9*VL53L0X_Interrupt_Polarity 59e21 104r23 22|815r23
58n7*Polarity_Low{57E9} 22|840r18
59n7*Polarity_High{57E9} 22|627r45 842r18
61U14*Initialize 62=7 22|330b14 335l8 335t18
62r7 This{47R9} 22|331b7 334m7
64V13*Read_Id{7|66M9} 64>22 22|341b13 353l8 353t15
64r22 This{47R9} 22|341b22 346r13
66U14*Set_Device_Address 67=7 68>7 69<7 22|359b14 369l8 369t26
67r7 This{47R9} 22|360b7 365r14 367m10
68m7 Addr{8|46M12} 22|361b7 365r57 367r30
69b7 Status{boolean} 22|362b7 365m68 366r10
71U14*Data_Init 72=7 73<7 22|375b14 441l8 441t17
72r7 This{47R9} 22|376b7 382r14 402r17 405r17 408r17 411r16 411m30 411r30
. 414r17 417r17 420r17 426r16 430r17 435r43 439r17
73b7 Status{boolean} 22|377b7 382m44 384r14 401r10 402m47 404r10 405m47 407r10
. 408m47 410r10 411m50 413r10 414m47 416r10 417m47 419r10 420m47 425r10 426m55
. 429r10 430m66 433r10 435m10 438r10 439m67
75U14*Static_Init 76=7 77>7 78<7 22|447b14 643l8 643t19
76r7 This{47R9} 22|448b7 469r28 476r10 482r17 485r17 489r17 493r17 496r17
. 525r17 532r17 533r17 535r17 536r17 537r17 538r17 540r17 541r17 542r17 544r17
. 545r17 546r17 547r17 549r17 550r17 551r17 552r17 553r17 554r17 555r17 556r17
. 557r17 558r17 559r17 560r17 561r17 562r17 563r17 564r17 565r17 566r17 567r17
. 569r17 570r17 571r17 572r17 573r17 575r17 576r17 577r17 578r17 580r17 581r17
. 582r17 583r17 584r17 585r17 586r17 587r17 588r17 589r17 591r17 592r17 593r17
. 595r17 596r17 597r17 598r17 599r17 601r17 602r17 603r17 604r17 605r17 606r17
. 607r17 608r17 609r17 610r17 611r17 613r17 614r17 616r17 617r17 618r17 620r17
. 621r17 622r17 623r17 624r17 627m24 630r54 636r17 641r41
77e7 GPIO_Function{50E9} 22|449b7 627r30
78b7 Status{boolean} 22|450b7 469m7 471r14 477m30 481r10 482m47 484r10 486m33
. 488r10 490m33 492r10 493m47 495r10 497m33 500r10 523r10 526m37 531r10 532m47
. 533m47 535m47 536m47 537m47 538m47 540m47 541m47 542m47 544m47 545m47 546m47
. 547m47 549m47 550m47 551m47 552m47 553m47 554m47 555m47 556m47 557m47 558m47
. 559m47 560m47 561m47 562m47 563m47 564m47 565m47 566m47 567m47 569m47 570m47
. 571m47 572m47 573m47 575m47 576m47 577m47 578m47 580m47 581m47 582m47 583m47
. 584m47 585m47 586m47 587m47 588m47 589m47 591m47 592m47 593m47 595m47 596m47
. 597m47 598m47 599m47 601m47 602m47 603m47 604m47 605m47 606m47 607m47 608m47
. 609m47 610m47 611m47 613m47 614m47 616m47 617m47 618m47 620m47 621m47 622m47
. 623m47 624m47 627m60 629r10 636m67 640r10 641m62
80U14*Perform_Ref_Calibration 81=7 82<7 22|685b14 710l8 710t31
81r7 This{47R9} 22|686b7 691r14 694r42 699r17 703r42 708r17
82b7 Status{boolean} 22|687b7 691m64 693r10 694m56 698r10 699m67 702r10 703m56
. 707r10 708m67
84U14*Start_Range_Single_Millimeters 85>7 86<7 22|716b14 755l8 755t38 796s7
85r7 This{47R9} 22|717b7 722r14 724r17 727r17 730r17 730r31 733r17 736r17
. 739r17 743r17 751r16
86b7 Status{boolean} 22|718b7 722m44 723r10 724m47 726r10 727m47 729r10 730m51
. 732r10 733m47 735r10 736m47 738r10 739m47 742r10 743m59 746r14 751m47 752r24
89V13*Range_Value_Available{boolean} 90>7 95s18 22|761b13 769l8 769t29 801s17
90r7 This{47R9} 22|762b7 767r13
93V13*Read_Range_Millimeters{7|66M9} 94>7 22|775b13 785l8 785t30 805s14
94r7 This{47R9} 95r41 22|776b7 781r13 782r14
98V13*Read_Range_Single_Millimeters{7|66M9} 99>7 22|791b13 806l8 806t37
99r7 This{47R9} 22|792b7 796r39 801r40 805r38
101U14*Set_GPIO_Config 102=7 103>7 104>7 105<7 22|627s7 812b14 854l8 854t23
102r7 This{47R9} 22|813b7 835r14 846r16 848r17 852r32
103e7 Functionality{50E9} 22|814b7 821r12
104e7 Polarity{57E9} 22|815b7 839r15
105b7 Status{boolean} 22|816b7 835m60 838r10 846m56 848m57 851r10
107U14*Clear_Interrupt_Mask 108>7 22|852s10 860b14 875l8 875t28
108r7 This{47R9} 22|861b7 867r17
110V13*Measurement_Timing_Budget{7|97M9} 111>7 22|630s27 1022b13 1062l8 1062t33
. 1345s17
111r7 This{47R9} 22|1023b10 1034r48 1040r57 1052r54 1057r56
113U14*Set_Measurement_Timing_Budget 114>7 115>7 116<7 22|641s10 1068b14
. 1160l8 1160t37 1492s10
114r7 This{47R9} 22|1069b7 1086r48 1096r57 1112r57 1136r35 1138r19 1149r32
. 1155r17
115m7 Budget_Micro_Seconds{7|97M9} 22|1070b7 1083r9
116b7 Status{boolean} 22|1071b7 1080m7 1124m10 1139m35 1141r16 1156m49
120U14*Set_Signal_Rate_Limit 121>7 122>7 22|1281b14 1294l8 1294t29
121r7 This{47R9} 22|1282b7 1292r14
122o7 Rate_Limit{42O9} 22|1283b7 1291r43
125U14*Set_VCSEL_Pulse_Period_Pre_Range 126>7 127>7 128<7 22|1300b14 1307l8
. 1307t40
126r7 This{47R9} 22|1301b7 1306r31
127m7 Period{7|53M9} 22|1302b7 1306r37
128b7 Status{boolean} 22|1303b7 1306m56
131U14*Set_VCSEL_Pulse_Period_Final_Range 132>7 133>7 134<7 22|1313b14 1320l8
. 1320t42
132r7 This{47R9} 22|1314b7 1319r31
133m7 Period{7|53M9} 22|1315b7 1319r37
134b7 Status{boolean} 22|1316b7 1319m58
139N4 REG_SYSRANGE_START 22|657r20 678r20 743r23 751r22
141N4 REG_SYSRANGE_MODE_MASK
144N4 REG_SYSRANGE_MODE_START_STOP
146N4 REG_SYSRANGE_MODE_SINGLESHOT
149N4 REG_SYSRANGE_MODE_BACKTOBACK
152N4 REG_SYSRANGE_MODE_TIMED
155N4 REG_SYSRANGE_MODE_HISTOGRAM
158N4 REG_SYSTEM_THRESH_HIGH
159N4 REG_SYSTEM_THRESH_LOW
162N4 REG_SYSTEM_SEQUENCE_CONFIG 22|439r23 636r23 691r20 699r23 708r23 916r19
. 1496r19 1499r23 1505r23
163N4 REG_SYSTEM_RANGE_CONFIG
164N4 REG_SYSTEM_INTERMEASUREMENT_PERIOD
167N4 REG_SYSTEM_INTERRUPT_CONFIG_GPIO 22|835r20
168N4 REG_SYSTEM_INTERRUPT_GPIO_DISABLED
169N4 REG_SYSTEM_INTERRUPT_GPIO_LEVEL_LOW
170N4 REG_SYSTEM_INTERRUPT_GPIO_LEVEL_HIGH
171N4 REG_SYSTEM_INTERRUPT_GPIO_OUT_OF_WINDOW
172N4 REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY
174N4 REG_GPIO_HV_MUX_ACTIVE_HIGH 22|846r22 848r23
176N4 REG_SYSTEM_INTERRUPT_CLEAR 22|673r20 782r20 867r23
179N4 REG_RESULT_INTERRUPT_STATUS 22|664r22 767r19
180N4 REG_RESULT_RANGE_STATUS 22|781r19
182N4 REG_RESULT_CORE_PAGE
183N4 REG_RESULT_CORE_AMBIENT_WINDOW_EVENTS_RTN
184N4 REG_RESULT_CORE_RANGING_TOTAL_EVENTS_RTN
185N4 REG_RESULT_CORE_AMBIENT_WINDOW_EVENTS_REF
186N4 REG_RESULT_CORE_RANGING_TOTAL_EVENTS_REF
187N4 REG_RESULT_PEAK_SIGNAL_RATE_REF
191N4 REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM
193N4 REG_I2C_SLAVE_DEVICE_ADDRESS 22|365r20
196N4 REG_MSRC_CONFIG_CONTROL 22|426r22 430r23
198N4 REG_PRE_RANGE_CONFIG_MIN_SNR
199N4 REG_PRE_RANGE_CONFIG_VALID_PHASE_LOW 22|1373r26
200N4 REG_PRE_RANGE_CONFIG_VALID_PHASE_HIGH 22|1367r26
201N4 REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT
203N4 REG_FINAL_RANGE_CONFIG_MIN_SNR
204N4 REG_FINAL_RANGE_CONFIG_VALID_PHASE_LOW 22|1442r29
205N4 REG_FINAL_RANGE_CONFIG_VALID_PHASE_HIGH 22|1436r29
206N4 REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT 22|1178r14 1292r20
208N4 REG_PRE_RANGE_CONFIG_SIGMA_THRESH_HI
209N4 REG_PRE_RANGE_CONFIG_SIGMA_THRESH_LO
212N4 REG_PRE_RANGE_CONFIG_VCSEL_PERIOD 22|1379r26 1522r25
213N4 REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI 22|966r25 990r28 1138r25 1387r26
214N4 REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_LO
216N4 REG_SYSTEM_HISTOGRAM_BIN
217N4 REG_HISTOGRAM_CONFIG_INITIAL_PHASE_SELECT
218N4 REG_HISTOGRAM_CONFIG_READOUT_CTRL
220N4 REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD 22|1470r26 1525r25
221N4 REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI 22|1003r25 1155r23 1481r26
222N4 REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_LO
223N4 REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS
225N4 REG_MSRC_CONFIG_TIMEOUT_MACROP 22|949r25 1397r26
227N4 REG_SOFT_RESET_GO2_SOFT_RESET_N
228N4 REG_IDENTIFICATION_MODEL_ID 22|346r19
229N4 REG_IDENTIFICATION_REVISION_ID
231N4 REG_OSC_CALIBRATE_VAL
233N4 SIGMA_ESTIMATE_MAX_VALUE
236N4 REG_GLOBAL_CONFIG_VCSEL_WIDTH 22|1448r29
237N4 REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0 22|476r16 525r23
238N4 REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_1
239N4 REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_2
240N4 REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_3
241N4 REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_4
242N4 REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_5
244N4 REG_GLOBAL_CONFIG_REF_EN_START_SELECT 22|496r23
245N4 REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD 22|489r23
246N4 REG_DYNAMIC_SPAD_REF_EN_START_OFFSET 22|485r23
247N4 REG_POWER_MANAGEMENT_GO1_POWER_FORCE
250N4 SPEED_OF_LIGHT_IN_AIR
252N4 REG_VHV_CONFIG_PAD_SCL_SDA_EXTSUP_HV
254N4 REG_ALGO_PHASECAL_LIM 22|1461r29
255N4 REG_ALGO_PHASECAL_CONFIG_TIMEOUT 22|1454r29
257R9 VL53L0X_Device_Specific_Parameters 281e14
258m7*Osc_Frequency{7|97M9}
259m7*Last_Timeout{7|66M9}
261e7*Pin0_Functionality{50E9}
263m7*Final_Range_Timeout_Micro_Seconds{7|97M9}
264m7*Final_Range_Vcsel_Pulse_Period{7|53M9}
265m7*Pre_Range_Timeout_Micro_Seconds{7|97M9}
266m7*Pre_Range_Vcsel_Pulse_Period{7|53M9}
268m7*Sigma_Est_Ref_Array{7|66M9}
269m7*Sigma_Est_Eff_Pulso_Width{7|66M9}
270m7*Sigma_Est_Eff_Amb_Width{7|66M9}
272b7*Read_Data_From_Device_Done{boolean}
273m7*Module_Id{7|53M9}
274m7*Revision{7|53M9}
275m7*Reference_SPAD_Count{7|53M9}
276m7*Reference_SPAD_Type{7|53M9}
277b7*Reference_SPADs_Initialised{boolean}
279m7*Part_UID_Upper{7|97M9}
280m7*Part_UID_Lower{7|97M9}
286m7*I2C_Address{8|46M12} 22|80r26 100r26 334m12 367m15
287m7*Stop_Variable{7|53M9} 22|411m35 730r36
290U14 I2C_Write 291>7 292>7 293<7 22|70b14 84l8 84t17 118s7 132s7 146s7
. 165s7 186s7 204s7 223s7 242s7
291r7 This{47R9} 22|71b7 79r21 80r21
292a7 Data{7|162A9} 22|72b7 81r21
293b7 Status{boolean} 22|73b7 83m7
295U14 I2C_Read 296>7 297<7 298<7 22|90b14 104l8 104t16 188s10 206s10 225s10
. 244s10
296r7 This{47R9} 22|91b7 99r21 100r21
297a7 Data{7|162A9} 22|92b7 101m21
298b7 Status{boolean} 22|93b7 103m7
300U14 Write 301>7 302>7 303>7 304<7 22|110b14 119l8 119t13 525s10
301r7 This{47R9} 22|111b7 118r18
302m7 Index{7|53M9} 22|112b7 116r47
303a7 Data{7|162A9} 22|113b7 116r56
304b7 Status{boolean} 22|114b7 118m29
305U14 Write 306>7 307>7 308>7 309<7 22|125b14 133l8 133t13 365s7 382s7 402s10
. 405s10 408s10 414s10 417s10 420s10 430s10 439s10 482s10 485s10 489s10 493s10
. 496s10 532s10 533s10 535s10 536s10 537s10 538s10 540s10 541s10 542s10 544s10
. 545s10 546s10 547s10 549s10 550s10 551s10 552s10 553s10 554s10 555s10 556s10
. 557s10 558s10 559s10 560s10 561s10 562s10 563s10 564s10 565s10 566s10 567s10
. 569s10 570s10 571s10 572s10 573s10 575s10 576s10 577s10 578s10 580s10 581s10
. 582s10 583s10 584s10 585s10 586s10 587s10 588s10 589s10 591s10 592s10 593s10
. 595s10 596s10 597s10 598s10 599s10 601s10 602s10 603s10 604s10 605s10 606s10
. 607s10 608s10 609s10 610s10 611s10 613s10 614s10 616s10 617s10 618s10 620s10
. 621s10 622s10 623s10 624s10 636s10 657s7 673s7 678s7 691s7 699s10 708s10
. 722s7 724s10 727s10 730s10 733s10 736s10 739s10 743s10 782s7 835s7 848s10
. 867s10 1196s7 1198s10 1201s10 1205s10 1211s10 1215s10 1218s10 1222s10 1226s10
. 1229s10 1239s10 1249s10 1252s10 1258s10 1261s10 1264s10 1268s10 1271s10
. 1367s13 1373s13 1379s13 1397s13 1436s16 1442s16 1448s16 1454s16 1460s16
. 1461s16 1463s16 1470s13 1499s10 1505s10
306r7 This{47R9} 22|126b7 132r18
307m7 Index{7|53M9} 22|127b7 132r25
308m7 Data{7|53M9} 22|128b7 132r32
309b7 Status{boolean} 22|129b7 132m39
310U14 Write 311>7 312>7 313>7 314<7 22|139b14 152l8 152t13 1155s10 1177s7
. 1292s7 1387s13 1481s13
311r7 This{47R9} 22|140b7 147r10
312m7 Index{7|53M9} 22|141b7 148r11
313m7 Data{7|66M9} 22|142b7 149r35 150r22
314b7 Status{boolean} 22|143b7 151m10
315U14 Write 316>7 317>7 318>7 319<7 22|158b14 173l8 173t13
316r7 This{47R9} 22|159b7 166r10
317m7 Index{7|53M9} 22|160b7 167r11
318m7 Data{7|97M9} 22|161b7 168r35 169r35 170r35 171r22
319b7 Status{boolean} 22|162b7 172m10
321U14 Read 322>7 323>7 324<7 325<7 22|179b14 190l8 190t12 475s7
322r7 This{47R9} 22|180b7 186r18 188r20
323m7 Index{7|53M9} 22|181b7 186r30
324a7 Data{7|162A9} 22|182b7 188m26
325b7 Status{boolean} 22|183b7 186m38 187r10 188m32
326U14 Read 327>7 328>7 329<7 330<7 22|196b14 209l8 209t12 411s10 426s10
. 664s10 751s10 767s7 846s10 916s7 949s13 1208s10 1234s10 1242s10 1255s10
. 1496s7 1522s13 1525s13
327r7 This{47R9} 22|197b7 204r18 206r20
328m7 Index{7|53M9} 22|198b7 204r30
329m7 Data{7|53M9} 22|199b7 207m10
330b7 Status{boolean} 22|200b7 204m38 205r10 206m31
331U14 Read 332>7 333>7 334<7 335<7 22|215b14 228l8 228t12 346s7 781s7 966s13
. 990s16 1003s13 1138s13
332r7 This{47R9} 22|216b7 223r18 225r20
333m7 Index{7|53M9} 22|217b7 223r30
334m7 Data{7|66M9} 22|218b7 226m10
335b7 Status{boolean} 22|219b7 223m38 224r10 225m31
336U14 Read 337>7 338>7 339<7 340<7 22|234b14 250l8 250t12
337r7 This{47R9} 22|235b7 242r18 244r20
338m7 Index{7|53M9} 22|236b7 242r30
339m7 Data{7|97M9} 22|237b7 245m10
340b7 Status{boolean} 22|238b7 242m38 243r10 244m31
342V13 Set_Signal_Rate_Limit{boolean} 343>7 344>7 22|435s20 1166b13 1182l8
. 1182t29
343r7 This{47R9} 22|1167b7 1177r14
344o7 Limit_Mcps{42O9} 22|1168b7 1176r43
346V13 SPAD_Info{boolean} 347>7 348<7 349<7 22|469s17 1188b13 1275l8 1275t17
347r7 This{47R9} 22|1189b7 1196r14 1198r17 1201r17 1205r17 1208r16 1211r17
. 1215r17 1218r17 1222r17 1226r17 1229r17 1234r16 1239r17 1242r16 1249r17
. 1252r17 1255r16 1258r17 1261r17 1264r17 1268r17 1271r17
348m7 SPAD_Count{7|53M9} 22|1190b7 1246m10
349b7 Is_Aperture{boolean} 22|1191b7 1247m10
351E9 VL53L0x_Sequence_Step 352e46 355r13 358r13 365r18 370r18 375r18 22|889r28
. 897r28 936r18 1329r18 1515r18
352n7 TCC{351E9} 22|902r18 948r15 1036r26 1041r29 1092r26 1098r29
352n12 DSS{351E9} 22|904r18 948r21 1038r33 1044r29 1094r33 1102r29
352n17 MSRC{351E9} 22|906r18 948r27 1037r33 1040r63 1046r32 1093r33 1096r63
. 1106r32 1350r58
352n23 Pre_Range{351E9} 22|908r18 959r44 965r15 977r44 986r32 988r44 1051r26
. 1052r60 1111r26 1112r63 1134r29 1136r41 1306r45 1348r15 1349r57 1402r22
. 1476r31 1521r15
352n34 Final_Range{351E9} 22|910r18 983r15 1001r41 1056r26 1057r62 1088r30
. 1149r38 1319r45 1400r15 1403r59 1524r15
354A9 VL53L0x_Sequence_Step_Enabled(boolean)<351E9> 361r45 22|882r45 884r25
. 944r33 1028r30 1074r38 1338r32
357A9 VL53L0x_Sequence_Step_Timeout(7|97M9)<351E9>
360V13 Sequence_Step_Enabled{354A9} 361>7 22|881b13 928l8 928t29 984s31 1034s25
. 1086s25 1339s25
361r7 This{47R9} 22|882b7 916r13
363V13 Sequence_Step_Timeout{7|97M9} 364>7 365>7 366>7 22|934b13 1016l8 1016t29
. 1040s34 1052s31 1057s33 1096s34 1112s34 1349s28 1350s29 1401s28 1403s30
364r7 This{47R9} 22|935b7 949r19 959r38 966r19 977r38 984r54 988r38 990r22
. 1001r35 1003r19
365e7 Step{351E9} 22|936b7 947r12
366b7 As_Mclks{boolean} 22|937b7 955r16 973r16 1009r16 1402r33
368V13 VCSel_Pulse_Period{7|53M9} 369>7 370>7 22|959s18 977s18 988s18 1001s15
. 1136s15 1149s12 1513b13 1536l8 1536t26
369r7 This{47R9} 22|1514b7 1522r19 1525r19
370e7 Sequence{351E9} 22|1515b7 1520r12
372U14 Set_VCSel_Pulse_Period 373>7 374>7 375>7 376<7 22|1306s7 1319s7 1326b14
. 1507l8 1507t30
373r7 This{47R9} 22|1327b7 1339r48 1345r44 1349r51 1350r52 1367r20 1373r20
. 1379r20 1387r20 1397r20 1402r16 1403r53 1436r23 1442r23 1448r23 1454r23
. 1460r23 1461r23 1463r23 1470r20 1481r20 1492r41 1496r13 1499r17 1502r42
. 1505r17
374m7 Period{7|53M9} 22|1328b7 1332r54 1352r18 1386r61 1390r62 1411r21 1474r63
375e7 Sequence{351E9} 22|1329b7 1347r12
376b7 Status{boolean} 22|1330b7 1362m19 1368m32 1369r20 1374m36 1375r20 1380m29
. 1381r20 1388m44 1398m43 1437m35 1438r23 1443m39 1444r23 1449m30 1450r23
. 1455m36 1456r23 1460m53 1462m32 1463m53 1464r23 1471m29 1482m52 1485m13
. 1490r10 1492m55 1496m61 1498r10 1499m67 1501r10 1502m56 1504r10 1505m65
X 22 vl53l0x.adb
42N4 Start_Overhead 1032r14 1083r32
43N4 End_Overhead 1032r31 1083r49
44N4 Msrc_Overhead 1047r49 1107r65
45N4 Tcc_Overhead 1042r49 1099r51
46N4 Dss_Overhead 1045r54 1104r57
47N4 Pre_Range_Overhead 1053r43 1115r49
48N4 Final_Range_Overhead 1058r45 1084r13
50V13 Decode_Timeout{7|97M9} 50>29 256b13 263l8 263t22 952s33 970s33 994s36
. 1007s15 1142s33
50m29 Encoded{7|66M9} 256b29 258r43 260r40
51V13 Encode_Timeout{7|66M9} 51>29 269b13 281l8 281t22 1156s17 1482s20
51m29 Timeout{7|97M9} 269b29 274r17
53V13 To_Timeout_Microseconds{7|97M9} 54>7 55>7 309b13 324l8 324t31 961s23
. 979s23 1012s23
54m7 Timeout_Period_Mclks{7|97M9} 310b7 323r15
55m7 VCSel_Period_Pclks{7|53M9} 311b7 320r17
57V13 To_Timeout_Mclks{7|97M9} 58>7 59>7 287b13 303l8 303t24 1151s43 1386s30
. 1390s30 1474s30
58m7 Timeout_Period_us{7|97M9} 288b7 302r10
59m7 VCSel_Period_Pclks{7|53M9} 289b7 298r17
61U14 Perform_Single_Ref_Calibration 62>7 63>7 64<7 649b14 679l8 679t38 694s10
. 703s10 1502s10
62r7 This{21|47R9} 650b7 657r14 664r16 673r14 678r14
63m7 VHV_Init{7|53M9} 651b7 657r40
64b7 Status{boolean} 652b7 657m60 659r14 664m56 665r24 669r14 673m64 674r14
. 678m56
76e7 Ret{8|34E9} 82m21 83r17
96e7 Ret{8|34E9} 102m21 103r17
116a7 Buf=116:54{7|162A9} 118r24
202a7 Buf{7|162A9} 206m26 207r18
221a7 Buf{7|162A9} 225m26 226r38 226r62
240a7 Buf{7|162A9} 244m26 245r38 246r32 247r32 248r20
258m7 LSByte{7|97M9} 262r14
259i7 MSByte{natural} 262r28
271m7 LSByte{7|97M9} 274m7 275r14 276m10 276r33 280r48
272m7 MSByte{7|97M9} 277m10 277r20 280r34
291N7 PLL_Period_Ps 298r39
292N7 Macro_Period_Vclks 298r55
293m7 Macro_Period_Ps{7|97M9} 297m7 299r27
294m7 Macro_Period_Ns{7|97M9} 299m7 302r37 302r60
313N7 PLL_Period_Ps 320r39
314N7 Macro_Period_Vclks 320r55
315m7 Macro_Period_Ps{7|97M9} 319m7 321r27
316m7 Macro_Period_Ns{7|97M9} 321m7 323r38
343m7 Ret{7|66M9} 346m48 351r17
344b7 Status{boolean} 346m53 348r14
379m7 Regval{7|53M9} 426m47 430r48
452A12 SPAD_Map(boolean)<7|53M9> 456r26 458r10 463r28
454A15 SPAD_Map_Bytes{7|162A9}<integer> 456r10 458r20 462r28
455V16 To_Map[6|20]{452A12} 478s23
457V16 To_Bytes[6|20]{7|162A9} 524s32
460m7 SPAD_Count{7|53M9} 469m34 469r34 511r55
461b7 SPAD_Is_Aperture{boolean} 469m46 469r46 501r13
462a7 Ref_SPAD_Map_Bytes{454A15} 477m10 478r31 524m10 526r17
463a7 Ref_SPAD_Map{452A12} 478m7 515m16 517r19 524r42
464m7 First_SPAD{7|53M9} 502m13 504m13 511r20
465m7 SPADS_Enabled{7|53M9} 507m10 511r39 518m16 518r33
466m7 Timing_Budget{7|97M9} 630m10 641r47
509m14 J<9|63M9> 511r16 515r30 517r33
654m7 Val{7|53M9} 664m51 666r21
720m7 Val{7|53M9} 751m42 753r21
764b7 Status{boolean} 767m53
765m7 Val{7|53M9} 767m48 768r15
778b7 Status{boolean} 781m54 782m64
779m7 Ret{7|66M9} 781m49 784r14
794b7 Status{boolean} 796m45 797r14
818m7 Data{7|53M9} 823m13 825m13 827m13 829m13 831m13 835r54 841m16 843m16
. 847r37
819m7 Tmp{7|53M9} 846m51 847m10 847r18 848r52
863b7 Status{boolean} 867m67
884a7 Sequence_Steps{21|354A9} 922r19 923m10 927r14
885m7 Sequence_Config{7|53M9} 916m47 924r41
886b7 Status{boolean} 916m64 918r14
888V16 Sequence_Step_Enabled{boolean} 889>10 890>10 896b16 913l11 913t32
. 924s12
889e10 Step{21|351E9} 897b10 901r15
890m10 Sequence_Config{7|53M9} 898b10 903r24 905r24 907r24 909r24 911r24
922e11 Step{21|351E9} 923r26 924r35
939m7 VCSel_Pulse_Period_Pclk{7|53M9} 958m16 962r34 976m16 980r34 987m16
. 1000m13 1013r34
940m7 Encoded_UInt8{7|53M9} 950m19 952r57
941m7 Encoded_UInt16{7|66M9} 967m19 970r49 991m22 994r52 1004m19 1007r31
942b7 Status{boolean} 950m34 951r16 967m35 969r16 991m38 993r19 1004m35
943m7 Timeout_Mclks{7|97M9} 952m16 956r23 962r19 970m16 974r23 980r19 994m19
. 997m16 1006m13 1007r49 1010r23 1013r19
944a7 Sequence_Steps{21|354A9} 984m13 986r16
1025m7 Ret{7|97M9} 1032m7 1042m13 1042r20 1045m13 1045r20 1047m13 1047r20
. 1053m10 1053r17 1058m10 1058r17 1061r14
1026m7 Pre_Range_Timeout{7|97M9} 1052m10 1053r23
1027m7 Final_Range_Timeout{7|97M9} 1057m10 1058r23
1028a7 Sequence_Steps{21|354A9} 1034m7 1036r10 1037r17 1038r17 1041r13 1044r13
. 1046r16 1051r10 1056r10
1029m7 Msrc_Dcc_Tcc_Timeout{7|97M9} 1040m10 1042r26 1045r31 1047r26
1073m7 Final_Range_Timing_Budget_us{7|97M9} 1082m7 1118r24 1119m10 1120r12
. 1152r13
1074a7 Sequence_Steps{21|354A9} 1086m7 1088r14 1092r10 1093r17 1094r17 1098r13
. 1102r13 1106r16 1111r10 1134r13
1075m7 Pre_Range_Timeout_us{7|97M9} 1112m10 1115r26
1076m7 Sub_Timeout{7|97M9} 1099m13 1103m13 1104r15 1107m13 1107r28 1114m10
. 1115r12 1118r10 1120r43
1077m7 Msrc_Dcc_Tcc_Timeout{7|97M9} 1096m10 1099r28 1104r34 1107r42
1130m10 VCSel_Pulse_Period_Pclk{7|53M9} 1135m13 1148m10 1153r13
1131m10 Encoded_UInt16{7|66M9} 1139m19 1142r49
1132m10 Timeout_Mclks{7|97M9} 1142m16 1145m13 1151m10 1151r27 1156r33
1170V16 To_U32[6|20]{7|97M9} 1176s35
1172m7 Val{7|66M9} 1176m7 1179r14
1173b7 Status{boolean} 1180m14 1181r14
1193b7 Status{boolean} 1196m44 1197r10 1198m47 1200r10 1201m47 1204r10 1205m47
. 1207r10 1208m35 1210r10 1211m46 1214r10 1215m47 1217r10 1218m47 1221r10
. 1222m47 1225r10 1226m47 1228r10 1229m47 1233r24 1234m35 1238r10 1239m47
. 1241r10 1242m35 1245r10 1249m47 1251r10 1252m47 1254r10 1255m35 1257r10
. 1258m51 1260r10 1261m47 1263r10 1264m47 1267r10 1268m47 1270r10 1271m47
. 1274r14
1194m7 Tmp{7|53M9} 1208m30 1211r31 1234m30 1235r20 1242m30 1246r24 1247r26
. 1255m30 1258r31
1285V16 To_U32[6|20]{7|97M9} 1291s35
1287m7 Reg{7|66M9} 1291m7 1293r14
1288b7 Status{boolean} 1293m19
1332m7 Encoded{7|53M9} 1380r20 1471r20
1333m7 Phase_High{7|53M9} 1354m19 1356m19 1358m19 1360m19 1368r20
1334m7 Pre_Timeout{7|97M9} 1349m13 1386r48 1401m13 1478r49
1335m7 Final_Timeout{7|97M9} 1403m13 1474r48
1336m7 Msrc_Timeout{7|97M9} 1350m13 1390r48
1337m7 Timeout_Mclks{7|97M9} 1386m13 1388r28 1390m13 1391r16 1392m16 1394m16
. 1394r33 1398r27 1474m13 1478m16 1478r33 1482r36
1338a7 Steps_Enabled{21|354A9} 1476r16
1340m7 Budget{7|97M9} 1345m7 1492r47
1341m7 Sequence_Cfg{7|53M9} 1496m47 1505r51
1406m16 Phase_High{7|53M9} 1413m22 1418m22 1423m22 1428m22 1437r23
1407m16 Width{7|53M9} 1414m22 1419m22 1424m22 1429m22 1449r23
1408m16 Cal_Timeout{7|53M9} 1415m22 1420m22 1425m22 1430m22 1455r23
1409m16 Cal_Lim{7|53M9} 1416m22 1421m22 1426m22 1431m22 1462r23
1517m7 Ret{7|53M9} 1523m19 1526m19 1532r29
1518b7 Status{boolean} 1523m24 1526m24 1528m13 1531r10

