\doxysection{USART\+\_\+\+Type\+Def Struct Reference}
\label{struct_u_s_a_r_t___type_def}\index{USART\_TypeDef@{USART\_TypeDef}}


Universal Synchronous Asynchronous Receiver Transmitter.  




{\ttfamily \#include $<$stm32g030xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR1}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR2}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CR3}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BRR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ GTPR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RTOR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RQR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ RDR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ TDR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ PRESC}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Universal Synchronous Asynchronous Receiver Transmitter. 

\doxysubsection{Field Documentation}
\label{struct_u_s_a_r_t___type_def_a092e59d908b2ca112e31047e942340cb} 
\index{USART\_TypeDef@{USART\_TypeDef}!BRR@{BRR}}
\index{BRR@{BRR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{BRR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BRR}

USART Baud rate register, Address offset\+: 0x0C ~\newline
 \label{struct_u_s_a_r_t___type_def_ab0ec7102960640751d44e92ddac994f0} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR1}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR1}

USART Control register 1, Address offset\+: 0x00 ~\newline
 \label{struct_u_s_a_r_t___type_def_afdfa307571967afb1d97943e982b6586} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR2}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR2}

USART Control register 2, Address offset\+: 0x04 ~\newline
 \label{struct_u_s_a_r_t___type_def_add5b8e29a64c55dcd65ca4201118e9d1} 
\index{USART\_TypeDef@{USART\_TypeDef}!CR3@{CR3}}
\index{CR3@{CR3}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{CR3}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CR3}

USART Control register 3, Address offset\+: 0x08 ~\newline
 \label{struct_u_s_a_r_t___type_def_a5dd0cb6c861eaf26470f56f451c1edbf} 
\index{USART\_TypeDef@{USART\_TypeDef}!GTPR@{GTPR}}
\index{GTPR@{GTPR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{GTPR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t GTPR}

USART Guard time and prescaler register, Address offset\+: 0x10 ~\newline
 \label{struct_u_s_a_r_t___type_def_a0a8c8230846fd8ff154b9fde8dfa0399} 
\index{USART\_TypeDef@{USART\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{ICR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ICR}

USART Interrupt flag Clear register, Address offset\+: 0x20 ~\newline
 \label{struct_u_s_a_r_t___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\index{USART\_TypeDef@{USART\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{ISR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t ISR}

USART Interrupt and status register, Address offset\+: 0x1C ~\newline
 \label{struct_u_s_a_r_t___type_def_af455f54206b36a7cfd7441501adf7535} 
\index{USART\_TypeDef@{USART\_TypeDef}!PRESC@{PRESC}}
\index{PRESC@{PRESC}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{PRESC}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t PRESC}

USART Prescaler register, Address offset\+: 0x2C ~\newline
 \label{struct_u_s_a_r_t___type_def_a8aa81f5cac584bdef4235fcc7e8fa745} 
\index{USART\_TypeDef@{USART\_TypeDef}!RDR@{RDR}}
\index{RDR@{RDR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RDR}

USART Receive Data register, Address offset\+: 0x24 ~\newline
 \label{struct_u_s_a_r_t___type_def_aab90d7451f8af4b6e6fd1de6c72d8f22} 
\index{USART\_TypeDef@{USART\_TypeDef}!RQR@{RQR}}
\index{RQR@{RQR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RQR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RQR}

USART Request register, Address offset\+: 0x18 ~\newline
 \label{struct_u_s_a_r_t___type_def_af702fd1614d8606cf715e9f961f2e381} 
\index{USART\_TypeDef@{USART\_TypeDef}!RTOR@{RTOR}}
\index{RTOR@{RTOR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{RTOR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t RTOR}

USART Receiver Time Out register, Address offset\+: 0x14 ~\newline
 \label{struct_u_s_a_r_t___type_def_a40540a209bca9f0e2045a5748e1803da} 
\index{USART\_TypeDef@{USART\_TypeDef}!TDR@{TDR}}
\index{TDR@{TDR}!USART\_TypeDef@{USART\_TypeDef}}
\doxysubsubsection{TDR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t TDR}

USART Transmit Data register, Address offset\+: 0x28 ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G0xx/\+Include/\textbf{ stm32g030xx.\+h}\end{DoxyCompactItemize}
