// Seed: 2801989272
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output wire id_6,
    input wand id_7,
    input tri1 id_8,
    output tri id_9,
    output wire id_10,
    input tri0 id_11
);
  logic id_13;
  ;
  assign module_1.id_9 = 0;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wor id_2,
    input wire id_3,
    output wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input wand id_7,
    output supply0 id_8,
    output supply0 id_9,
    input tri id_10,
    output tri id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri1 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_10,
      id_11,
      id_5,
      id_5,
      id_3,
      id_11,
      id_12,
      id_14,
      id_11,
      id_8,
      id_6
  );
endmodule
