{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1624039748714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1624039748728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 18 19:09:08 2021 " "Processing started: Fri Jun 18 19:09:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1624039748728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039748728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer10Demo -c Timer10Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer10Demo -c Timer10Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039748728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1624039749487 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1624039749487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer10-Behavioral " "Found design unit 1: Timer10-Behavioral" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039760763 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer10 " "Found entity 1: Timer10" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039760763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039760763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer10block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timer10block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Timer10Block " "Found entity 1: Timer10Block" {  } { { "Timer10Block.bdf" "" { Schematic "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1624039760763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039760763 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer10 " "Elaborating entity \"Timer10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1624039760815 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "timeExp Timer10.vhd(11) " "VHDL Signal Declaration warning at Timer10.vhd(11): used implicit default value for signal \"timeExp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1624039760815 "|Timer10"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "time_cycle Timer10.vhd(17) " "VHDL Signal Declaration warning at Timer10.vhd(17): used explicit default value for signal \"time_cycle\" because signal was never assigned a value" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 17 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1624039760815 "|Timer10"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_cntZero Timer10.vhd(18) " "Verilog HDL or VHDL warning at Timer10.vhd(18): object \"s_cntZero\" assigned a value but never read" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1624039760815 "|Timer10"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "timeExp GND " "Pin \"timeExp\" is stuck at GND" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1624039761091 "|Timer10|timeExp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1624039761091 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1624039761274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1624039761274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timerEnable " "No output dependent on input pin \"timerEnable\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timerEnable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "newTime " "No output dependent on input pin \"newTime\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|newTime"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[0\] " "No output dependent on input pin \"timeVal\[0\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[1\] " "No output dependent on input pin \"timeVal\[1\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[2\] " "No output dependent on input pin \"timeVal\[2\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[3\] " "No output dependent on input pin \"timeVal\[3\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[4\] " "No output dependent on input pin \"timeVal\[4\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[5\] " "No output dependent on input pin \"timeVal\[5\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[6\] " "No output dependent on input pin \"timeVal\[6\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "timeVal\[7\] " "No output dependent on input pin \"timeVal\[7\]\"" {  } { { "Timer10.vhd" "" { Text "C:/Users/tiago/DiscoD/UA/LSD/WSpace/Timer10/Timer10.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1624039761318 "|Timer10|timeVal[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1624039761318 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1624039761318 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1624039761318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1624039761318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1624039761343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 18 19:09:21 2021 " "Processing ended: Fri Jun 18 19:09:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1624039761343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1624039761343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1624039761343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1624039761343 ""}
