
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000493    0.000493 ^ _291_/CLK (sg13g2_dfrbpq_2)
     2    0.125503    0.198619    0.308031    0.308525 v _291_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.198621    0.000941    0.309465 v sign (out)
                                              0.309465   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.309465   data arrival time
---------------------------------------------------------------------------------------------
                                              0.159465   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000879    0.000439    0.000439 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.007413    0.032883    0.161431    0.161870 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032883    0.000005    0.161875 v fanout47/A (sg13g2_buf_4)
     8    0.034933    0.040251    0.092816    0.254691 v fanout47/X (sg13g2_buf_4)
                                                         net47 (net)
                      0.040251    0.000135    0.254826 v _167_/B1 (sg13g2_a21oi_1)
     1    0.004589    0.044953    0.051516    0.306341 ^ _167_/Y (sg13g2_a21oi_1)
                                                         _116_ (net)
                      0.044953    0.000021    0.306363 ^ _168_/B (sg13g2_nor2_1)
     1    0.001778    0.018767    0.031210    0.337573 v _168_/Y (sg13g2_nor2_1)
                                                         CTRL.P0 (net)
                      0.018767    0.000002    0.337575 v _292_/D (sg13g2_dfrbpq_1)
                                              0.337575   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000879    0.000439    0.000439 ^ _292_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150439   clock uncertainty
                                  0.000000    0.150439   clock reconvergence pessimism
                                 -0.037983    0.112456   library hold time
                                              0.112456   data required time
---------------------------------------------------------------------------------------------
                                              0.112456   data required time
                                             -0.337575   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225119   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _285_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000994    0.000497    0.000497 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.015619    0.036817    0.178201    0.178698 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.036817    0.000013    0.178711 v fanout67/A (sg13g2_buf_4)
     8    0.039429    0.043706    0.097834    0.276544 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.043706    0.000096    0.276641 v _272_/A (sg13g2_xnor2_1)
     1    0.001937    0.028765    0.061780    0.338421 v _272_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.028765    0.000003    0.338424 v _285_/D (sg13g2_dfrbpq_1)
                                              0.338424   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000967    0.000484    0.000484 ^ _285_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150484   clock uncertainty
                                  0.000000    0.150484   clock reconvergence pessimism
                                 -0.041128    0.109355   library hold time
                                              0.109355   data required time
---------------------------------------------------------------------------------------------
                                              0.109355   data required time
                                             -0.338424   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229068   slack (MET)


Startpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000493    0.000493 ^ _291_/CLK (sg13g2_dfrbpq_2)
     2    0.125503    0.198619    0.308031    0.308525 v _291_/Q (sg13g2_dfrbpq_2)
                                                         sign (net)
                      0.198619    0.000268    0.308793 v _129_/A (sg13g2_inv_16)
     2    0.091816    0.058601    0.072551    0.381343 ^ _129_/Y (sg13g2_inv_16)
                                                         signB (net)
                      0.058698    0.001852    0.383195 ^ signB (out)
                                              0.383195   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.383195   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233195   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000994    0.000497    0.000497 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.015619    0.036817    0.178201    0.178698 v _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.036817    0.000013    0.178711 v fanout67/A (sg13g2_buf_4)
     8    0.039429    0.043706    0.097834    0.276544 v fanout67/X (sg13g2_buf_4)
                                                         net67 (net)
                      0.043706    0.000096    0.276641 v _133_/A (sg13g2_inv_2)
     4    0.013932    0.038544    0.044105    0.320746 ^ _133_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038544    0.000001    0.320747 ^ _284_/D (sg13g2_dfrbpq_2)
                                              0.320747   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000994    0.000497    0.000497 ^ _284_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150497   clock uncertainty
                                  0.000000    0.150497   clock reconvergence pessimism
                                 -0.068461    0.082036   library hold time
                                              0.082036   data required time
---------------------------------------------------------------------------------------------
                                              0.082036   data required time
                                             -0.320747   data arrival time
---------------------------------------------------------------------------------------------
                                              0.238711   slack (MET)


Startpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _286_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000876    0.000438    0.000438 ^ _286_/CLK (sg13g2_dfrbpq_1)
     1    0.002678    0.019312    0.149845    0.150283 v _286_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.019312    0.000000    0.150284 v fanout63/A (sg13g2_buf_2)
     4    0.019002    0.040777    0.085502    0.235787 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.040777    0.000083    0.235869 v _143_/B (sg13g2_xor2_1)
     2    0.008420    0.043402    0.080085    0.315954 v _143_/X (sg13g2_xor2_1)
                                                         _095_ (net)
                      0.043402    0.000003    0.315957 v _273_/B (sg13g2_xor2_1)
     1    0.001774    0.024670    0.051807    0.367763 v _273_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024670    0.000002    0.367765 v _286_/D (sg13g2_dfrbpq_1)
                                              0.367765   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000876    0.000438    0.000438 ^ _286_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150438   clock uncertainty
                                  0.000000    0.150438   clock reconvergence pessimism
                                 -0.039852    0.110586   library hold time
                                              0.110586   data required time
---------------------------------------------------------------------------------------------
                                              0.110586   data required time
                                             -0.367765   data arrival time
---------------------------------------------------------------------------------------------
                                              0.257179   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000879    0.000439    0.000439 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.007413    0.032883    0.161431    0.161870 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032883    0.000007    0.161877 v fanout48/A (sg13g2_buf_4)
     5    0.025519    0.033414    0.086271    0.248148 v fanout48/X (sg13g2_buf_4)
                                                         net48 (net)
                      0.033415    0.000182    0.248330 v _151_/A (sg13g2_xnor2_1)
     1    0.005218    0.046159    0.072125    0.320455 v _151_/Y (sg13g2_xnor2_1)
                                                         _102_ (net)
                      0.046159    0.000003    0.320458 v _152_/B (sg13g2_xnor2_1)
     1    0.001741    0.026783    0.054117    0.374575 v _152_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.026783    0.000002    0.374576 v _290_/D (sg13g2_dfrbpq_1)
                                              0.374576   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150252   clock uncertainty
                                  0.000000    0.150252   clock reconvergence pessimism
                                 -0.040598    0.109654   library hold time
                                              0.109654   data required time
---------------------------------------------------------------------------------------------
                                              0.109654   data required time
                                             -0.374576   data arrival time
---------------------------------------------------------------------------------------------
                                              0.264922   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000879    0.000439    0.000439 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.007413    0.032883    0.161431    0.161870 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032883    0.000005    0.161875 v fanout47/A (sg13g2_buf_4)
     8    0.034933    0.040251    0.092816    0.254691 v fanout47/X (sg13g2_buf_4)
                                                         net47 (net)
                      0.040251    0.000108    0.254799 v _147_/A (sg13g2_xor2_1)
     2    0.008280    0.043003    0.083850    0.338649 v _147_/X (sg13g2_xor2_1)
                                                         _099_ (net)
                      0.043003    0.000003    0.338652 v _275_/B (sg13g2_xor2_1)
     1    0.001477    0.023811    0.050343    0.388996 v _275_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.023811    0.000000    0.388996 v _288_/D (sg13g2_dfrbpq_1)
                                              0.388996   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000649    0.000324    0.000324 ^ _288_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150324   clock uncertainty
                                  0.000000    0.150324   clock reconvergence pessimism
                                 -0.039627    0.110697   library hold time
                                              0.110697   data required time
---------------------------------------------------------------------------------------------
                                              0.110697   data required time
                                             -0.388996   data arrival time
---------------------------------------------------------------------------------------------
                                              0.278299   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000879    0.000439    0.000439 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.007413    0.032883    0.161431    0.161870 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032883    0.000007    0.161877 v fanout48/A (sg13g2_buf_4)
     5    0.025519    0.033414    0.086271    0.248148 v fanout48/X (sg13g2_buf_4)
                                                         net48 (net)
                      0.033414    0.000103    0.248252 v _145_/A (sg13g2_xnor2_1)
     2    0.008376    0.063092    0.085773    0.334025 v _145_/Y (sg13g2_xnor2_1)
                                                         _097_ (net)
                      0.063092    0.000002    0.334027 v _274_/B (sg13g2_xor2_1)
     1    0.001815    0.024469    0.059520    0.393547 v _274_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.024469    0.000002    0.393550 v _287_/D (sg13g2_dfrbpq_1)
                                              0.393550   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000661    0.000330    0.000330 ^ _287_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150330   clock uncertainty
                                  0.000000    0.150330   clock reconvergence pessimism
                                 -0.039833    0.110498   library hold time
                                              0.110498   data required time
---------------------------------------------------------------------------------------------
                                              0.110498   data required time
                                             -0.393550   data arrival time
---------------------------------------------------------------------------------------------
                                              0.283052   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _291_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000879    0.000439    0.000439 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.007413    0.032883    0.161431    0.161870 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032883    0.000005    0.161875 v fanout47/A (sg13g2_buf_4)
     8    0.034933    0.040251    0.092816    0.254691 v fanout47/X (sg13g2_buf_4)
                                                         net47 (net)
                      0.040251    0.000136    0.254827 v _157_/A (sg13g2_nand4_1)
     1    0.003084    0.032247    0.040641    0.295468 ^ _157_/Y (sg13g2_nand4_1)
                                                         _107_ (net)
                      0.032247    0.000001    0.295469 ^ _158_/C (sg13g2_nor3_1)
     2    0.011527    0.044072    0.053030    0.348499 v _158_/Y (sg13g2_nor3_1)
                                                         _108_ (net)
                      0.044072    0.000097    0.348596 v _159_/B (sg13g2_xnor2_1)
     1    0.001668    0.026928    0.053097    0.401693 v _159_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.026928    0.000001    0.401694 v _291_/D (sg13g2_dfrbpq_2)
                                              0.401694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000987    0.000493    0.000493 ^ _291_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.150493   clock uncertainty
                                  0.000000    0.150493   clock reconvergence pessimism
                                 -0.040586    0.109907   library hold time
                                              0.109907   data required time
---------------------------------------------------------------------------------------------
                                              0.109907   data required time
                                             -0.401694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291787   slack (MET)


Startpoint: _292_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000879    0.000439    0.000439 ^ _292_/CLK (sg13g2_dfrbpq_1)
     2    0.007413    0.032883    0.161431    0.161870 v _292_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.032883    0.000007    0.161877 v fanout48/A (sg13g2_buf_4)
     5    0.025519    0.033414    0.086271    0.248148 v fanout48/X (sg13g2_buf_4)
                                                         net48 (net)
                      0.033415    0.000178    0.248326 v _136_/A (sg13g2_xnor2_1)
     2    0.009145    0.067238    0.089097    0.337423 v _136_/Y (sg13g2_xnor2_1)
                                                         _088_ (net)
                      0.067238    0.000005    0.337428 v _149_/A (sg13g2_xor2_1)
     1    0.001569    0.023930    0.064906    0.402334 v _149_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.023930    0.000000    0.402335 v _289_/D (sg13g2_dfrbpq_1)
                                              0.402335   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000443    0.000221    0.000221 ^ _289_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.150221   clock uncertainty
                                  0.000000    0.150221   clock reconvergence pessimism
                                 -0.039708    0.110514   library hold time
                                              0.110514   data required time
---------------------------------------------------------------------------------------------
                                              0.110514   data required time
                                             -0.402335   data arrival time
---------------------------------------------------------------------------------------------
                                              0.291821   slack (MET)


Startpoint: _289_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000443    0.000221    0.000221 ^ _289_/CLK (sg13g2_dfrbpq_1)
     1    0.004148    0.022802    0.153228    0.153450 v _289_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022802    0.000008    0.153458 v fanout52/A (sg13g2_buf_4)
     8    0.031635    0.037605    0.085553    0.239011 v fanout52/X (sg13g2_buf_4)
                                                         net52 (net)
                      0.037609    0.000411    0.239423 v _213_/A1 (sg13g2_o21ai_1)
     1    0.006142    0.050245    0.110000    0.349423 ^ _213_/Y (sg13g2_o21ai_1)
                                                         _042_ (net)
                      0.050245    0.000008    0.349431 ^ _214_/B1 (sg13g2_a21oi_2)
     1    0.083814    0.134805    0.133527    0.482957 v _214_/Y (sg13g2_a21oi_2)
                                                         sine_out[0] (net)
                      0.134818    0.001125    0.484082 v sine_out[0] (out)
                                              0.484082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.484082   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334082   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.003856    0.022687    0.152547    0.152798 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022687    0.000004    0.152803 v fanout50/A (sg13g2_buf_4)
     8    0.034329    0.039577    0.087408    0.240211 v fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.039577    0.000065    0.240276 v _153_/B (sg13g2_or2_1)
     2    0.009382    0.046433    0.118938    0.359214 v _153_/X (sg13g2_or2_1)
                                                         _103_ (net)
                      0.046433    0.000007    0.359221 v _261_/A (sg13g2_nand2_2)
     1    0.083564    0.175733    0.152833    0.512054 ^ _261_/Y (sg13g2_nand2_2)
                                                         sine_out[10] (net)
                      0.175742    0.001064    0.513118 ^ sine_out[10] (out)
                                              0.513118   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.513118   data arrival time
---------------------------------------------------------------------------------------------
                                              0.363118   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.004170    0.029324    0.156809    0.157061 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.029324    0.000005    0.157066 ^ fanout50/A (sg13g2_buf_4)
     8    0.035156    0.050188    0.104429    0.261495 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.050188    0.000067    0.261562 ^ fanout49/A (sg13g2_buf_4)
     8    0.040736    0.056007    0.120340    0.381902 ^ fanout49/X (sg13g2_buf_4)
                                                         net49 (net)
                      0.056007    0.000054    0.381956 ^ _266_/B1 (sg13g2_a21oi_2)
     1    0.082214    0.132814    0.135730    0.517686 v _266_/Y (sg13g2_a21oi_2)
                                                         sine_out[13] (net)
                      0.132818    0.000634    0.518321 v sine_out[13] (out)
                                              0.518321   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518321   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368320   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.004170    0.029324    0.156809    0.157061 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.029324    0.000005    0.157066 ^ fanout50/A (sg13g2_buf_4)
     8    0.035156    0.050188    0.104429    0.261495 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.050188    0.000067    0.261562 ^ fanout49/A (sg13g2_buf_4)
     8    0.040736    0.056007    0.120340    0.381902 ^ fanout49/X (sg13g2_buf_4)
                                                         net49 (net)
                      0.056007    0.000039    0.381941 ^ _265_/B1 (sg13g2_a21oi_2)
     1    0.082740    0.133640    0.136196    0.518137 v _265_/Y (sg13g2_a21oi_2)
                                                         sine_out[12] (net)
                      0.133647    0.000799    0.518936 v sine_out[12] (out)
                                              0.518936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.518936   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368936   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.004170    0.029324    0.156809    0.157061 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.029324    0.000005    0.157066 ^ fanout50/A (sg13g2_buf_4)
     8    0.035156    0.050188    0.104429    0.261495 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.050188    0.000067    0.261562 ^ fanout49/A (sg13g2_buf_4)
     8    0.040736    0.056007    0.120340    0.381902 ^ fanout49/X (sg13g2_buf_4)
                                                         net49 (net)
                      0.056007    0.000116    0.382019 ^ _259_/B1 (sg13g2_a21oi_2)
     1    0.084742    0.136773    0.137983    0.520001 v _259_/Y (sg13g2_a21oi_2)
                                                         sine_out[9] (net)
                      0.136794    0.001420    0.521421 v sine_out[9] (out)
                                              0.521421   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.521421   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371421   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.004170    0.029324    0.156809    0.157061 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.029324    0.000005    0.157066 ^ fanout50/A (sg13g2_buf_4)
     8    0.035156    0.050188    0.104429    0.261495 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.050188    0.000067    0.261562 ^ fanout49/A (sg13g2_buf_4)
     8    0.040736    0.056007    0.120340    0.381902 ^ fanout49/X (sg13g2_buf_4)
                                                         net49 (net)
                      0.056007    0.000168    0.382070 ^ _263_/A (sg13g2_nor2_2)
     1    0.083714    0.136468    0.140964    0.523034 v _263_/Y (sg13g2_nor2_2)
                                                         sine_out[11] (net)
                      0.136479    0.001075    0.524109 v sine_out[11] (out)
                                              0.524109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.524109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374109   slack (MET)


Startpoint: _284_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000994    0.000497    0.000497 ^ _284_/CLK (sg13g2_dfrbpq_2)
     4    0.016863    0.046965    0.183832    0.184329 ^ _284_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.046965    0.000078    0.184406 ^ _193_/A2 (sg13g2_o21ai_1)
     5    0.018370    0.116333    0.124273    0.308679 v _193_/Y (sg13g2_o21ai_1)
                                                         _022_ (net)
                      0.116333    0.000020    0.308699 v _251_/A (sg13g2_nand2_2)
     3    0.017739    0.051274    0.076509    0.385208 ^ _251_/Y (sg13g2_nand2_2)
                                                         _077_ (net)
                      0.051274    0.000134    0.385342 ^ _252_/B (sg13g2_nor2_2)
     1    0.086786    0.140152    0.137184    0.522526 v _252_/Y (sg13g2_nor2_2)
                                                         sine_out[3] (net)
                      0.140196    0.002090    0.524615 v sine_out[3] (out)
                                              0.524615   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.524615   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374615   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000649    0.000324    0.000324 ^ _288_/CLK (sg13g2_dfrbpq_1)
     3    0.012519    0.059639    0.181118    0.181442 ^ _288_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059639    0.000071    0.181514 ^ fanout54/A (sg13g2_buf_4)
     8    0.034758    0.050709    0.120427    0.301940 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050711    0.000392    0.302333 ^ _257_/A1 (sg13g2_a21oi_2)
     1    0.085847    0.139287    0.230125    0.532458 v _257_/Y (sg13g2_a21oi_2)
                                                         sine_out[7] (net)
                      0.139317    0.001744    0.534202 v sine_out[7] (out)
                                              0.534202   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.534202   data arrival time
---------------------------------------------------------------------------------------------
                                              0.384202   slack (MET)


Startpoint: _287_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000661    0.000330    0.000330 ^ _287_/CLK (sg13g2_dfrbpq_1)
     3    0.011557    0.043837    0.171416    0.171746 v _287_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.043837    0.000060    0.171806 v fanout59/A (sg13g2_buf_4)
     8    0.035581    0.041011    0.098534    0.270340 v fanout59/X (sg13g2_buf_4)
                                                         net59 (net)
                      0.041012    0.000281    0.270621 v _164_/A (sg13g2_nand2_2)
     4    0.012693    0.039563    0.044452    0.315074 ^ _164_/Y (sg13g2_nand2_2)
                                                         _113_ (net)
                      0.039563    0.000004    0.315078 ^ _268_/A2 (sg13g2_a21o_2)
     1    0.083582    0.174217    0.227941    0.543019 ^ _268_/X (sg13g2_a21o_2)
                                                         sine_out[15] (net)
                      0.174226    0.001071    0.544089 ^ sine_out[15] (out)
                                              0.544089   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.544089   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394089   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.003856    0.022687    0.152547    0.152798 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022687    0.000004    0.152803 v fanout50/A (sg13g2_buf_4)
     8    0.034329    0.039577    0.087408    0.240211 v fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.039579    0.000336    0.240547 v _221_/C1 (sg13g2_a221oi_1)
     1    0.003458    0.060273    0.062527    0.303074 ^ _221_/Y (sg13g2_a221oi_1)
                                                         _049_ (net)
                      0.060273    0.000002    0.303076 ^ _222_/B1 (sg13g2_o21ai_1)
     1    0.003295    0.035840    0.052381    0.355457 v _222_/Y (sg13g2_o21ai_1)
                                                         _050_ (net)
                      0.035840    0.000005    0.355462 v _223_/B1 (sg13g2_a21oi_1)
     1    0.006492    0.056836    0.058761    0.414223 ^ _223_/Y (sg13g2_a21oi_1)
                                                         _051_ (net)
                      0.056836    0.000016    0.414239 ^ _233_/B1 (sg13g2_a21oi_2)
     1    0.083586    0.135043    0.137469    0.551709 v _233_/Y (sg13g2_a21oi_2)
                                                         sine_out[1] (net)
                      0.135055    0.001065    0.552774 v sine_out[1] (out)
                                              0.552774   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.552774   data arrival time
---------------------------------------------------------------------------------------------
                                              0.402774   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000649    0.000324    0.000324 ^ _288_/CLK (sg13g2_dfrbpq_1)
     3    0.012519    0.059639    0.181118    0.181442 ^ _288_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059639    0.000071    0.181514 ^ fanout54/A (sg13g2_buf_4)
     8    0.034758    0.050709    0.120427    0.301940 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050711    0.000390    0.302330 ^ fanout53/A (sg13g2_buf_4)
     8    0.038045    0.053474    0.118447    0.420777 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053474    0.000005    0.420782 ^ _255_/A (sg13g2_nor3_2)
     1    0.082733    0.134576    0.142953    0.563735 v _255_/Y (sg13g2_nor3_2)
                                                         sine_out[5] (net)
                      0.134582    0.000800    0.564536 v sine_out[5] (out)
                                              0.564536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.564536   data arrival time
---------------------------------------------------------------------------------------------
                                              0.414536   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000649    0.000324    0.000324 ^ _288_/CLK (sg13g2_dfrbpq_1)
     3    0.012519    0.059639    0.181118    0.181442 ^ _288_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059639    0.000071    0.181514 ^ fanout54/A (sg13g2_buf_4)
     8    0.034758    0.050709    0.120427    0.301940 ^ fanout54/X (sg13g2_buf_4)
                                                         net54 (net)
                      0.050711    0.000390    0.302330 ^ fanout53/A (sg13g2_buf_4)
     8    0.038045    0.053474    0.118447    0.420777 ^ fanout53/X (sg13g2_buf_4)
                                                         net53 (net)
                      0.053474    0.000104    0.420881 ^ _253_/A (sg13g2_nor3_2)
     1    0.084847    0.140648    0.144908    0.565790 v _253_/Y (sg13g2_nor3_2)
                                                         sine_out[4] (net)
                      0.140669    0.001418    0.567208 v sine_out[4] (out)
                                              0.567208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.567208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.417208   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.004170    0.029324    0.156809    0.157061 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.029324    0.000005    0.157066 ^ fanout50/A (sg13g2_buf_4)
     8    0.035156    0.050188    0.104429    0.261495 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.050188    0.000070    0.261565 ^ _269_/B (sg13g2_and2_1)
     1    0.006346    0.039973    0.099890    0.361455 ^ _269_/X (sg13g2_and2_1)
                                                         _082_ (net)
                      0.039973    0.000004    0.361459 ^ _270_/A2 (sg13g2_a21oi_2)
     1    0.082795    0.132991    0.221671    0.583130 v _270_/Y (sg13g2_a21oi_2)
                                                         sine_out[16] (net)
                      0.132998    0.000815    0.583945 v sine_out[16] (out)
                                              0.583945   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.583945   data arrival time
---------------------------------------------------------------------------------------------
                                              0.433945   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.004170    0.029324    0.156809    0.157061 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.029324    0.000005    0.157066 ^ fanout50/A (sg13g2_buf_4)
     8    0.035156    0.050188    0.104429    0.261495 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.050188    0.000069    0.261564 ^ _153_/B (sg13g2_or2_1)
     2    0.009881    0.050701    0.092161    0.353725 ^ _153_/X (sg13g2_or2_1)
                                                         _103_ (net)
                      0.050701    0.000007    0.353732 ^ fanout46/A (sg13g2_buf_4)
     8    0.051216    0.066162    0.128911    0.482644 ^ fanout46/X (sg13g2_buf_4)
                                                         net46 (net)
                      0.066167    0.000658    0.483301 ^ _256_/B1 (sg13g2_a21oi_2)
     1    0.082831    0.134673    0.142674    0.625976 v _256_/Y (sg13g2_a21oi_2)
                                                         sine_out[6] (net)
                      0.134714    0.000831    0.626807 v sine_out[6] (out)
                                              0.626807   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.626807   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476807   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.004170    0.029324    0.156809    0.157061 ^ _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.029324    0.000005    0.157066 ^ fanout50/A (sg13g2_buf_4)
     8    0.035156    0.050188    0.104429    0.261495 ^ fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.050188    0.000069    0.261564 ^ _153_/B (sg13g2_or2_1)
     2    0.009881    0.050701    0.092161    0.353725 ^ _153_/X (sg13g2_or2_1)
                                                         _103_ (net)
                      0.050701    0.000007    0.353732 ^ fanout46/A (sg13g2_buf_4)
     8    0.051216    0.066162    0.128911    0.482644 ^ fanout46/X (sg13g2_buf_4)
                                                         net46 (net)
                      0.066168    0.000683    0.483326 ^ _258_/B1 (sg13g2_a21oi_2)
     1    0.083772    0.136175    0.143511    0.626838 v _258_/Y (sg13g2_a21oi_2)
                                                         sine_out[8] (net)
                      0.136189    0.001131    0.627968 v sine_out[8] (out)
                                              0.627968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.627968   data arrival time
---------------------------------------------------------------------------------------------
                                              0.477968   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.003856    0.022687    0.152547    0.152798 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022687    0.000004    0.152803 v fanout50/A (sg13g2_buf_4)
     8    0.034329    0.039577    0.087408    0.240211 v fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.039577    0.000064    0.240274 v fanout49/A (sg13g2_buf_4)
     8    0.039536    0.043836    0.099269    0.339543 v fanout49/X (sg13g2_buf_4)
                                                         net49 (net)
                      0.043836    0.000117    0.339660 v _267_/B1 (sg13g2_o21ai_1)
     1    0.083189    0.406362    0.317802    0.657462 ^ _267_/Y (sg13g2_o21ai_1)
                                                         sine_out[14] (net)
                      0.406365    0.000921    0.658383 ^ sine_out[14] (out)
                                              0.658383   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.658383   data arrival time
---------------------------------------------------------------------------------------------
                                              0.508383   slack (MET)


Startpoint: _290_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000504    0.000252    0.000252 ^ _290_/CLK (sg13g2_dfrbpq_1)
     1    0.003856    0.022687    0.152547    0.152798 v _290_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.022687    0.000004    0.152803 v fanout50/A (sg13g2_buf_4)
     8    0.034329    0.039577    0.087408    0.240211 v fanout50/X (sg13g2_buf_4)
                                                         net50 (net)
                      0.039578    0.000320    0.240530 v _249_/S (sg13g2_mux2_1)
     1    0.003465    0.030904    0.123687    0.364217 v _249_/X (sg13g2_mux2_1)
                                                         _076_ (net)
                      0.030904    0.000004    0.364221 v _250_/B1 (sg13g2_o21ai_1)
     1    0.084081    0.410641    0.313140    0.677361 ^ _250_/Y (sg13g2_o21ai_1)
                                                         sine_out[2] (net)
                      0.410646    0.001222    0.678583 ^ sine_out[2] (out)
                                              0.678583   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.678583   data arrival time
---------------------------------------------------------------------------------------------
                                              0.528583   slack (MET)


Startpoint: _288_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.036417    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000649    0.000324    0.000324 ^ _288_/CLK (sg13g2_dfrbpq_1)
     3    0.012519    0.059639    0.181118    0.181442 ^ _288_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.059639    0.000026    0.181469 ^ fanout55/A (sg13g2_buf_4)
     8    0.032031    0.048175    0.118258    0.299726 ^ fanout55/X (sg13g2_buf_4)
                                                         net55 (net)
                      0.048176    0.000269    0.299996 ^ _271_/A1 (sg13g2_o21ai_1)
     1    0.084535    0.482861    0.406989    0.706985 v _271_/Y (sg13g2_o21ai_1)
                                                         sine_out[17] (net)
                      0.482866    0.001370    0.708355 v sine_out[17] (out)
                                              0.708355   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.708355   data arrival time
---------------------------------------------------------------------------------------------
                                              0.558355   slack (MET)



