// Seed: 475760984
module module_0 (
    input wor id_0,
    input supply1 id_1,
    input supply0 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output tri1 id_5,
    output tri id_6,
    output wor id_7
);
  logic [1 'b0 : (  1  )] id_9;
  ;
  supply0 id_10;
  assign id_10 = 1;
  assign id_10 = -1;
  parameter id_11 = -1;
  wire [-1 : -1] id_12;
  assign module_1.id_1 = 0;
  assign id_5 = -1 - -1;
endmodule
module module_1 (
    output wand  id_0,
    input  tri0  id_1
    , id_6,
    input  uwire id_2,
    input  uwire id_3,
    output wor   id_4
);
  always @(negedge -1) begin : LABEL_0
    #1 $signed(37);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_4,
      id_2,
      id_0,
      id_4,
      id_4
  );
endmodule
