<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AVRFixupKinds.h source code [llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::AVR::Fixups "/>
<link rel="stylesheet" href="../../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRFixupKinds.h'; var root_path = '../../../../../..'; var data_path = '../../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AVR</a>/<a href='./'>MCTargetDesc</a>/<a href='AVRFixupKinds.h.html'>AVRFixupKinds.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AVRFixupKinds.h - AVR Specific Fixup Entries ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_AVR_FIXUP_KINDS_H">LLVM_AVR_FIXUP_KINDS_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_AVR_FIXUP_KINDS_H" data-ref="_M/LLVM_AVR_FIXUP_KINDS_H">LLVM_AVR_FIXUP_KINDS_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="15">15</th><td><b>namespace</b> <span class="namespace">AVR</span> {</td></tr>
<tr><th id="16">16</th><td></td></tr>
<tr><th id="17">17</th><td><i class="doc">/// The set of supported fixups.</i></td></tr>
<tr><th id="18">18</th><td><i class="doc">///</i></td></tr>
<tr><th id="19">19</th><td><i class="doc">/// Although most of the current fixup types reflect a unique relocation</i></td></tr>
<tr><th id="20">20</th><td><i class="doc">/// one can have multiple fixup types for a given relocation and thus need</i></td></tr>
<tr><th id="21">21</th><td><i class="doc">/// to be uniquely named.</i></td></tr>
<tr><th id="22">22</th><td><i class="doc">///</i></td></tr>
<tr><th id="23">23</th><td><i class="doc">/// <span class="command">\note</span> This table *must* be in the same order of</i></td></tr>
<tr><th id="24">24</th><td><i class="doc">///       MCFixupKindInfo Infos[AVR::NumTargetFixupKinds]</i></td></tr>
<tr><th id="25">25</th><td><i class="doc">///       in `AVRAsmBackend.cpp`.</i></td></tr>
<tr><th id="26">26</th><td><b>enum</b> <dfn class="type def" id="llvm::AVR::Fixups" title='llvm::AVR::Fixups' data-ref="llvm::AVR::Fixups" data-ref-filename="llvm..AVR..Fixups">Fixups</dfn> {</td></tr>
<tr><th id="27">27</th><td>  <i class="doc">/// A 32-bit AVR fixup.</i></td></tr>
<tr><th id="28">28</th><td>  <dfn class="enum" id="llvm::AVR::fixup_32" title='llvm::AVR::fixup_32' data-ref="llvm::AVR::fixup_32" data-ref-filename="llvm..AVR..fixup_32">fixup_32</dfn> = <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::FirstTargetFixupKind" title='llvm::FirstTargetFixupKind' data-ref="llvm::FirstTargetFixupKind" data-ref-filename="llvm..FirstTargetFixupKind">FirstTargetFixupKind</a>,</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td>  <i class="doc">/// A 7-bit PC-relative fixup for the family of conditional</i></td></tr>
<tr><th id="31">31</th><td><i class="doc">  /// branches which take 7-bit targets (BRNE,BRGT,etc).</i></td></tr>
<tr><th id="32">32</th><td>  <dfn class="enum" id="llvm::AVR::fixup_7_pcrel" title='llvm::AVR::fixup_7_pcrel' data-ref="llvm::AVR::fixup_7_pcrel" data-ref-filename="llvm..AVR..fixup_7_pcrel">fixup_7_pcrel</dfn>,</td></tr>
<tr><th id="33">33</th><td>  <i class="doc">/// A 12-bit PC-relative fixup for the family of branches</i></td></tr>
<tr><th id="34">34</th><td><i class="doc">  /// which take 12-bit targets (RJMP,RCALL,etc).</i></td></tr>
<tr><th id="35">35</th><td><i class="doc">  /// <span class="command">\note</span> Although the fixup is labelled as 13 bits, it</i></td></tr>
<tr><th id="36">36</th><td><i class="doc">  ///       is actually only encoded in 12. The reason for</i></td></tr>
<tr><th id="37">37</th><td><i class="doc">  ///       The nonmenclature is that AVR branch targets are</i></td></tr>
<tr><th id="38">38</th><td><i class="doc">  ///       rightshifted by 1, because instructions are always</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">  ///       aligned to 2 bytes, so the 0'th bit is always 0.</i></td></tr>
<tr><th id="40">40</th><td><i class="doc">  ///       This way there is 13-bits of precision.</i></td></tr>
<tr><th id="41">41</th><td>  <dfn class="enum" id="llvm::AVR::fixup_13_pcrel" title='llvm::AVR::fixup_13_pcrel' data-ref="llvm::AVR::fixup_13_pcrel" data-ref-filename="llvm..AVR..fixup_13_pcrel">fixup_13_pcrel</dfn>,</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <i class="doc">/// A 16-bit address.</i></td></tr>
<tr><th id="44">44</th><td>  <dfn class="enum" id="llvm::AVR::fixup_16" title='llvm::AVR::fixup_16' data-ref="llvm::AVR::fixup_16" data-ref-filename="llvm..AVR..fixup_16">fixup_16</dfn>,</td></tr>
<tr><th id="45">45</th><td>  <i class="doc">/// A 16-bit program memory address.</i></td></tr>
<tr><th id="46">46</th><td>  <dfn class="enum" id="llvm::AVR::fixup_16_pm" title='llvm::AVR::fixup_16_pm' data-ref="llvm::AVR::fixup_16_pm" data-ref-filename="llvm..AVR..fixup_16_pm">fixup_16_pm</dfn>,</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td>  <i class="doc">/// Replaces the 8-bit immediate with another value.</i></td></tr>
<tr><th id="49">49</th><td>  <dfn class="enum" id="llvm::AVR::fixup_ldi" title='llvm::AVR::fixup_ldi' data-ref="llvm::AVR::fixup_ldi" data-ref-filename="llvm..AVR..fixup_ldi">fixup_ldi</dfn>,</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="52">52</th><td><i class="doc">  /// with the lower 8 bits of a 16-bit value (bits 0-7).</i></td></tr>
<tr><th id="53">53</th><td>  <dfn class="enum" id="llvm::AVR::fixup_lo8_ldi" title='llvm::AVR::fixup_lo8_ldi' data-ref="llvm::AVR::fixup_lo8_ldi" data-ref-filename="llvm..AVR..fixup_lo8_ldi">fixup_lo8_ldi</dfn>,</td></tr>
<tr><th id="54">54</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="55">55</th><td><i class="doc">  /// with the upper 8 bits of a 16-bit value (bits 8-15).</i></td></tr>
<tr><th id="56">56</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hi8_ldi" title='llvm::AVR::fixup_hi8_ldi' data-ref="llvm::AVR::fixup_hi8_ldi" data-ref-filename="llvm..AVR..fixup_hi8_ldi">fixup_hi8_ldi</dfn>,</td></tr>
<tr><th id="57">57</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">  /// with the upper 8 bits of a 24-bit value (bits 16-23).</i></td></tr>
<tr><th id="59">59</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hh8_ldi" title='llvm::AVR::fixup_hh8_ldi' data-ref="llvm::AVR::fixup_hh8_ldi" data-ref-filename="llvm..AVR..fixup_hh8_ldi">fixup_hh8_ldi</dfn>,</td></tr>
<tr><th id="60">60</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="61">61</th><td><i class="doc">  /// with the upper 8 bits of a 32-bit value (bits 24-31).</i></td></tr>
<tr><th id="62">62</th><td>  <dfn class="enum" id="llvm::AVR::fixup_ms8_ldi" title='llvm::AVR::fixup_ms8_ldi' data-ref="llvm::AVR::fixup_ms8_ldi" data-ref-filename="llvm..AVR..fixup_ms8_ldi">fixup_ms8_ldi</dfn>,</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="65">65</th><td><i class="doc">  /// with the lower 8 bits of a negated 16-bit value (bits 0-7).</i></td></tr>
<tr><th id="66">66</th><td>  <dfn class="enum" id="llvm::AVR::fixup_lo8_ldi_neg" title='llvm::AVR::fixup_lo8_ldi_neg' data-ref="llvm::AVR::fixup_lo8_ldi_neg" data-ref-filename="llvm..AVR..fixup_lo8_ldi_neg">fixup_lo8_ldi_neg</dfn>,</td></tr>
<tr><th id="67">67</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="68">68</th><td><i class="doc">  /// with the upper 8 bits of a negated 16-bit value (bits 8-15).</i></td></tr>
<tr><th id="69">69</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hi8_ldi_neg" title='llvm::AVR::fixup_hi8_ldi_neg' data-ref="llvm::AVR::fixup_hi8_ldi_neg" data-ref-filename="llvm..AVR..fixup_hi8_ldi_neg">fixup_hi8_ldi_neg</dfn>,</td></tr>
<tr><th id="70">70</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="71">71</th><td><i class="doc">  /// with the upper 8 bits of a negated negated 24-bit value (bits 16-23).</i></td></tr>
<tr><th id="72">72</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hh8_ldi_neg" title='llvm::AVR::fixup_hh8_ldi_neg' data-ref="llvm::AVR::fixup_hh8_ldi_neg" data-ref-filename="llvm..AVR..fixup_hh8_ldi_neg">fixup_hh8_ldi_neg</dfn>,</td></tr>
<tr><th id="73">73</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="74">74</th><td><i class="doc">  /// with the upper 8 bits of a negated negated 32-bit value (bits 24-31).</i></td></tr>
<tr><th id="75">75</th><td>  <dfn class="enum" id="llvm::AVR::fixup_ms8_ldi_neg" title='llvm::AVR::fixup_ms8_ldi_neg' data-ref="llvm::AVR::fixup_ms8_ldi_neg" data-ref-filename="llvm..AVR..fixup_ms8_ldi_neg">fixup_ms8_ldi_neg</dfn>,</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="78">78</th><td><i class="doc">  /// with the lower 8 bits of a 16-bit program memory address value (bits 0-7).</i></td></tr>
<tr><th id="79">79</th><td>  <dfn class="enum" id="llvm::AVR::fixup_lo8_ldi_pm" title='llvm::AVR::fixup_lo8_ldi_pm' data-ref="llvm::AVR::fixup_lo8_ldi_pm" data-ref-filename="llvm..AVR..fixup_lo8_ldi_pm">fixup_lo8_ldi_pm</dfn>,</td></tr>
<tr><th id="80">80</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="81">81</th><td><i class="doc">  /// with the upper 8 bits of a 16-bit program memory address value (bits</i></td></tr>
<tr><th id="82">82</th><td><i class="doc">  /// 8-15).</i></td></tr>
<tr><th id="83">83</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hi8_ldi_pm" title='llvm::AVR::fixup_hi8_ldi_pm' data-ref="llvm::AVR::fixup_hi8_ldi_pm" data-ref-filename="llvm..AVR..fixup_hi8_ldi_pm">fixup_hi8_ldi_pm</dfn>,</td></tr>
<tr><th id="84">84</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="85">85</th><td><i class="doc">  /// with the upper 8 bits of a 24-bit program memory address value (bits</i></td></tr>
<tr><th id="86">86</th><td><i class="doc">  /// 16-23).</i></td></tr>
<tr><th id="87">87</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hh8_ldi_pm" title='llvm::AVR::fixup_hh8_ldi_pm' data-ref="llvm::AVR::fixup_hh8_ldi_pm" data-ref-filename="llvm..AVR..fixup_hh8_ldi_pm">fixup_hh8_ldi_pm</dfn>,</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">  /// with the lower 8 bits of a negated 16-bit program memory address value</i></td></tr>
<tr><th id="91">91</th><td><i class="doc">  /// (bits 0-7).</i></td></tr>
<tr><th id="92">92</th><td>  <dfn class="enum" id="llvm::AVR::fixup_lo8_ldi_pm_neg" title='llvm::AVR::fixup_lo8_ldi_pm_neg' data-ref="llvm::AVR::fixup_lo8_ldi_pm_neg" data-ref-filename="llvm..AVR..fixup_lo8_ldi_pm_neg">fixup_lo8_ldi_pm_neg</dfn>,</td></tr>
<tr><th id="93">93</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="94">94</th><td><i class="doc">  /// with the upper 8 bits of a negated 16-bit program memory address value</i></td></tr>
<tr><th id="95">95</th><td><i class="doc">  /// (bits 8-15).</i></td></tr>
<tr><th id="96">96</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hi8_ldi_pm_neg" title='llvm::AVR::fixup_hi8_ldi_pm_neg' data-ref="llvm::AVR::fixup_hi8_ldi_pm_neg" data-ref-filename="llvm..AVR..fixup_hi8_ldi_pm_neg">fixup_hi8_ldi_pm_neg</dfn>,</td></tr>
<tr><th id="97">97</th><td>  <i class="doc">/// Replaces the immediate operand of a 16-bit `Rd, K` instruction</i></td></tr>
<tr><th id="98">98</th><td><i class="doc">  /// with the upper 8 bits of a negated 24-bit program memory address value</i></td></tr>
<tr><th id="99">99</th><td><i class="doc">  /// (bits 16-23).</i></td></tr>
<tr><th id="100">100</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hh8_ldi_pm_neg" title='llvm::AVR::fixup_hh8_ldi_pm_neg' data-ref="llvm::AVR::fixup_hh8_ldi_pm_neg" data-ref-filename="llvm..AVR..fixup_hh8_ldi_pm_neg">fixup_hh8_ldi_pm_neg</dfn>,</td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td>  <i class="doc">/// A 22-bit fixup for the target of a `CALL k` or `JMP k` instruction.</i></td></tr>
<tr><th id="103">103</th><td>  <dfn class="enum" id="llvm::AVR::fixup_call" title='llvm::AVR::fixup_call' data-ref="llvm::AVR::fixup_call" data-ref-filename="llvm..AVR..fixup_call">fixup_call</dfn>,</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <dfn class="enum" id="llvm::AVR::fixup_6" title='llvm::AVR::fixup_6' data-ref="llvm::AVR::fixup_6" data-ref-filename="llvm..AVR..fixup_6">fixup_6</dfn>,</td></tr>
<tr><th id="106">106</th><td>  <i class="doc">/// A symbol+addr fixup for the `LDD &lt;x&gt;+&lt;n&gt;, &lt;r&gt;" family of instructions.</i></td></tr>
<tr><th id="107">107</th><td>  <dfn class="enum" id="llvm::AVR::fixup_6_adiw" title='llvm::AVR::fixup_6_adiw' data-ref="llvm::AVR::fixup_6_adiw" data-ref-filename="llvm..AVR..fixup_6_adiw">fixup_6_adiw</dfn>,</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>  <dfn class="enum" id="llvm::AVR::fixup_lo8_ldi_gs" title='llvm::AVR::fixup_lo8_ldi_gs' data-ref="llvm::AVR::fixup_lo8_ldi_gs" data-ref-filename="llvm..AVR..fixup_lo8_ldi_gs">fixup_lo8_ldi_gs</dfn>,</td></tr>
<tr><th id="110">110</th><td>  <dfn class="enum" id="llvm::AVR::fixup_hi8_ldi_gs" title='llvm::AVR::fixup_hi8_ldi_gs' data-ref="llvm::AVR::fixup_hi8_ldi_gs" data-ref-filename="llvm..AVR..fixup_hi8_ldi_gs">fixup_hi8_ldi_gs</dfn>,</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <dfn class="enum" id="llvm::AVR::fixup_8" title='llvm::AVR::fixup_8' data-ref="llvm::AVR::fixup_8" data-ref-filename="llvm..AVR..fixup_8">fixup_8</dfn>,</td></tr>
<tr><th id="113">113</th><td>  <dfn class="enum" id="llvm::AVR::fixup_8_lo8" title='llvm::AVR::fixup_8_lo8' data-ref="llvm::AVR::fixup_8_lo8" data-ref-filename="llvm..AVR..fixup_8_lo8">fixup_8_lo8</dfn>,</td></tr>
<tr><th id="114">114</th><td>  <dfn class="enum" id="llvm::AVR::fixup_8_hi8" title='llvm::AVR::fixup_8_hi8' data-ref="llvm::AVR::fixup_8_hi8" data-ref-filename="llvm..AVR..fixup_8_hi8">fixup_8_hi8</dfn>,</td></tr>
<tr><th id="115">115</th><td>  <dfn class="enum" id="llvm::AVR::fixup_8_hlo8" title='llvm::AVR::fixup_8_hlo8' data-ref="llvm::AVR::fixup_8_hlo8" data-ref-filename="llvm..AVR..fixup_8_hlo8">fixup_8_hlo8</dfn>,</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <dfn class="enum" id="llvm::AVR::fixup_diff8" title='llvm::AVR::fixup_diff8' data-ref="llvm::AVR::fixup_diff8" data-ref-filename="llvm..AVR..fixup_diff8">fixup_diff8</dfn>,</td></tr>
<tr><th id="118">118</th><td>  <dfn class="enum" id="llvm::AVR::fixup_diff16" title='llvm::AVR::fixup_diff16' data-ref="llvm::AVR::fixup_diff16" data-ref-filename="llvm..AVR..fixup_diff16">fixup_diff16</dfn>,</td></tr>
<tr><th id="119">119</th><td>  <dfn class="enum" id="llvm::AVR::fixup_diff32" title='llvm::AVR::fixup_diff32' data-ref="llvm::AVR::fixup_diff32" data-ref-filename="llvm..AVR..fixup_diff32">fixup_diff32</dfn>,</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <dfn class="enum" id="llvm::AVR::fixup_lds_sts_16" title='llvm::AVR::fixup_lds_sts_16' data-ref="llvm::AVR::fixup_lds_sts_16" data-ref-filename="llvm..AVR..fixup_lds_sts_16">fixup_lds_sts_16</dfn>,</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td>  <i class="doc">/// A 6-bit port address.</i></td></tr>
<tr><th id="124">124</th><td>  <dfn class="enum" id="llvm::AVR::fixup_port6" title='llvm::AVR::fixup_port6' data-ref="llvm::AVR::fixup_port6" data-ref-filename="llvm..AVR..fixup_port6">fixup_port6</dfn>,</td></tr>
<tr><th id="125">125</th><td>  <i class="doc">/// A 5-bit port address.</i></td></tr>
<tr><th id="126">126</th><td>  <dfn class="enum" id="llvm::AVR::fixup_port5" title='llvm::AVR::fixup_port5' data-ref="llvm::AVR::fixup_port5" data-ref-filename="llvm..AVR..fixup_port5">fixup_port5</dfn>,</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <i>// Marker</i></td></tr>
<tr><th id="129">129</th><td>  <dfn class="enum" id="llvm::AVR::LastTargetFixupKind" title='llvm::AVR::LastTargetFixupKind' data-ref="llvm::AVR::LastTargetFixupKind" data-ref-filename="llvm..AVR..LastTargetFixupKind">LastTargetFixupKind</dfn>,</td></tr>
<tr><th id="130">130</th><td>  <dfn class="enum" id="llvm::AVR::NumTargetFixupKinds" title='llvm::AVR::NumTargetFixupKinds' data-ref="llvm::AVR::NumTargetFixupKinds" data-ref-filename="llvm..AVR..NumTargetFixupKinds">NumTargetFixupKinds</dfn> = <a class="enum" href="#llvm::AVR::LastTargetFixupKind" title='llvm::AVR::LastTargetFixupKind' data-ref="llvm::AVR::LastTargetFixupKind" data-ref-filename="llvm..AVR..LastTargetFixupKind">LastTargetFixupKind</a> - <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::FirstTargetFixupKind" title='llvm::FirstTargetFixupKind' data-ref="llvm::FirstTargetFixupKind" data-ref-filename="llvm..FirstTargetFixupKind">FirstTargetFixupKind</a></td></tr>
<tr><th id="131">131</th><td>};</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><b>namespace</b> <span class="namespace">fixups</span> {</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i class="doc">/// Adjusts the value of a branch target.</i></td></tr>
<tr><th id="136">136</th><td><i class="doc">/// All branch targets in AVR are rightshifted by 1 to take advantage</i></td></tr>
<tr><th id="137">137</th><td><i class="doc">/// of the fact that all instructions are aligned to addresses of size</i></td></tr>
<tr><th id="138">138</th><td><i class="doc">/// 2, so bit 0 of an address is always 0. This gives us another bit</i></td></tr>
<tr><th id="139">139</th><td><i class="doc">/// of precision.</i></td></tr>
<tr><th id="140">140</th><td><i class="doc">/// <span class="command">\param</span> [in,out] <span class="arg">val</span> The target to adjust.</i></td></tr>
<tr><th id="141">141</th><td><b>template</b> &lt;<b>typename</b> T&gt; <b>inline</b> <em>void</em> <dfn class="decl def fn" id="_ZN4llvm3AVR6fixups18adjustBranchTargetERT_" title='llvm::AVR::fixups::adjustBranchTarget' data-ref="_ZN4llvm3AVR6fixups18adjustBranchTargetERT_" data-ref-filename="_ZN4llvm3AVR6fixups18adjustBranchTargetERT_">adjustBranchTarget</dfn>(T &amp;<dfn class="local col1 decl" id="1val" title='val' data-type='T &amp;' data-ref="1val" data-ref-filename="1val">val</dfn>) { <a class="local col1 ref" href="#1val" title='val' data-ref="1val" data-ref-filename="1val">val</a> &gt;&gt;= <var>1</var>; }</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td>} <i>// end of namespace fixups</i></td></tr>
<tr><th id="144">144</th><td>}</td></tr>
<tr><th id="145">145</th><td>} <i>// end of namespace llvm::AVR</i></td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_AVR_FIXUP_KINDS_H</u></td></tr>
<tr><th id="148">148</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../AVRMCInstLower.cpp.html'>llvm/llvm/lib/Target/AVR/AVRMCInstLower.cpp</a><br/>Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>