set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CEFA9F23C8
set_global_assignment -name TOP_LEVEL_ENTITY top
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 20.1.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "18:32:44  JULY 05, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "20.1.1 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_timing
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_symbol
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_signal_integrity
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_board_design_boundary_scan
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85


set_global_assignment -name SEARCH_PATH "lib/hardware/hdl"
set_global_assignment -name SEARCH_PATH "lib/hardware/sim/alpha"
set_global_assignment -name SEARCH_PATH "lib/hardware/csrc"
set_global_assignment -name SEARCH_PATH "lib/hardware/hdl/top/sim"
set_global_assignment -name SEARCH_PATH "lib/hardware/hdl/ip-library/common"


set_global_assignment -name VERILOG_FILE hdl/top.v
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/top/sim/tb_blade_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/ip-library/interfaces/cmd_interface/hdl/intf_cmd.sv
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/ip-library/interfaces/cmd_interface/hdl/cmd_master_example.sv
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/ip-library/interfaces/cmd_interface/hdl/cmd_slave_example.sv
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/top/blade/hdl/blade_top.sv
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/ip-library/common/core_top.sv
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/common/vex_machine_top.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/common/vex_machine_top_gutted.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/common/vex_machine_top_d_engine.v
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/ip-library/common/core_reset.sv
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/ip-library/common/cmd_cdc.sv
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/eb2a/eb2a_ctrl.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/eb2a/eb2a_data.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/eb2a/eb2a.v
set_global_assignment -name SYSTEMVERILOG_FILE   lib/hardware/hdl/ip-library/demapper/demapper.sv
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/riscv/hdl/generated/XbbRiscv.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/k15_op.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/round_sat_dat_1_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/bs_dat_2_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/cfg_ctrl.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/cfg_dat.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/defunnel_ctrl_3_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/defunnel_dat_3_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/eb15_ctrl.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/eb17_ctrl.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/eb_fifo_ctrl.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/funnel_ctrl_2_2.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/funnel_dat_2_2.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/p_decode_dat_1_2.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/p_decode_ctrl_1_2.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/ka_decode_dat_1_3.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/ka_decode_ctrl_1_3.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/perm_full_addr_dat_1_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/perm_full_data_dat_2_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/perm_addr_dat_1_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/perm_addr_slice.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/perm_data_dat_2_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/perm_data_slice.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/inmux_ctrl_4_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/inmux_dat_4_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/iperm_ctrl_2_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/iperm_dat_2_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/kap_ctrl_ctrl_1_5.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/kap_ctrl_dat_1_5.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/memory_slice.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/operm_ctrl_2_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/operm_dat_2_1.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/oumux_ctrl_2_5.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/oumux_dat_2_5.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/permutator_slice.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/piston.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/vector_ctrl_17_2.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/vector_dat_17_2.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/vector_slice.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/vmem_ctrl_6_5.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/piston/hdl/vmem_dat_6_5.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/scalar_memory.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/slicer.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/dma/dma_in.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/dma/dma_out.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/dma/dma_in_dummy.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/nco/nco_gen.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/nco/nco.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/q_engine.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/q-engine/hdl/ring_bus/ring_bus.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/fwft_fifos/sc_fifo/hdl/fwft_sc_fifo.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/fwft_fifos/sc_fifo/hdl/generic_dpram.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/ip-library/fwft_fifos/sc_fifo/hdl/generic_fifo_sc_a.v
set_global_assignment -name VERILOG_FILE         lib/hardware/hdl/datapath/hdl/muladdsub.v







set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
