Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Nov 21 11:55:30 2024
| Host         : DESKTOP-UE4BBH7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_rc_car_timing_summary_routed.rpt -pb top_rc_car_timing_summary_routed.pb -rpx top_rc_car_timing_summary_routed.rpx -warn_on_violation
| Design       : top_rc_car
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     139         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (143)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (280)
5. checking no_input_delay (7)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (143)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: track_sensor_left (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: track_sensor_right (HIGH)

 There are 139 register/latch pins with no clock driven by root clock pin: uart_inst/MYUART/URX/FSM_onehot_state_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (280)
--------------------------------------------------
 There are 280 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     68.456        0.000                      0                 1287        0.117        0.000                      0                 1287       41.160        0.000                       0                  1007  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        68.456        0.000                      0                 1287        0.117        0.000                      0                 1287       41.160        0.000                       0                  1007  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       68.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             68.456ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 1.936ns (13.235%)  route 12.692ns (86.765%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    19.708    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[10]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y56         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[10]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                 68.456    

Slack (MET) :             68.456ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 1.936ns (13.235%)  route 12.692ns (86.765%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    19.708    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[11]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y56         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[11]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                 68.456    

Slack (MET) :             68.456ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 1.936ns (13.235%)  route 12.692ns (86.765%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    19.708    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[12]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y56         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[12]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                 68.456    

Slack (MET) :             68.456ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 1.936ns (13.235%)  route 12.692ns (86.765%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    19.708    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[13]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y56         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[13]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                 68.456    

Slack (MET) :             68.456ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 1.936ns (13.235%)  route 12.692ns (86.765%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    19.708    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[14]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y56         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[14]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                 68.456    

Slack (MET) :             68.456ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 1.936ns (13.235%)  route 12.692ns (86.765%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    19.708    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[15]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y56         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[15]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.708    
  -------------------------------------------------------------------
                         slack                                 68.456    

Slack (MET) :             68.596ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.488ns  (logic 1.936ns (13.362%)  route 12.552ns (86.638%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.517    19.568    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[6]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y55         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[6]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 68.596    

Slack (MET) :             68.596ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.488ns  (logic 1.936ns (13.362%)  route 12.552ns (86.638%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.517    19.568    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[7]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y55         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[7]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 68.596    

Slack (MET) :             68.596ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.488ns  (logic 1.936ns (13.362%)  route 12.552ns (86.638%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.517    19.568    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[8]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y55         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[8]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 68.596    

Slack (MET) :             68.596ns  (required time - arrival time)
  Source:                 music_inst/current_note_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            music_inst/current_note_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.488ns  (logic 1.936ns (13.362%)  route 12.552ns (86.638%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 88.111 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    music_inst/clk_IBUF_BUFG
    SLICE_X32Y52         FDCE                                         r  music_inst/current_note_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  music_inst/current_note_reg[0]_rep__1/Q
                         net (fo=116, routed)         6.103    11.700    uart_inst/tone_counter[15]_i_118_0
    SLICE_X21Y49         LUT4 (Prop_lut4_I1_O)        0.124    11.824 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701    13.526    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124    13.650 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351    14.001    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124    14.125 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455    14.580    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124    14.704 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282    14.986    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124    15.110 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    16.837    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    16.961 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    17.461    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    18.011 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    18.927    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    19.051 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.517    19.568    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434    88.111    music_inst/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[9]/C
                         clock pessimism              0.257    88.369    
                         clock uncertainty           -0.035    88.333    
    SLICE_X30Y55         FDCE (Setup_fdce_C_CE)      -0.169    88.164    music_inst/current_note_reg[9]
  -------------------------------------------------------------------
                         required time                         88.164    
                         arrival time                         -19.568    
  -------------------------------------------------------------------
                         slack                                 68.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 uart_inst/MYUART/UTX/BAUD0/divcounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/MYUART/UTX/BAUD0/divcounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.554     1.444    uart_inst/MYUART/UTX/BAUD0/clk_IBUF_BUFG
    SLICE_X19Y32         FDRE                                         r  uart_inst/MYUART/UTX/BAUD0/divcounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  uart_inst/MYUART/UTX/BAUD0/divcounter_reg[1]/Q
                         net (fo=7, routed)           0.065     1.650    uart_inst/MYUART/UTX/BAUD0/divcounter_reg_n_0_[1]
    SLICE_X18Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.695 r  uart_inst/MYUART/UTX/BAUD0/divcounter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.695    uart_inst/MYUART/UTX/BAUD0/divcounter[4]_i_1_n_0
    SLICE_X18Y32         FDRE                                         r  uart_inst/MYUART/UTX/BAUD0/divcounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.823     1.957    uart_inst/MYUART/UTX/BAUD0/clk_IBUF_BUFG
    SLICE_X18Y32         FDRE                                         r  uart_inst/MYUART/UTX/BAUD0/divcounter_reg[4]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X18Y32         FDRE (Hold_fdre_C_D)         0.121     1.578    uart_inst/MYUART/UTX/BAUD0/divcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 uart_inst/MYUART/UTX/shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/MYUART/UTX/tx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.551     1.441    uart_inst/MYUART/UTX/clk_IBUF_BUFG
    SLICE_X18Y29         FDRE                                         r  uart_inst/MYUART/UTX/shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  uart_inst/MYUART/UTX/shifter_reg[0]/Q
                         net (fo=2, routed)           0.067     1.672    uart_inst/MYUART/UTX/shifter_reg_n_0_[0]
    SLICE_X18Y29         FDRE                                         r  uart_inst/MYUART/UTX/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.820     1.954    uart_inst/MYUART/UTX/clk_IBUF_BUFG
    SLICE_X18Y29         FDRE                                         r  uart_inst/MYUART/UTX/tx_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X18Y29         FDRE (Hold_fdre_C_D)         0.060     1.501    uart_inst/MYUART/UTX/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.672    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 uart_inst/buffer_tmp_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_tmp_reg[88]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.329%)  route 0.099ns (34.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.558     1.448    uart_inst/clk_IBUF_BUFG
    SLICE_X25Y32         FDCE                                         r  uart_inst/buffer_tmp_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y32         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  uart_inst/buffer_tmp_reg[80]/Q
                         net (fo=1, routed)           0.099     1.688    uart_inst/buffer_tmp[80]
    SLICE_X24Y32         LUT3 (Prop_lut3_I0_O)        0.045     1.733 r  uart_inst/buffer_tmp[88]_i_1/O
                         net (fo=1, routed)           0.000     1.733    uart_inst/buffer_tmp[88]_i_1_n_0
    SLICE_X24Y32         FDCE                                         r  uart_inst/buffer_tmp_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.826     1.960    uart_inst/clk_IBUF_BUFG
    SLICE_X24Y32         FDCE                                         r  uart_inst/buffer_tmp_reg[88]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X24Y32         FDCE (Hold_fdce_C_D)         0.092     1.553    uart_inst/buffer_tmp_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_inst/buffer_tmp_reg[110]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_tmp_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.459%)  route 0.132ns (41.541%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.558     1.448    uart_inst/clk_IBUF_BUFG
    SLICE_X21Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  uart_inst/buffer_tmp_reg[110]/Q
                         net (fo=1, routed)           0.132     1.721    uart_inst/buffer_tmp[110]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.766 r  uart_inst/buffer_tmp[118]_i_1/O
                         net (fo=1, routed)           0.000     1.766    uart_inst/buffer_tmp[118]_i_1_n_0
    SLICE_X22Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.827     1.961    uart_inst/clk_IBUF_BUFG
    SLICE_X22Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[118]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X22Y36         FDCE (Hold_fdce_C_D)         0.120     1.583    uart_inst/buffer_tmp_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 uart_inst/buffer_tmp_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_tmp_reg[46]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.055%)  route 0.140ns (42.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.558     1.448    uart_inst/clk_IBUF_BUFG
    SLICE_X20Y35         FDCE                                         r  uart_inst/buffer_tmp_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y35         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  uart_inst/buffer_tmp_reg[38]/Q
                         net (fo=1, routed)           0.140     1.729    uart_inst/buffer_tmp[38]
    SLICE_X22Y36         LUT3 (Prop_lut3_I0_O)        0.045     1.774 r  uart_inst/buffer_tmp[46]_i_1/O
                         net (fo=1, routed)           0.000     1.774    uart_inst/buffer_tmp[46]_i_1_n_0
    SLICE_X22Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.827     1.961    uart_inst/clk_IBUF_BUFG
    SLICE_X22Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[46]/C
                         clock pessimism             -0.498     1.463    
    SLICE_X22Y36         FDCE (Hold_fdce_C_D)         0.121     1.584    uart_inst/buffer_tmp_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_inst/buffer_tmp_reg[93]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_tmp_reg[101]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.560     1.450    uart_inst/clk_IBUF_BUFG
    SLICE_X27Y35         FDCE                                         r  uart_inst/buffer_tmp_reg[93]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  uart_inst/buffer_tmp_reg[93]/Q
                         net (fo=1, routed)           0.085     1.663    uart_inst/buffer_tmp[93]
    SLICE_X27Y35         LUT3 (Prop_lut3_I0_O)        0.101     1.764 r  uart_inst/buffer_tmp[101]_i_1/O
                         net (fo=1, routed)           0.000     1.764    uart_inst/buffer_tmp[101]_i_1_n_0
    SLICE_X27Y35         FDCE                                         r  uart_inst/buffer_tmp_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.829     1.963    uart_inst/clk_IBUF_BUFG
    SLICE_X27Y35         FDCE                                         r  uart_inst/buffer_tmp_reg[101]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.107     1.557    uart_inst/buffer_tmp_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uart_inst/buffer_tmp_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_tmp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.555     1.445    uart_inst/clk_IBUF_BUFG
    SLICE_X21Y31         FDCE                                         r  uart_inst/buffer_tmp_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDCE (Prop_fdce_C_Q)         0.128     1.573 r  uart_inst/buffer_tmp_reg[9]/Q
                         net (fo=1, routed)           0.085     1.658    uart_inst/buffer_tmp[9]
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.101     1.759 r  uart_inst/buffer_tmp[17]_i_1/O
                         net (fo=1, routed)           0.000     1.759    uart_inst/buffer_tmp[17]_i_1_n_0
    SLICE_X21Y31         FDCE                                         r  uart_inst/buffer_tmp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.823     1.957    uart_inst/clk_IBUF_BUFG
    SLICE_X21Y31         FDCE                                         r  uart_inst/buffer_tmp_reg[17]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X21Y31         FDCE (Hold_fdce_C_D)         0.107     1.552    uart_inst/buffer_tmp_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uart_inst/tx_data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/MYUART/UTX/data_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/clk_IBUF_BUFG
    SLICE_X21Y33         FDCE                                         r  uart_inst/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDCE (Prop_fdce_C_Q)         0.128     1.575 r  uart_inst/tx_data_reg[7]/Q
                         net (fo=1, routed)           0.117     1.691    uart_inst/MYUART/UTX/data_r_reg[7]_0[7]
    SLICE_X21Y32         FDRE                                         r  uart_inst/MYUART/UTX/data_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.824     1.958    uart_inst/MYUART/UTX/clk_IBUF_BUFG
    SLICE_X21Y32         FDRE                                         r  uart_inst/MYUART/UTX/data_r_reg[7]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.024     1.484    uart_inst/MYUART/UTX/data_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_inst/MYUART/URX/raw_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/MYUART/URX/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X12Y32         FDRE                                         r  uart_inst/MYUART/URX/raw_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  uart_inst/MYUART/URX/raw_data_reg[1]/Q
                         net (fo=1, routed)           0.105     1.716    uart_inst/MYUART/URX/raw_data[1]
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.824     1.958    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[0]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.046     1.506    uart_inst/MYUART/URX/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 uart_inst/buffer_tmp_reg[85]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_tmp_reg[93]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.560     1.450    uart_inst/clk_IBUF_BUFG
    SLICE_X27Y35         FDCE                                         r  uart_inst/buffer_tmp_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDCE (Prop_fdce_C_Q)         0.128     1.578 r  uart_inst/buffer_tmp_reg[85]/Q
                         net (fo=1, routed)           0.086     1.663    uart_inst/buffer_tmp[85]
    SLICE_X27Y35         LUT3 (Prop_lut3_I0_O)        0.104     1.767 r  uart_inst/buffer_tmp[93]_i_1/O
                         net (fo=1, routed)           0.000     1.767    uart_inst/buffer_tmp[93]_i_1_n_0
    SLICE_X27Y35         FDCE                                         r  uart_inst/buffer_tmp_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.829     1.963    uart_inst/clk_IBUF_BUFG
    SLICE_X27Y35         FDCE                                         r  uart_inst/buffer_tmp_reg[93]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X27Y35         FDCE (Hold_fdce_C_D)         0.107     1.557    uart_inst/buffer_tmp_reg[93]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y31   drive_inst/debounce_timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y33   drive_inst/debounce_timer_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y33   drive_inst/debounce_timer_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y34   drive_inst/debounce_timer_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y34   drive_inst/debounce_timer_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y34   drive_inst/debounce_timer_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y34   drive_inst/debounce_timer_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y35   drive_inst/debounce_timer_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.330      82.330     SLICE_X14Y35   drive_inst/debounce_timer_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y31   drive_inst/debounce_timer_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y31   drive_inst/debounce_timer_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y33   drive_inst/debounce_timer_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y33   drive_inst/debounce_timer_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y33   drive_inst/debounce_timer_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y33   drive_inst/debounce_timer_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y34   drive_inst/debounce_timer_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y34   drive_inst/debounce_timer_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y34   drive_inst/debounce_timer_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.670      41.170     SLICE_X14Y34   drive_inst/debounce_timer_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y31   drive_inst/debounce_timer_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y31   drive_inst/debounce_timer_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y33   drive_inst/debounce_timer_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y33   drive_inst/debounce_timer_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y33   drive_inst/debounce_timer_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y33   drive_inst/debounce_timer_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y34   drive_inst/debounce_timer_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y34   drive_inst/debounce_timer_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y34   drive_inst/debounce_timer_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.660      41.160     SLICE_X14Y34   drive_inst/debounce_timer_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           272 Endpoints
Min Delay           272 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            drive_inst/last_right_sensor_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.790ns  (logic 1.588ns (27.420%)  route 4.202ns (72.580%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         3.665     5.128    drive_inst/rst_IBUF
    SLICE_X15Y38         LUT2 (Prop_lut2_I0_O)        0.124     5.252 f  drive_inst/last_right_sensor_reg_LDC_i_2/O
                         net (fo=2, routed)           0.538     5.790    drive_inst/last_right_sensor_reg_LDC_i_2_n_0
    SLICE_X15Y38         LDCE                                         f  drive_inst/last_right_sensor_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 1.464ns (26.240%)  route 4.114ns (73.760%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.114     5.578    uart_inst/rst_IBUF
    SLICE_X16Y31         FDCE                                         f  uart_inst/buffer_read_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[1]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.578ns  (logic 1.464ns (26.240%)  route 4.114ns (73.760%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.114     5.578    uart_inst/rst_IBUF
    SLICE_X16Y31         FDPE                                         f  uart_inst/buffer_read_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.464ns (26.342%)  route 4.092ns (73.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.092     5.556    uart_inst/rst_IBUF
    SLICE_X22Y31         FDCE                                         f  uart_inst/buffer_read_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[13]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.464ns (26.342%)  route 4.092ns (73.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.092     5.556    uart_inst/rst_IBUF
    SLICE_X22Y31         FDPE                                         f  uart_inst/buffer_read_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[16]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.464ns (26.342%)  route 4.092ns (73.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.092     5.556    uart_inst/rst_IBUF
    SLICE_X22Y31         FDCE                                         f  uart_inst/buffer_read_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.464ns (26.342%)  route 4.092ns (73.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.092     5.556    uart_inst/rst_IBUF
    SLICE_X22Y31         FDCE                                         f  uart_inst/buffer_read_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[32]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.464ns (26.342%)  route 4.092ns (73.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.092     5.556    uart_inst/rst_IBUF
    SLICE_X22Y31         FDCE                                         f  uart_inst/buffer_read_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[40]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.464ns (26.342%)  route 4.092ns (73.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.092     5.556    uart_inst/rst_IBUF
    SLICE_X22Y31         FDCE                                         f  uart_inst/buffer_read_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            uart_inst/buffer_read_reg[48]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.556ns  (logic 1.464ns (26.342%)  route 4.092ns (73.658%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    D2                   IBUF (Prop_ibuf_I_O)         1.464     1.464 f  rst_IBUF_inst/O
                         net (fo=459, routed)         4.092     5.556    uart_inst/rst_IBUF
    SLICE_X22Y31         FDCE                                         f  uart_inst/buffer_read_reg[48]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[15]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_read_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.141ns (57.075%)  route 0.106ns (42.925%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[15]/C
    SLICE_X21Y35         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[15]/Q
                         net (fo=2, routed)           0.106     0.247    uart_inst/buffer_read_reg_n_0_[15]
    SLICE_X23Y35         FDPE                                         r  uart_inst/buffer_read_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_read_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.804%)  route 0.119ns (48.196%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y31         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[8]/C
    SLICE_X20Y31         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_inst/buffer_read_reg[8]/Q
                         net (fo=2, routed)           0.119     0.247    uart_inst/buffer_read_reg_n_0_[8]
    SLICE_X22Y31         FDCE                                         r  uart_inst/buffer_read_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[38]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_read_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.608%)  route 0.120ns (48.392%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[38]/C
    SLICE_X21Y35         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  uart_inst/buffer_read_reg[38]/Q
                         net (fo=2, routed)           0.120     0.248    uart_inst/buffer_read_reg_n_0_[38]
    SLICE_X23Y35         FDCE                                         r  uart_inst/buffer_read_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[7]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_read_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.128ns (50.979%)  route 0.123ns (49.021%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[7]/C
    SLICE_X21Y35         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  uart_inst/buffer_read_reg[7]/Q
                         net (fo=2, routed)           0.123     0.251    uart_inst/buffer_read_reg_n_0_[7]
    SLICE_X21Y35         FDPE                                         r  uart_inst/buffer_read_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[53]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_read_reg[61]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.943%)  route 0.111ns (44.057%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y31         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[53]/C
    SLICE_X27Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[53]/Q
                         net (fo=2, routed)           0.111     0.252    uart_inst/buffer_read_reg_n_0_[53]
    SLICE_X29Y32         FDPE                                         r  uart_inst/buffer_read_reg[61]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[104]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_read_reg[112]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[104]/C
    SLICE_X25Y33         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[104]/Q
                         net (fo=2, routed)           0.112     0.253    uart_inst/buffer_read_reg_n_0_[104]
    SLICE_X25Y34         FDCE                                         r  uart_inst/buffer_read_reg[112]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[25]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_read_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[25]/C
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[25]/Q
                         net (fo=2, routed)           0.115     0.256    uart_inst/buffer_read_reg_n_0_[25]
    SLICE_X23Y32         FDPE                                         r  uart_inst/buffer_read_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[39]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_read_reg[47]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.853%)  route 0.116ns (45.147%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[39]/C
    SLICE_X23Y35         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[39]/Q
                         net (fo=2, routed)           0.116     0.257    uart_inst/buffer_read_reg_n_0_[39]
    SLICE_X23Y36         FDPE                                         r  uart_inst/buffer_read_reg[47]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[60]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_read_reg[68]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.722%)  route 0.113ns (43.278%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[60]/C
    SLICE_X26Y31         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  uart_inst/buffer_read_reg[60]/Q
                         net (fo=2, routed)           0.113     0.261    uart_inst/buffer_read_reg_n_0_[60]
    SLICE_X29Y32         FDCE                                         r  uart_inst/buffer_read_reg[68]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[71]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_read_reg[79]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.640%)  route 0.135ns (51.360%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[71]/C
    SLICE_X23Y36         FDPE (Prop_fdpe_C_Q)         0.128     0.128 r  uart_inst/buffer_read_reg[71]/Q
                         net (fo=2, routed)           0.135     0.263    uart_inst/buffer_read_reg_n_0_[71]
    SLICE_X23Y36         FDPE                                         r  uart_inst/buffer_read_reg[79]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_inst/pwm_right_a_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_right_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 4.154ns (55.789%)  route 3.292ns (44.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.555     5.082    pwm_inst/clk_IBUF_BUFG
    SLICE_X18Y34         FDCE                                         r  pwm_inst/pwm_right_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDCE (Prop_fdce_C_Q)         0.478     5.560 r  pwm_inst/pwm_right_a_reg/Q
                         net (fo=1, routed)           3.292     8.852    pwm_right_a_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.676    12.529 r  pwm_right_a_OBUF_inst/O
                         net (fo=0)                   0.000    12.529    pwm_right_a
    M2                                                                r  pwm_right_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive_inst/led_right_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led_right
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 4.024ns (55.048%)  route 3.286ns (44.952%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.557     5.084    drive_inst/clk_IBUF_BUFG
    SLICE_X18Y35         FDCE                                         r  drive_inst/led_right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDCE (Prop_fdce_C_Q)         0.518     5.602 r  drive_inst/led_right_reg/Q
                         net (fo=1, routed)           3.286     8.888    led_right_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.506    12.394 r  led_right_OBUF_inst/O
                         net (fo=0)                   0.000    12.394    led_right
    N1                                                                r  led_right (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/pwm_left_b_reg_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_left_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.179ns  (logic 3.975ns (55.370%)  route 3.204ns (44.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.554     5.081    pwm_inst/clk_IBUF_BUFG
    SLICE_X16Y33         FDCE                                         r  pwm_inst/pwm_left_b_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  pwm_inst/pwm_left_b_reg_lopt_replica/Q
                         net (fo=1, routed)           3.204     8.741    lopt
    M4                   OBUF (Prop_obuf_I_O)         3.519    12.260 r  pwm_left_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.260    pwm_left_b
    M4                                                                r  pwm_left_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/pwm_left_b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_right_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.062ns  (logic 3.968ns (56.189%)  route 3.094ns (43.811%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.554     5.081    pwm_inst/clk_IBUF_BUFG
    SLICE_X16Y33         FDCE                                         r  pwm_inst/pwm_left_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  pwm_inst/pwm_left_b_reg/Q
                         net (fo=1, routed)           3.094     8.631    pwm_right_b_OBUF
    P3                   OBUF (Prop_obuf_I_O)         3.512    12.143 r  pwm_right_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.143    pwm_right_b
    P3                                                                r  pwm_right_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_inst/pwm_left_a_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pwm_left_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.009ns  (logic 3.966ns (56.577%)  route 3.044ns (43.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.554     5.081    pwm_inst/clk_IBUF_BUFG
    SLICE_X16Y33         FDCE                                         r  pwm_inst/pwm_left_a_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDCE (Prop_fdce_C_Q)         0.456     5.537 r  pwm_inst/pwm_left_a_reg/Q
                         net (fo=1, routed)           3.044     8.581    pwm_left_a_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.510    12.090 r  pwm_left_a_OBUF_inst/O
                         net (fo=0)                   0.000    12.090    pwm_left_a
    L1                                                                r  pwm_left_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/UTX/tx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.174ns (62.040%)  route 2.554ns (37.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.549     5.076    uart_inst/MYUART/UTX/clk_IBUF_BUFG
    SLICE_X18Y29         FDRE                                         r  uart_inst/MYUART/UTX/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDRE (Prop_fdre_C_Q)         0.478     5.554 r  uart_inst/MYUART/UTX/tx_reg/Q
                         net (fo=1, routed)           2.554     8.108    tx_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.696    11.804 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.804    tx
    N14                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drive_inst/led_left_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led_left
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.992ns (59.563%)  route 2.710ns (40.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.558     5.085    drive_inst/clk_IBUF_BUFG
    SLICE_X17Y37         FDCE                                         r  drive_inst/led_left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y37         FDCE (Prop_fdce_C_Q)         0.456     5.541 r  drive_inst/led_left_reg/Q
                         net (fo=1, routed)           2.710     8.251    led_left_OBUF
    C1                   OBUF (Prop_obuf_I_O)         3.536    11.787 r  led_left_OBUF_inst/O
                         net (fo=0)                   0.000    11.787    led_left
    C1                                                                r  led_left (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music_inst/buzzer_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.371ns  (logic 4.051ns (63.579%)  route 2.320ns (36.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.567     5.094    music_inst/clk_IBUF_BUFG
    SLICE_X26Y45         FDCE                                         r  music_inst/buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDCE (Prop_fdce_C_Q)         0.518     5.612 r  music_inst/buzzer_reg/Q
                         net (fo=2, routed)           2.320     7.932    buzzer_OBUF
    A4                   OBUF (Prop_obuf_I_O)         3.533    11.465 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    11.465    buzzer
    A4                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fire_inst/led_front_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led_front
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.648ns  (logic 3.976ns (70.398%)  route 1.672ns (29.602%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.619     5.146    fire_inst/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  fire_inst/led_front_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.456     5.602 r  fire_inst/led_front_reg/Q
                         net (fo=1, routed)           1.672     7.274    led_front_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.520    10.794 r  led_front_OBUF_inst/O
                         net (fo=0)                   0.000    10.794    led_front
    M14                                                               r  led_front (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.471ns  (logic 0.518ns (35.202%)  route 0.953ns (64.798%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.553     5.080    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  uart_inst/MYUART/URX/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  uart_inst/MYUART/URX/data_reg[7]/Q
                         net (fo=1, routed)           0.953     6.551    uart_inst/data[7]
    SLICE_X21Y35         FDPE                                         r  uart_inst/buffer_read_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  uart_inst/MYUART/URX/data_reg[4]/Q
                         net (fo=1, routed)           0.114     1.688    uart_inst/data[4]
    SLICE_X12Y31         FDCE                                         r  uart_inst/buffer_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart_inst/MYUART/URX/data_reg[3]/Q
                         net (fo=1, routed)           0.166     1.754    uart_inst/data[3]
    SLICE_X12Y31         FDPE                                         r  uart_inst/buffer_read_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.141ns (40.821%)  route 0.204ns (59.179%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart_inst/MYUART/URX/data_reg[2]/Q
                         net (fo=1, routed)           0.204     1.792    uart_inst/data[2]
    SLICE_X12Y31         FDCE                                         r  uart_inst/buffer_read_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.426ns  (logic 0.141ns (33.110%)  route 0.285ns (66.890%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart_inst/MYUART/URX/data_reg[1]/Q
                         net (fo=1, routed)           0.285     1.873    uart_inst/data[1]
    SLICE_X16Y31         FDPE                                         r  uart_inst/buffer_read_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.141ns (32.661%)  route 0.291ns (67.339%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart_inst/MYUART/URX/data_reg[0]/Q
                         net (fo=1, routed)           0.291     1.879    uart_inst/data[0]
    SLICE_X16Y31         FDCE                                         r  uart_inst/buffer_read_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.128ns (26.843%)  route 0.349ns (73.157%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  uart_inst/MYUART/URX/data_reg[5]/Q
                         net (fo=1, routed)           0.349     1.924    uart_inst/data[5]
    SLICE_X16Y32         FDPE                                         r  uart_inst/buffer_read_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.128ns (22.933%)  route 0.430ns (77.067%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.557     1.447    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X13Y32         FDRE                                         r  uart_inst/MYUART/URX/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.128     1.575 r  uart_inst/MYUART/URX/data_reg[6]/Q
                         net (fo=1, routed)           0.430     2.005    uart_inst/data[6]
    SLICE_X21Y35         FDCE                                         r  uart_inst/buffer_read_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/MYUART/URX/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_inst/buffer_read_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.164ns (28.498%)  route 0.411ns (71.502%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.558     1.448    uart_inst/MYUART/URX/clk_IBUF_BUFG
    SLICE_X12Y33         FDRE                                         r  uart_inst/MYUART/URX/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y33         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  uart_inst/MYUART/URX/data_reg[7]/Q
                         net (fo=1, routed)           0.411     2.023    uart_inst/data[7]
    SLICE_X21Y35         FDPE                                         r  uart_inst/buffer_read_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fire_inst/led_front_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led_front
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.362ns (80.834%)  route 0.323ns (19.166%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.584     1.474    fire_inst/clk_IBUF_BUFG
    SLICE_X0Y31          FDCE                                         r  fire_inst/led_front_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  fire_inst/led_front_reg/Q
                         net (fo=1, routed)           0.323     1.938    led_front_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.221     3.159 r  led_front_OBUF_inst/O
                         net (fo=0)                   0.000     3.159    led_front
    M14                                                               r  led_front (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 music_inst/buzzer_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.039ns  (logic 1.397ns (68.543%)  route 0.641ns (31.457%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.564     1.454    music_inst/clk_IBUF_BUFG
    SLICE_X26Y45         FDCE                                         r  music_inst/buzzer_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDCE (Prop_fdce_C_Q)         0.164     1.618 r  music_inst/buzzer_reg/Q
                         net (fo=2, routed)           0.641     2.259    buzzer_OBUF
    A4                   OBUF (Prop_obuf_I_O)         1.233     3.493 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000     3.493    buzzer
    A4                                                                r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          2352 Endpoints
Min Delay          2352 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.529ns  (logic 2.234ns (15.376%)  route 12.295ns (84.624%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    14.529    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[10]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.529ns  (logic 2.234ns (15.376%)  route 12.295ns (84.624%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    14.529    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[11]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.529ns  (logic 2.234ns (15.376%)  route 12.295ns (84.624%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    14.529    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[12]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.529ns  (logic 2.234ns (15.376%)  route 12.295ns (84.624%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    14.529    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[13]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.529ns  (logic 2.234ns (15.376%)  route 12.295ns (84.624%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    14.529    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[14]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.529ns  (logic 2.234ns (15.376%)  route 12.295ns (84.624%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.656    14.529    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y56         FDCE                                         r  music_inst/current_note_reg[15]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/note_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.525ns  (logic 2.262ns (15.573%)  route 12.263ns (84.427%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 r  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          1.541    14.373    music_inst/current_note1
    SLICE_X28Y43         LUT3 (Prop_lut3_I1_O)        0.152    14.525 r  music_inst/note_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    14.525    music_inst/note_counter[3]_i_1_n_0
    SLICE_X28Y43         FDCE                                         r  music_inst/note_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.448     4.796    music_inst/clk_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  music_inst/note_counter_reg[3]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/note_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.497ns  (logic 2.234ns (15.410%)  route 12.263ns (84.590%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 r  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          1.541    14.373    music_inst/current_note1
    SLICE_X28Y43         LUT3 (Prop_lut3_I1_O)        0.124    14.497 r  music_inst/note_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    14.497    music_inst/note_counter[2]_i_1_n_0
    SLICE_X28Y43         FDCE                                         r  music_inst/note_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.448     4.796    music_inst/clk_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  music_inst/note_counter_reg[2]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.389ns  (logic 2.234ns (15.526%)  route 12.155ns (84.474%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.517    14.389    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[6]/C

Slack:                    inf
  Source:                 uart_inst/store_value_reg[0]_rep/C
                            (rising edge-triggered cell FDPE)
  Destination:            music_inst/current_note_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.389ns  (logic 2.234ns (15.526%)  route 12.155ns (84.474%))
  Logic Levels:           10  (CARRY4=1 FDPE=1 LUT2=2 LUT4=1 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDPE                         0.000     0.000 r  uart_inst/store_value_reg[0]_rep/C
    SLICE_X17Y38         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  uart_inst/store_value_reg[0]_rep/Q
                         net (fo=96, routed)          2.608     3.064    uart_inst/store_value_reg[0]_rep_0
    SLICE_X20Y37         LUT2 (Prop_lut2_I0_O)        0.152     3.216 r  uart_inst/selected_durations[8][21]_i_3/O
                         net (fo=114, routed)         3.097     6.313    uart_inst/store_value_reg[0]_rep_5
    SLICE_X21Y49         LUT4 (Prop_lut4_I3_O)        0.332     6.645 r  uart_inst/current_note[15]_i_234/O
                         net (fo=5, routed)           1.701     8.347    uart_inst/current_note_reg[0]_rep__1
    SLICE_X15Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.471 r  uart_inst/current_note[15]_i_251/O
                         net (fo=1, routed)           0.351     8.822    music_inst/current_note[15]_i_68_2
    SLICE_X14Y46         LUT6 (Prop_lut6_I1_O)        0.124     8.946 r  music_inst/current_note[15]_i_162/O
                         net (fo=1, routed)           0.455     9.401    music_inst/current_note[15]_i_162_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I5_O)        0.124     9.525 r  music_inst/current_note[15]_i_68/O
                         net (fo=1, routed)           0.282     9.807    music_inst/current_note[15]_i_68_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.931 r  music_inst/current_note[15]_i_29/O
                         net (fo=2, routed)           1.727    11.658    music_inst/current_note[15]_i_29_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I0_O)        0.124    11.782 r  music_inst/current_note[15]_i_9/O
                         net (fo=1, routed)           0.501    12.283    music_inst/current_note[15]_i_9_n_0
    SLICE_X28Y46         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    12.833 f  music_inst/current_note_reg[15]_i_3/CO[3]
                         net (fo=43, routed)          0.916    13.749    music_inst/current_note1
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.124    13.873 r  music_inst/current_note[15]_i_1/O
                         net (fo=22, routed)          0.517    14.389    music_inst/current_note[15]_i_1_n_0
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        1.434     4.781    music_inst/clk_IBUF_BUFG
    SLICE_X30Y55         FDCE                                         r  music_inst/current_note_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/store_value_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            drive_inst/led_right_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.630%)  route 0.077ns (29.370%))
  Logic Levels:           2  (FDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y35         FDCE                         0.000     0.000 r  uart_inst/store_value_reg[4]/C
    SLICE_X19Y35         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/store_value_reg[4]/Q
                         net (fo=9, routed)           0.077     0.218    uart_inst/store_value[4]
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.263 r  uart_inst/led_right_i_1/O
                         net (fo=1, routed)           0.000     0.263    drive_inst/led_right1_out
    SLICE_X18Y35         FDCE                                         r  drive_inst/led_right_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.826     1.960    drive_inst/clk_IBUF_BUFG
    SLICE_X18Y35         FDCE                                         r  drive_inst/led_right_reg/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[49]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_tmp_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.190ns (67.615%)  route 0.091ns (32.385%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[49]/C
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[49]/Q
                         net (fo=2, routed)           0.091     0.232    uart_inst/buffer_read_reg_n_0_[49]
    SLICE_X22Y32         LUT3 (Prop_lut3_I2_O)        0.049     0.281 r  uart_inst/buffer_tmp[49]_i_1/O
                         net (fo=1, routed)           0.000     0.281    uart_inst/buffer_tmp[49]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  uart_inst/buffer_tmp_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.824     1.958    uart_inst/clk_IBUF_BUFG
    SLICE_X22Y32         FDCE                                         r  uart_inst/buffer_tmp_reg[49]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[63]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_tmp_reg[63]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.190ns (67.319%)  route 0.092ns (32.681%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y36         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[63]/C
    SLICE_X23Y36         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[63]/Q
                         net (fo=2, routed)           0.092     0.233    uart_inst/buffer_read_reg_n_0_[63]
    SLICE_X22Y36         LUT3 (Prop_lut3_I2_O)        0.049     0.282 r  uart_inst/buffer_tmp[63]_i_1/O
                         net (fo=1, routed)           0.000     0.282    uart_inst/buffer_tmp[63]_i_1_n_0
    SLICE_X22Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.827     1.961    uart_inst/clk_IBUF_BUFG
    SLICE_X22Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[63]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[25]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_tmp_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.571%)  route 0.099ns (34.429%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y32         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[25]/C
    SLICE_X23Y32         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[25]/Q
                         net (fo=2, routed)           0.099     0.240    uart_inst/buffer_read_reg_n_0_[25]
    SLICE_X22Y32         LUT3 (Prop_lut3_I2_O)        0.048     0.288 r  uart_inst/buffer_tmp[25]_i_1/O
                         net (fo=1, routed)           0.000     0.288    uart_inst/buffer_tmp[25]_i_1_n_0
    SLICE_X22Y32         FDCE                                         r  uart_inst/buffer_tmp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.824     1.958    uart_inst/clk_IBUF_BUFG
    SLICE_X22Y32         FDCE                                         r  uart_inst/buffer_tmp_reg[25]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[111]/C
                            (rising edge-triggered cell FDPE)
  Destination:            uart_inst/buffer_tmp_reg[111]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.289ns  (logic 0.190ns (65.786%)  route 0.099ns (34.214%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDPE                         0.000     0.000 r  uart_inst/buffer_read_reg[111]/C
    SLICE_X20Y36         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[111]/Q
                         net (fo=2, routed)           0.099     0.240    uart_inst/buffer_read_reg_n_0_[111]
    SLICE_X21Y36         LUT3 (Prop_lut3_I2_O)        0.049     0.289 r  uart_inst/buffer_tmp[111]_i_1/O
                         net (fo=1, routed)           0.000     0.289    uart_inst/buffer_tmp[111]_i_1_n_0
    SLICE_X21Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[111]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.827     1.961    uart_inst/clk_IBUF_BUFG
    SLICE_X21Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[111]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[126]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_tmp_reg[126]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.496%)  route 0.107ns (36.504%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[126]/C
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[126]/Q
                         net (fo=3, routed)           0.107     0.248    uart_inst/p_1_in[6]
    SLICE_X21Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.293 r  uart_inst/buffer_tmp[126]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uart_inst/buffer_tmp[126]_i_1_n_0
    SLICE_X21Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[126]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.827     1.961    uart_inst/clk_IBUF_BUFG
    SLICE_X21Y36         FDCE                                         r  uart_inst/buffer_tmp_reg[126]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[126]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/tx_data_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.496%)  route 0.107ns (36.504%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[126]/C
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[126]/Q
                         net (fo=3, routed)           0.107     0.248    uart_inst/p_1_in[6]
    SLICE_X21Y36         LUT3 (Prop_lut3_I2_O)        0.045     0.293 r  uart_inst/tx_data[6]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uart_inst/tx_data[6]_i_1_n_0
    SLICE_X21Y36         FDPE                                         r  uart_inst/tx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.827     1.961    uart_inst/clk_IBUF_BUFG
    SLICE_X21Y36         FDPE                                         r  uart_inst/tx_data_reg[6]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[34]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_tmp_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.434%)  route 0.107ns (36.566%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[34]/C
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[34]/Q
                         net (fo=2, routed)           0.107     0.248    uart_inst/buffer_read_reg_n_0_[34]
    SLICE_X20Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.293 r  uart_inst/buffer_tmp[34]_i_1/O
                         net (fo=1, routed)           0.000     0.293    uart_inst/buffer_tmp[34]_i_1_n_0
    SLICE_X20Y30         FDCE                                         r  uart_inst/buffer_tmp_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.822     1.956    uart_inst/clk_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  uart_inst/buffer_tmp_reg[34]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_tmp_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y30         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[10]/C
    SLICE_X21Y30         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[10]/Q
                         net (fo=2, routed)           0.109     0.250    uart_inst/buffer_read_reg_n_0_[10]
    SLICE_X20Y30         LUT3 (Prop_lut3_I2_O)        0.045     0.295 r  uart_inst/buffer_tmp[10]_i_1/O
                         net (fo=1, routed)           0.000     0.295    uart_inst/buffer_tmp[10]_i_1_n_0
    SLICE_X20Y30         FDCE                                         r  uart_inst/buffer_tmp_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.822     1.956    uart_inst/clk_IBUF_BUFG
    SLICE_X20Y30         FDCE                                         r  uart_inst/buffer_tmp_reg[10]/C

Slack:                    inf
  Source:                 uart_inst/buffer_read_reg[122]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/buffer_tmp_reg[122]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDCE                         0.000     0.000 r  uart_inst/buffer_read_reg[122]/C
    SLICE_X23Y34         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  uart_inst/buffer_read_reg[122]/Q
                         net (fo=3, routed)           0.114     0.255    uart_inst/p_1_in[2]
    SLICE_X22Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.300 r  uart_inst/buffer_tmp[122]_i_1/O
                         net (fo=1, routed)           0.000     0.300    uart_inst/buffer_tmp[122]_i_1_n_0
    SLICE_X22Y34         FDCE                                         r  uart_inst/buffer_tmp_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=1006, routed)        0.826     1.960    uart_inst/clk_IBUF_BUFG
    SLICE_X22Y34         FDCE                                         r  uart_inst/buffer_tmp_reg[122]/C





