Assembler report for lvds_test compilation.
Tue Apr 13 17:05:50 2004
Version 3.0 Build 199 06/26/2003 SJ Full Version

Command: quartus_asm --import_settings_files=off --export_settings_files=off lvds_test -c lvds_test



---------------------
; Table of Contents ;
---------------------
   1. Legal Notice
   2. Flow Summary
   3. Flow Settings
   4. Flow Elapsed Time
   5. Assembler Summary
   6. Assembler Settings
   7. Assembler Generated Files
   8. Assembler Device Options: lvds_test.sof
   9. Assembler Device Options: lvds_test.pof
  10. Assembler Messages


----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



--------------------------------------------------------------------
; Flow Summary                                                     ;
--------------------------------------------------------------------
; Flow Status              ; Successful - Tue Apr 13 17:05:50 2004 ;
; Compiler Setting Name    ; lvds_test                             ;
; Top-level Entity Name    ; lvds_test                             ;
; Family                   ; Stratix                               ;
; Device                   ; EP1S10F780C5                          ;
; Total logic elements     ; 0 / 10,570 ( 0 % )                    ;
; Total pins               ; 11 / 426 ( 2 % )                      ;
; Total memory bits        ; 0 / 920,448 ( 0 % )                   ;
; DSP block 9-bit elements ; 0 / 48 ( 0 % )                        ;
; Total PLLs               ; 0 / 6 ( 0 % )                         ;
; Total DLLs               ; 0 / 2 ( 0 % )                         ;
--------------------------------------------------------------------


-----------------------------------------------
; Flow Settings                               ;
-----------------------------------------------
; Option                ; Setting             ;
-----------------------------------------------
; Start date & time     ; 04/13/2004 17:05:10 ;
; Main task             ; Compilation         ;
; Compiler Setting Name ; lvds_test           ;
-----------------------------------------------


---------------------------------------
; Flow Elapsed Time                   ;
---------------------------------------
; Module Name          ; Elapsed Time ;
---------------------------------------
; Analysis & Synthesis ; 00:00:02     ;
; Fitter               ; 00:00:33     ;
; Assembler            ; 00:00:02     ;
; Total                ; 00:00:37     ;
---------------------------------------


-----------------------------------------------------------------
; Assembler Summary                                             ;
-----------------------------------------------------------------
; Assembler Status      ; Successful - Tue Apr 13 17:05:50 2004 ;
; Compiler Setting Name ; lvds_test                             ;
; Top-level Entity Name ; lvds_test                             ;
; Family                ; Stratix                               ;
; Device                ; EP1S10F780C5                          ;
-----------------------------------------------------------------


-------------------------------------------------------------------------------------------------
; Assembler Settings                                                                            ;
-------------------------------------------------------------------------------------------------
; Option                                                                             ; Setting  ;
-------------------------------------------------------------------------------------------------
; Generate Hexadecimal (Intel-format) Output File (.hexout) For Configuration Device ; Off      ;
; Generate Compressed Jam Byte-Code File (.jbc) For Configuration Device             ; On       ;
; Generate uncompressed Jam File (.jbc) For Configuration Device                     ; Off      ;
; Generate Jam File (.jam) For Configuration Device                                  ; Off      ;
; Generate In System Configuration File (.isc) For Configuration Device              ; Off      ;
; Generate Serial Vector Format File (.svf) For Configuration Device                 ; Off      ;
; Generate Compressed Jam Byte-Code File (.jbc) for Target Device                    ; On       ;
; Generate Uncompressed Jam Byte-Code File (.jbc) for Target Device                  ; Off      ;
; Generate Jam File (.jam) for Target Device                                         ; Off      ;
; Generate In System Configuration File (.isc) for Target Device                     ; Off      ;
; Generate Serial Vector Format File (.svf) for Target Device                        ; Off      ;
; Hexadecimal Output File count direction                                            ; Up       ;
; Hexadecimal Output File start address                                              ; 0        ;
; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device        ; Off      ;
; Generate Raw Binary File (.rbf) For Target Device                                  ; Off      ;
; Generate Tabular Text File (.ttf) For Target Device                                ; Off      ;
; Disable CONF_DONE and nSTATUS pull-ups on configuration device                     ; Off      ;
; Auto-increment JTAG user code for multiple configuration devices                   ; On       ;
; Configuration device auto user code                                                ; Off      ;
; JTAG user code for configuration device                                            ; Ffffffff ;
; Configuration device                                                               ; Auto     ;
; Use configuration device                                                           ; On       ;
; Auto user code                                                                     ; Off      ;
; JTAG user code for target device                                                   ; Ffffffff ;
; Divide clock frequency by                                                          ; 1        ;
; Clock frequency of the configuration device                                        ; 10 MHZ   ;
; Clock source for configuration device                                              ; Internal ;
; Compression mode                                                                   ; Off      ;
-------------------------------------------------------------------------------------------------


-----------------------------
; Assembler Generated Files ;
-----------------------------
; File Name                 ;
-----------------------------
; lvds_test.sof             ;
; lvds_test.pof             ;
-----------------------------


---------------------------------
; Assembler Device Options: lvds_test.sof ;
---------------------------------
; Option         ; Setting      ;
---------------------------------
; Device         ; EP1S10F780C5 ;
; JTAG usercode  ; 0xFFFFFFFF   ;
; Checksum       ; 0x0012806A   ;
---------------------------------


--------------------------------
; Assembler Device Options: lvds_test.pof ;
--------------------------------
; Option         ; Setting     ;
--------------------------------
; Device         ; EPC4        ;
; JTAG usercode  ; 0xFFFFFFFF  ;
; Checksum       ; 0x0633F45F  ;
--------------------------------


-----------------------
; Assembler Messages  ;
-----------------------
Info: *******************************************************************
Info: Running Quartus II Assembler
  Info: Version 3.0 Build 199 06/26/2003 SJ Full Version
  Info: Processing started: Tue Apr 13 17:05:47 2004
Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off lvds_test -c lvds_test
Info: Quartus II Assembler was successful. 0 errors, 0 warnings
  Info: Processing ended: Tue Apr 13 17:05:50 2004
  Info: Elapsed time: 00:00:02
Info: Writing report file lvds_test.asm.rpt


