\BOOKMARK [1][-]{chapter*.3}{Abstract}{}% 1
\BOOKMARK [1][-]{chapter*.4}{Acknowledgement}{}% 2
\BOOKMARK [1][-]{chapter*.7}{Table of Contents}{}% 3
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 4
\BOOKMARK [1][-]{section.1.1}{Large Hadron Collider}{chapter.1}% 5
\BOOKMARK [1][-]{section.1.2}{High-Luminosity LHC}{chapter.1}% 6
\BOOKMARK [1][-]{section.1.3}{The Gigabit Transceiver system}{chapter.1}% 7
\BOOKMARK [2][-]{subsection.1.3.1}{On-detector}{section.1.3}% 8
\BOOKMARK [2][-]{subsection.1.3.2}{Off-detector}{section.1.3}% 9
\BOOKMARK [1][-]{section.1.4}{Versatile Link Demo Board}{chapter.1}% 10
\BOOKMARK [1][-]{section.1.5}{E-Links}{chapter.1}% 11
\BOOKMARK [1][-]{section.1.6}{Primary objective}{chapter.1}% 12
\BOOKMARK [1][-]{section.1.7}{Outline}{chapter.1}% 13
\BOOKMARK [0][-]{chapter.2}{Cyclone V Transceiver Technology}{}% 14
\BOOKMARK [1][-]{section.2.1}{Differential Signals}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.2}{Low-Voltage Differential Signaling}{chapter.2}% 16
\BOOKMARK [1][-]{section.2.3}{Current-Mode Logic}{chapter.2}% 17
\BOOKMARK [0][-]{chapter.3}{HSMC-to-VLDB PCB Design}{}% 18
\BOOKMARK [1][-]{section.3.1}{Design Discussion}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.2}{High Speed PCB Design}{chapter.3}% 20
\BOOKMARK [2][-]{subsection.3.2.1}{Transmission Lines}{section.3.2}% 21
\BOOKMARK [2][-]{subsection.3.2.2}{Reflections and Characteristic Impedance}{section.3.2}% 22
\BOOKMARK [2][-]{subsection.3.2.3}{Routing}{section.3.2}% 23
\BOOKMARK [1][-]{section.3.3}{PCB Design Parameters}{chapter.3}% 24
\BOOKMARK [1][-]{section.3.4}{Pads and Footprints}{chapter.3}% 25
\BOOKMARK [1][-]{section.3.5}{Soldering Process}{chapter.3}% 26
\BOOKMARK [1][-]{section.3.6}{PCB Faults and Compensations}{chapter.3}% 27
\BOOKMARK [0][-]{chapter.4}{PC to CRU control interface}{}% 28
\BOOKMARK [1][-]{section.4.1}{Readily Available Standards}{chapter.4}% 29
\BOOKMARK [1][-]{section.4.2}{User Defined Communication}{chapter.4}% 30
\BOOKMARK [1][-]{section.4.3}{Duplex Systems}{chapter.4}% 31
\BOOKMARK [1][-]{section.4.4}{Choosing Communication Protocol}{chapter.4}% 32
\BOOKMARK [1][-]{section.4.5}{Hardware Design on the FPGA Side}{chapter.4}% 33
\BOOKMARK [2][-]{subsection.4.5.1}{Specification}{section.4.5}% 34
\BOOKMARK [2][-]{subsection.4.5.2}{Hardware Components}{section.4.5}% 35
\BOOKMARK [2][-]{subsection.4.5.3}{Conclusion}{section.4.5}% 36
\BOOKMARK [1][-]{section.4.6}{Software on the PC Side}{chapter.4}% 37
\BOOKMARK [2][-]{subsection.4.6.1}{Specification}{section.4.6}% 38
\BOOKMARK [2][-]{subsection.4.6.2}{Software Structure and Flowchart}{section.4.6}% 39
\BOOKMARK [2][-]{subsection.4.6.3}{Conclusion}{section.4.6}% 40
\BOOKMARK [0][-]{chapter.5}{Testing and Verification}{}% 41
\BOOKMARK [1][-]{section.5.1}{120 MHz Reference Clock}{chapter.5}% 42
\BOOKMARK [2][-]{subsection.5.1.1}{Configuring the onboard Oscillator on the Cyclone V Board}{section.5.1}% 43
\BOOKMARK [2][-]{subsection.5.1.2}{Configuring the Si5338 External Oscillator}{section.5.1}% 44
\BOOKMARK [1][-]{section.5.2}{Testing and Verification of the HDMI Daughter Card}{chapter.5}% 45
\BOOKMARK [2][-]{subsection.5.2.1}{Connectivity Test}{section.5.2}% 46
\BOOKMARK [2][-]{subsection.5.2.2}{External Loop-back Test for the Fiber-Optic Connector}{section.5.2}% 47
\BOOKMARK [2][-]{subsection.5.2.3}{External Loop-back Test for the HDMI Connectors}{section.5.2}% 48
\BOOKMARK [2][-]{subsection.5.2.4}{Conclusion and Discussions}{section.5.2}% 49
\BOOKMARK [1][-]{section.5.3}{Testing and Verification of the Serial Interface}{chapter.5}% 50
\BOOKMARK [2][-]{subsection.5.3.1}{Hardware Simulation using Testbench in Modelsim}{section.5.3}% 51
\BOOKMARK [2][-]{subsection.5.3.2}{Running the PC software design together with the FPGA hardware design}{section.5.3}% 52
\BOOKMARK [2][-]{subsection.5.3.3}{Conclusion and Discussion}{section.5.3}% 53
\BOOKMARK [0][-]{chapter.6}{Summary and Conclusion}{}% 54
\BOOKMARK [0][-]{appendix.A}{Basics}{}% 55
\BOOKMARK [1][-]{section.A.1}{Field Programmable Gate Array}{appendix.A}% 56
\BOOKMARK [2][-]{subsection.A.1.1}{Hardware Description Language}{section.A.1}% 57
\BOOKMARK [1][-]{section.A.2}{RS-232}{appendix.A}% 58
\BOOKMARK [0][-]{appendix.B}{Non-standard C-Libraries}{}% 59
\BOOKMARK [1][-]{section.B.1}{RS232}{appendix.B}% 60
\BOOKMARK [2][-]{subsection.B.1.1}{Associated functions}{section.B.1}% 61
\BOOKMARK [1][-]{section.B.2}{Timer}{appendix.B}% 62
\BOOKMARK [2][-]{subsection.B.2.1}{Associated functions}{section.B.2}% 63
\BOOKMARK [1][-]{section.B.3}{Signals}{appendix.B}% 64
\BOOKMARK [2][-]{subsection.B.3.1}{Associated structures}{section.B.3}% 65
\BOOKMARK [2][-]{subsection.B.3.2}{Associated functions}{section.B.3}% 66
\BOOKMARK [1][-]{section.B.4}{ncurses}{appendix.B}% 67
\BOOKMARK [2][-]{subsection.B.4.1}{Associated functions - Initialization}{section.B.4}% 68
\BOOKMARK [2][-]{subsection.B.4.2}{Associated functions - Various}{section.B.4}% 69
\BOOKMARK [0][-]{appendix.C}{GBT Control Signals}{}% 70
\BOOKMARK [0][-]{appendix.D}{Clock Control Software Setup}{}% 71
\BOOKMARK [1][-]{section.D.1}{Steps for Configuring Windows to run the Clock Control Software}{appendix.D}% 72
\BOOKMARK [0][-]{appendix.E}{Soldering the Ground Pads Underneath the HSMC Contact}{}% 73
\BOOKMARK [0][-]{appendix.F}{Code Files}{}% 74
\BOOKMARK [1][-]{section.F.1}{C Code}{appendix.F}% 75
\BOOKMARK [1][-]{section.F.2}{VHDL Code}{appendix.F}% 76
\BOOKMARK [0][-]{appendix.G}{Schematic and PCB Layout}{}% 77
\BOOKMARK [1][-]{figure.caption.81}{Appendix}{appendix.G}% 78
