[["Computer Architecture Research and Future Microprocessors: Where Do We Go from Here?", ["Yale N. Patt"], "https://doi.org/10.1109/ISCA.2006.15", 0], ["A Gracefully Degrading and Energy-Efficient Modular Router Architecture for On-Chip Networks.", ["Jongman Kim", "Chrysostomos Nicopoulos", "Dongkook Park", "Vijaykrishnan Narayanan", "Mazin S. Yousif", "Chita R. Das"], "https://doi.org/10.1109/ISCA.2006.6", 12], ["The BlackWidow High-Radix Clos Network.", ["Steve Scott", "Dennis Abts", "John Kim", "William J. Dally"], "https://doi.org/10.1109/ISCA.2006.40", 13], ["Memory Model = Instruction Reordering + Store Atomicity.", ["Arvind", "Jan-Willem Maessen"], "https://doi.org/10.1109/ISCA.2006.26", 12], ["Conditional Memory Ordering.", ["Christoph von Praun", "Harold W. Cain", "Jong-Deok Choi", "Kyung Dong Ryu"], "https://doi.org/10.1109/ISCA.2006.16", 12], ["Architectural Semantics for Practical Transactional Memory.", ["Austen McDonald", "JaeWoong Chung", "Brian D. Carlstrom", "Chi Cao Minh", "Hassan Chafi", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1109/ISCA.2006.9", 13], ["Ensemble-level Power Management for Dense Blade Servers.", ["Parthasarathy Ranganathan", "Phil Leech", "David E. Irwin", "Jeffrey S. Chase"], "https://doi.org/10.1109/ISCA.2006.20", 12], ["Techniques for Multicore Thermal Management: Classification and New Exploration.", ["James Donald", "Margaret Martonosi"], "https://doi.org/10.1109/ISCA.2006.39", 11], ["SODA: A Low-power Architecture For Software Radio.", ["Yuan Lin", "Hyunseok Lee", "Mark Woh", "Yoav Harel", "Scott A. Mahlke", "Trevor N. Mudge", "Chaitali Chakrabarti", "Krisztian Flautner"], "https://doi.org/10.1109/ISCA.2006.37", 13], ["An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors.", ["Weidong Shi", "Hsien-Hsin S. Lee", "Laura Falk", "Mrinmoy Ghosh"], "https://doi.org/10.1109/ISCA.2006.8", 12], ["Multiple Instruction Stream Processor.", ["Richard A. Hankins", "Gautham N. Chinya", "Jamison D. Collins", "Perry H. Wang", "Ryan N. Rakvic", "Hong Wang", "John Paul Shen"], "https://doi.org/10.1109/ISCA.2006.29", 14], ["The End of Scaling? Revolutions in Technology and Microarchitecture as We Pass the 90 Nanometer Node.", ["Philip G. Emma"], "https://doi.org/10.1109/ISCA.2006.41", 0], ["Design and Management of 3D Chip Multiprocessors Using Network-in-Memory.", ["Feihui Li", "Chrysostomos Nicopoulos", "Thomas D. Richardson", "Yuan Xie", "Narayanan Vijaykrishnan", "Mahmut T. Kandemir"], "https://doi.org/10.1109/ISCA.2006.18", 12], ["Slackened Memory Dependence Enforcement: Combining Opportunistic Forwarding with Decoupled Verification.", ["Alok Garg", "M. Wasiur Rashid", "Michael C. Huang"], "https://doi.org/10.1109/ISCA.2006.36", 13], ["Balanced Cache: Reducing Conflict Misses of Direct-Mapped Caches.", ["Chuanjun Zhang"], "https://doi.org/10.1109/ISCA.2006.12", 12], ["A Case for MLP-Aware Cache Replacement.", ["Moinuddin K. Qureshi", "Daniel N. Lynch", "Onur Mutlu", "Yale N. Patt"], "https://doi.org/10.1109/ISCA.2006.5", 12], ["Improving Cost, Performance, and Security of Memory Encryption and Authentication.", ["Chenyu Yan", "Daniel Englender", "Milos Prvulovic", "Brian Rogers", "Yan Solihin"], "https://doi.org/10.1109/ISCA.2006.22", 12], ["A Scalable Architecture For High-Throughput Regular-Expression Pattern Matching.", ["Benjamin C. Brodie", "David E. Taylor", "Ron K. Cytron"], "https://doi.org/10.1109/ISCA.2006.7", 12], ["Chisel: A Storage-efficient, Collision-free Hash-based Network Processing Architecture.", ["Jahangir Hasan", "Srihari Cadambi", "Venkata Jakkula", "Srimat T. Chakradhar"], "https://doi.org/10.1109/ISCA.2006.14", 13], ["Tolerating Dependences Between Large Speculative Threads Via Sub-Threads.", ["Christopher B. Colohan", "Anastassia Ailamaki", "J. Gregory Steffan", "Todd C. Mowry"], "https://doi.org/10.1109/ISCA.2006.43", 11], ["Bulk Disambiguation of Speculative Threads in Multiprocessors.", ["Luis Ceze", "James Tuck", "Josep Torrellas", "Calin Cascaval"], "https://doi.org/10.1109/ISCA.2006.13", 12], ["Learning-Based SMT Processor Resource Distribution via Hill-Climbing.", ["Seungryul Choi", "Donald Yeung"], "https://doi.org/10.1109/ISCA.2006.25", 13], ["Spatial Memory Streaming.", ["Stephen Somogyi", "Thomas F. Wenisch", "Anastassia Ailamaki", "Babak Falsafi", "Andreas Moshovos"], "https://doi.org/10.1109/ISCA.2006.38", 12], ["Cooperative Caching for Chip Multiprocessors.", ["Jichuan Chang", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.2006.17", 13], ["Reducing Startup Time in Co-Designed Virtual Machines.", ["Shiliang Hu", "James E. Smith"], "https://doi.org/10.1109/ISCA.2006.33", 12], ["TRAP-Array: A Disk Array Architecture Providing Timely Recovery to Any Point-in-time.", ["Qing Yang", "Weijun Xiao", "Jin Ren"], "https://doi.org/10.1109/ISCA.2006.44", 13], ["Program Demultiplexing: Data-flow based Speculative Parallelization of Methods in Sequential Programs.", ["Saisanthosh Balakrishnan", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.2006.31", 12], ["Area-Performance Trade-offs in Tiled Dataflow Architectures.", ["Steven Swanson", "Andrew Putnam", "Martha Mercaldi", "Ken Michelson", "Andrew Petersen", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1109/ISCA.2006.10", 13], ["Flexible Snooping: Adaptive Forwarding and Filtering of Snoops in Embedded-Ring Multiprocessors.", ["Karin Strauss", "Xiaowei Shen", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2006.21", 12], ["Interconnect-Aware Coherence Protocols for Chip Multiprocessors.", ["Liqun Cheng", "Naveen Muralimanohar", "Karthik Ramani", "Rajeev Balasubramonian", "John B. Carter"], "https://doi.org/10.1109/ISCA.2006.23", 13], ["The Future of Virtualization Technology.", ["Steve Herrod"], "https://doi.org/10.1109/ISCA.2006.42", 0], ["Distributed Arithmetic on a Quantum Multicomputer.", ["Rodney Van Meter", "Kae Nemoto", "W. J. Munro", "Kohei M. Itoh"], "https://doi.org/10.1109/ISCA.2006.19", 12], ["Interconnection Networks for Scalable Quantum Computers.", ["Nemanja Isailovic", "Yatish Patel", "Mark Whitney", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2006.24", 12], ["Quantum Memory Hierarchies: Efficient Designs to Match Available Parallelism in Quantum Computing.", ["Darshan D. Thaker", "Tzvetan S. Metodi", "Andrew W. Cross", "Isaac L. Chuang", "Frederic T. Chong"], "https://doi.org/10.1109/ISCA.2006.32", 13]]