entity enable_handle is 
	port (enable: in std_logic;
			hold_enable : out std_logic;
		);

end entity enable_handle;

architecture arc of enable_handle is 
signal count : std_logic;


begin
	process (enable)
	begin
		if(enable = '1' and count = '0') then
			hold_enable <= '1';
			count <= '1';
			elsif (count='1' and enable = '1') then
				hold_enable <= '0';
				count <= '0';
			end if;
	end process;
end architecture arc;