```
issatisfiable(root::LogicCircuit)::Bool
```

Determine whether the logical circuit is satisfiable (has a satisfying assignment). Requires decomposability of the circuit.
