{
    "code": "```verilog\nmodule TopModule(\n    input logic a,       // 1-bit input, active-high\n    input logic b,       // 1-bit input, active-high\n    output logic q       // 1-bit output, active-high\n);\n\n    assign q = a & b;\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}