Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Jan 16 10:03:51 2022
| Host         : DESKTOP-816BTIT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.534     -571.401                    382                98294        0.053        0.000                      0                98294        3.750        0.000                       0                 36975  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -4.534     -571.401                    382                98294        0.053        0.000                      0                98294        3.750        0.000                       0                 36975  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          382  Failing Endpoints,  Worst Slack       -4.534ns,  Total Violation     -571.401ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.534ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.375ns  (logic 9.174ns (63.818%)  route 5.201ns (36.182%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.092    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1_n_1
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.426 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.426    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[25]
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[25]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[25]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.426    
  -------------------------------------------------------------------
                         slack                                 -4.534    

Slack (VIOLATED) :        -4.513ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.354ns  (logic 9.153ns (63.765%)  route 5.201ns (36.235%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.092    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1_n_1
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.405 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.000    17.405    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[27]
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.405    
  -------------------------------------------------------------------
                         slack                                 -4.513    

Slack (VIOLATED) :        -4.439ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.280ns  (logic 9.079ns (63.577%)  route 5.201ns (36.423%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.092    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1_n_1
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.331 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.000    17.331    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[26]
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[26]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[26]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.331    
  -------------------------------------------------------------------
                         slack                                 -4.439    

Slack (VIOLATED) :        -4.423ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.264ns  (logic 9.063ns (63.536%)  route 5.201ns (36.464%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.092 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.092    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1_n_1
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.315 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.000    17.315    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[24]
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y14         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[24]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y14         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[24]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.315    
  -------------------------------------------------------------------
                         slack                                 -4.423    

Slack (VIOLATED) :        -4.420ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.261ns  (logic 9.060ns (63.528%)  route 5.201ns (36.472%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.312 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.312    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[21]
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[21]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[21]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.312    
  -------------------------------------------------------------------
                         slack                                 -4.420    

Slack (VIOLATED) :        -4.399ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.240ns  (logic 9.039ns (63.475%)  route 5.201ns (36.525%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.291 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.291    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[23]
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.291    
  -------------------------------------------------------------------
                         slack                                 -4.399    

Slack (VIOLATED) :        -4.325ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.166ns  (logic 8.965ns (63.284%)  route 5.201ns (36.716%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.217 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.217    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[22]
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[22]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[22]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.217    
  -------------------------------------------------------------------
                         slack                                 -4.325    

Slack (VIOLATED) :        -4.309ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.150ns  (logic 8.949ns (63.242%)  route 5.201ns (36.758%))
  Logic Levels:           18  (CARRY4=9 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.754ns = ( 12.754 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.978 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.978    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1_n_1
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.201 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.201    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[20]
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.575    12.754    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y13         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[20]/C
                         clock pessimism              0.230    12.984    
                         clock uncertainty           -0.154    12.830    
    SLICE_X13Y13         FDRE (Setup_fdre_C_D)        0.062    12.892    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[20]
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -17.201    
  -------------------------------------------------------------------
                         slack                                 -4.309    

Slack (VIOLATED) :        -4.305ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.147ns  (logic 8.946ns (63.234%)  route 5.201ns (36.766%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.198 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.198    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[17]
    SLICE_X13Y12         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.576    12.755    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y12         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[17]/C
                         clock pessimism              0.230    12.985    
                         clock uncertainty           -0.154    12.831    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.062    12.893    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[17]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -17.198    
  -------------------------------------------------------------------
                         slack                                 -4.305    

Slack (VIOLATED) :        -4.284ns  (required time - arrival time)
  Source:                 design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.126ns  (logic 8.925ns (63.180%)  route 5.201ns (36.820%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 12.755 - 10.000 ) 
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.757     3.051    design_1_i/conv_0/inst/ap_clk
    SLICE_X10Y6          FDRE                                         r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.518     3.569 r  design_1_i/conv_0/inst/icmp_ln90_reg_2858_reg[0]/Q
                         net (fo=40, routed)          0.629     4.198    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_3
    SLICE_X9Y6           LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln92_reg_2906[0]_i_2/O
                         net (fo=33, routed)          0.511     4.834    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/icmp_ln90_reg_2858_reg[0]
    SLICE_X10Y5          LUT5 (Prop_lut5_I3_O)        0.124     4.958 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[2]_i_2/O
                         net (fo=4, routed)           0.195     5.152    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872_reg[0]
    SLICE_X10Y5          LUT6 (Prop_lut6_I2_O)        0.124     5.276 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[5]_i_3/O
                         net (fo=5, routed)           0.343     5.619    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[2]
    SLICE_X10Y6          LUT6 (Prop_lut6_I2_O)        0.124     5.743 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/select_ln1598_13_reg_2872[7]_i_3/O
                         net (fo=4, routed)           0.317     6.061    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/i_op_assign_12_reg_489_reg[4]_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I5_O)        0.124     6.185 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0/O
                         net (fo=1, routed)           0.000     6.185    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_5__0__0_n_1
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.586 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     6.586    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_3__2_n_1
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     6.700    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_2__2_n_1
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.013 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_i_1__2/O[3]
                         net (fo=23, routed)          0.682     7.695    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/B[15]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_B[16]_P[31])
                                                      3.838    11.533 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p/P[31]
                         net (fo=1, routed)           0.642    12.175    design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_n_75
    SLICE_X13Y7          LUT3 (Prop_lut3_I0_O)        0.124    12.299 r  design_1_i/conv_0/inst/conv_mul_mul_16s_kbM_U14/conv_mul_mul_16s_kbM_DSP48_7_U/p_0_out0_i_1/O
                         net (fo=17, routed)          0.936    13.235    design_1_i/conv_0/inst/select_ln1598_11_fu_1379_p3[31]
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_C[46]_P[2])
                                                      1.820    15.055 r  design_1_i/conv_0/inst/p_0_out0/P[2]
                         net (fo=2, routed)           0.945    16.000    design_1_i/conv_0/inst/p_0_out0_n_104
    SLICE_X13Y8          LUT6 (Prop_lut6_I0_O)        0.124    16.124 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3/O
                         net (fo=1, routed)           0.000    16.124    design_1_i/conv_0/inst/select_ln1598_21_reg_2901[3]_i_3_n_1
    SLICE_X13Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.522 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.522    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[3]_i_1_n_1
    SLICE_X13Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.636 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.636    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[7]_i_1_n_1
    SLICE_X13Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.750 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.750    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[11]_i_1_n_1
    SLICE_X13Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.864 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.864    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[15]_i_1_n_1
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.177 r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.177    design_1_i/conv_0/inst/select_ln1598_21_fu_1560_p3[19]
    SLICE_X13Y12         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       1.576    12.755    design_1_i/conv_0/inst/ap_clk
    SLICE_X13Y12         FDRE                                         r  design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]/C
                         clock pessimism              0.230    12.985    
                         clock uncertainty           -0.154    12.831    
    SLICE_X13Y12         FDRE (Setup_fdre_C_D)        0.062    12.893    design_1_i/conv_0/inst/select_ln1598_21_reg_2901_reg[19]
  -------------------------------------------------------------------
                         required time                         12.893    
                         arrival time                         -17.177    
  -------------------------------------------------------------------
                         slack                                 -4.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.141ns (29.618%)  route 0.335ns (70.382%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.580     0.916    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/ap_clk
    SLICE_X67Y99         FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[101]/Q
                         net (fo=2, routed)           0.335     1.392    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[127]_0[101]
    SLICE_X80Y104        FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.938     1.304    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X80Y104        FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.070     1.339    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[101]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_pp0_iter1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.128ns (38.763%)  route 0.202ns (61.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.551     0.887    design_1_i/pool_0/inst/pool_1D54_U0/ap_clk
    SLICE_X53Y31         FDRE                                         r  design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y31         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_reg[0]/Q
                         net (fo=1, routed)           0.202     1.217    design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852[0]
    SLICE_X49Y31         FDRE                                         r  design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_pp0_iter1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.820     1.186    design_1_i/pool_0/inst/pool_1D54_U0/ap_clk
    SLICE_X49Y31         FDRE                                         r  design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_pp0_iter1_reg_reg[0]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.013     1.164    design_1_i/pool_0/inst/pool_1D54_U0/p_Result_2_i_i_i_reg_852_pp0_iter1_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.217    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.295%)  route 0.224ns (57.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.556     0.891    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/m_axi_s2mm_aclk
    SLICE_X50Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[13]/Q
                         net (fo=2, routed)           0.224     1.279    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1144]_0[18]
    SLICE_X48Y41         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.828     1.194    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X48Y41         FDRE                                         r  design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X48Y41         FDRE (Hold_fdre_C_D)         0.066     1.225    design_1_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer_reg[1074]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].remd_tmp_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].remd_tmp_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.227ns (45.480%)  route 0.272ns (54.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.607     0.943    design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/ap_clk
    SLICE_X93Y99         FDRE                                         r  design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].remd_tmp_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y99         FDRE (Prop_fdre_C_Q)         0.128     1.071 r  design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].remd_tmp_reg[2][1]/Q
                         net (fo=3, routed)           0.272     1.343    design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[1].remd_tmp_reg[2][30]_0[2]
    SLICE_X97Y101        LUT3 (Prop_lut3_I0_O)        0.099     1.442 r  design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].remd_tmp[3][2]_i_1/O
                         net (fo=1, routed)           0.000     1.442    design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].remd_tmp[3][2]_i_1_n_1
    SLICE_X97Y101        FDRE                                         r  design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].remd_tmp_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.964     1.330    design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/ap_clk
    SLICE_X97Y101        FDRE                                         r  design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].remd_tmp_reg[3][2]/C
                         clock pessimism             -0.035     1.295    
    SLICE_X97Y101        FDRE (Hold_fdre_C_D)         0.092     1.387    design_1_i/pool_0/inst/pool_1D54_U0/pool_srem_32ns_32cud_U2/pool_srem_32ns_32cud_div_U/pool_srem_32ns_32cud_div_u_0/loop[2].remd_tmp_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1060]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.079%)  route 0.239ns (62.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.638     0.974    design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X47Y105        FDRE                                         r  design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1060]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/axi_smc_3/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1060]/Q
                         net (fo=2, routed)           0.239     1.354    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[34]_0[1]
    SLICE_X51Y106        FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.906     1.272    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X51Y106        FDRE                                         r  design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[1]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y106        FDRE (Hold_fdre_C_D)         0.066     1.299    design_1_i/conv_0/inst/conv_gmem_m_axi_U/bus_read/buff_rdata/q_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/buff_wdata/dout_buf_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.945%)  route 0.251ns (64.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.551     0.887    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/buff_wdata/ap_clk
    SLICE_X51Y58         FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/buff_wdata/dout_buf_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y58         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/buff_wdata/dout_buf_reg[112]/Q
                         net (fo=1, routed)           0.251     1.279    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/buff_wdata_n_53
    SLICE_X44Y59         FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.823     1.189    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/ap_clk
    SLICE_X44Y59         FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[112]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X44Y59         FDRE (Hold_fdre_C_D)         0.070     1.224    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[112]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1146]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.164ns (40.158%)  route 0.244ns (59.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.582     0.918    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X22Y25         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1146]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y25         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1146]/Q
                         net (fo=1, routed)           0.244     1.326    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[87]
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.890     1.256    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.282     0.974    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.296     1.270    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1048]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.387%)  route 0.226ns (61.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.545     0.881    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/ap_clk
    SLICE_X53Y68         FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_write/bus_equal_gen.data_buf_reg[23]/Q
                         net (fo=2, routed)           0.226     1.248    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/D[24]
    SLICE_X49Y68         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1048]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.815     1.181    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/aclk
    SLICE_X49Y68         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1048]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.046     1.192    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer_reg[1048]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[61]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.141ns (29.263%)  route 0.341ns (70.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.580     0.916    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/ap_clk
    SLICE_X67Y99         FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/bus_equal_gen.data_buf_reg[61]/Q
                         net (fo=2, routed)           0.341     1.397    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[127]_0[61]
    SLICE_X80Y104        FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.938     1.304    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/ap_clk
    SLICE_X80Y104        FDRE                                         r  design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[61]/C
                         clock pessimism             -0.035     1.269    
    SLICE_X80Y104        FDRE (Hold_fdre_C_D)         0.072     1.341    design_1_i/conv_0/inst/conv_AXI_F_m_axi_U/bus_read/rs_rdata/data_p2_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.341    
                         arrival time                           1.397    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1104]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.280%)  route 0.264ns (61.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.262ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.588     0.924    design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X18Y31         FDRE                                         r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y31         FDRE (Prop_fdre_C_Q)         0.164     1.088 r  design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1104]/Q
                         net (fo=1, routed)           0.264     1.352    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[45]
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36992, routed)       0.896     1.262    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.263     0.999    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.295    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y7    design_1_i/pool_0/inst/pool_2D_U0/pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y16   design_1_i/pool_0/inst/pool_1D54_U0/bound_reg_792_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y8    design_1_i/conv_0/inst/mul_ln1352_9_reg_2992_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y5    design_1_i/pool_0/inst/pool_2D_U0/pool_mul_64ns_32nbkb_U20/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg__1/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y4    design_1_i/conv_0/inst/ret_V_6_reg_2911_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y8    design_1_i/conv_0/inst/mul_ln1598_1_reg_2877_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y14   design_1_i/pool_0/inst/pool_1D54_U0/bound_reg_792_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X4Y4    design_1_i/pool_0/inst/hs2axis_U0/mul_ln48_1_fu_148_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X3Y4    design_1_i/pool_0/inst/hs2axis_U0/mul_ln48_fu_144_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X2Y21   design_1_i/pool_0/inst/pool_1D54_U0/pool_mul_64ns_32nbkb_U1/pool_mul_64ns_32nbkb_MulnS_0_U/buff0_reg/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X36Y68  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X46Y66  design_1_i/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y14  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_22/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y13  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X62Y13  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SYNC_FIFO.I_SYNC_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK



