
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v
# synth_design -part xc7z020clg484-3 -top C_LSTM_stage_2_18_10_32_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top C_LSTM_stage_2_18_10_32_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 82634 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1504.000 ; gain = 73.895 ; free physical = 240284 ; free virtual = 304649
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'C_LSTM_stage_2_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'lstm_gate_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8253]
INFO: [Synth 8-6157] synthesizing module 'elementwise_mult_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4066]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9752]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mult_18x18_unit_18_18_1' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9752]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_37_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9804]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_37_10' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9804]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_mult_core_18_18_10_32_1' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4066]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6403]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_32' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6403]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_10' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9424]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5447]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_18' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5447]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_10' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9424]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:7907]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5972]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5972]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5946]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5946]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5913]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5913]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5864]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5864]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8010]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8012]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8014]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8015]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8010]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8012]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8014]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8015]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:7907]
INFO: [Synth 8-6155] done synthesizing module 'lstm_gate_18_10_32_1' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:8253]
INFO: [Synth 8-6157] synthesizing module 'output_activation_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:7209]
INFO: [Synth 8-6155] done synthesizing module 'output_activation_18_10_32_1' (13#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:7209]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6847]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_6' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:7174]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_6' (14#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:7174]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_6' (15#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6847]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5120]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_18' (16#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5120]
INFO: [Synth 8-6157] synthesizing module 'shift_register_group_18_32_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6017]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_18_14' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6344]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_18_14' (17#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6344]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_group_18_32_14' (18#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:6017]
INFO: [Synth 8-6157] synthesizing module 'tanh_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5518]
INFO: [Synth 8-4471] merging register 'b_list_1_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5628]
WARNING: [Synth 8-6014] Unused sequential element b_list_1_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5628]
INFO: [Synth 8-6155] done synthesizing module 'tanh_core_18_18_10_32_1' (19#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:5518]
INFO: [Synth 8-6155] done synthesizing module 'C_LSTM_stage_2_18_10_32_1' (20#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1573.766 ; gain = 143.660 ; free physical = 239758 ; free virtual = 304124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1573.766 ; gain = 143.660 ; free physical = 239663 ; free virtual = 304030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1581.762 ; gain = 151.656 ; free physical = 239660 ; free virtual = 304026
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1672.824 ; gain = 242.719 ; free physical = 238815 ; free virtual = 303181
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |elementwise_mult_core_18_18_10_32_1 |           4|     10194|
|2     |lstm_gate_18_10_32_1__GCBM0         |           1|     21456|
|3     |lstm_gate_18_10_32_1__GCBM1         |           1|      8468|
|4     |lstm_gate_18_10_32_1__GCBM2         |           1|      8468|
|5     |lstm_gate_18_10_32_1__GCBM3         |           1|     12702|
|6     |lstm_gate_18_10_32_1__GCBM4         |           1|     14819|
|7     |lstm_gate_18_10_32_1__GCBM5         |           1|     19054|
|8     |output_activation_18_10_32_1__GB0   |           1|     24597|
|9     |output_activation_18_10_32_1__GB1   |           1|      8468|
|10    |output_activation_18_10_32_1__GB2   |           1|     10585|
|11    |output_activation_18_10_32_1__GB3   |           1|     12702|
|12    |output_activation_18_10_32_1__GB4   |           1|     14820|
|13    |C_LSTM_stage_2_18_10_32_1__GCB0     |           1|     29348|
|14    |C_LSTM_stage_2_18_10_32_1__GCB1     |           1|      8640|
|15    |C_LSTM_stage_2_18_10_32_1__GCB2     |           1|     10800|
|16    |C_LSTM_stage_2_18_10_32_1__GCB3     |           1|     15120|
|17    |C_LSTM_stage_2_18_10_32_1__GCB4     |           1|     17280|
|18    |C_LSTM_stage_2_18_10_32_1__GCB5     |           1|     31682|
+------+------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 160   
	   2 Input     28 Bit       Adders := 192   
	   2 Input     22 Bit       Adders := 160   
	   2 Input     18 Bit       Adders := 416   
+---Registers : 
	               37 Bit    Registers := 384   
	               32 Bit    Registers := 320   
	               28 Bit    Registers := 192   
	               22 Bit    Registers := 160   
	               18 Bit    Registers := 6176  
	               13 Bit    Registers := 9856  
	                1 Bit    Registers := 2968  
+---Muxes : 
	   2 Input     37 Bit        Muxes := 192   
	   2 Input     35 Bit        Muxes := 192   
	   2 Input     32 Bit        Muxes := 320   
	   2 Input     23 Bit        Muxes := 160   
	   2 Input     18 Bit        Muxes := 160   
	   2 Input     13 Bit        Muxes := 160   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module C_LSTM_stage_2_18_10_32_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 448   
	                1 Bit    Registers := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module dsp_signed_mult_18x18_unit_18_18_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 2     
Module fp_rounding_unit_1_37_10__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module fp_rounding_unit_1_37_10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
+---Registers : 
	               37 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
Module elementwise_mult_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 64    
	                1 Bit    Registers := 1     
Module elementwise_add_core_18_18_32__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module shift_register_unit_18_18__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module elementwise_add_core_18_18_32__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module elementwise_add_core_18_18_32__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__38 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__39 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__40 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__41 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__42 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__43 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__44 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__45 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__46 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__47 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__48 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__49 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__50 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__51 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__52 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__53 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__54 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__55 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__56 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__57 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__58 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__59 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__60 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__61 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__62 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__63 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__64 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__65 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module elementwise_add_core_18_18_32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 32    
+---Registers : 
	               18 Bit    Registers := 96    
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__66 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__67 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__68 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__69 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__70 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__71 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__72 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__72 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__73 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__74 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__74 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__75 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__76 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__76 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__77 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__78 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__78 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__79 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__80 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__80 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__81 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__82 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__82 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__83 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__84 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__84 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__85 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__86 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__86 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__87 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__88 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__88 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__89 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__90 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__90 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__91 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__92 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__92 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__93 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__94 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__94 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__95 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_14__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module shift_register_unit_18_14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 14    
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module tanh_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 63    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module shift_register_unit_18_18__95 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__94 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__93 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__92 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__91 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__90 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__89 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__88 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__87 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__86 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__85 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__84 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__83 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__82 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__81 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__80 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__79 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__78 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__77 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__76 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__75 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__74 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__73 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__72 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__71 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__70 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__69 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__68 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__67 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__66 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__65 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__64 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__56 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__57 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__58 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__59 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__60 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__61 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__62 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18__63 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 18    
Module shift_register_unit_18_6__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
Module shift_register_unit_18_6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_27_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_26_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_23_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_22_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_19_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_17_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_13_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_11_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_10_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_27_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_26_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_24_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_23_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_22_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_21_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_19_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_18_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_17_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_16_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_27_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_26_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_23_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_22_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_21_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_20_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_19_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_18_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_16_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_13_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_11_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_10_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_31_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_30_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_29_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (lstm_gate_18_10_32_1__GCBM1:/\sigmoid_core_18_18_10_32_1_inst_26/b_list_28_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/input_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/input_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9792]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/result_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/result_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9793]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/output_valid_reg' into 'dsp_signed_mult_18x18_unit_18_18_1_inst0/output_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9791]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9771]
INFO: [Synth 8-4471] merging register 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17:0]' into 'dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9773]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst1/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst2/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst3/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst4/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst5/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst6/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst7/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst8/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst9/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst10/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst11/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst12/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst13/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst14/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst15/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst16/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst17/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Synth 8-4471] merging register 'fp_rounding_unit_1_37_10_inst18/floor_ceil_valid_reg' into 'fp_rounding_unit_1_37_10_inst0/floor_ceil_valid_reg' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:9833]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register reg_A_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register reg_A_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register reg_A_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register reg_A_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register reg_A_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register reg_A_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register reg_A_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register reg_A_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register reg_A_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register reg_A_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register reg_A_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register reg_A_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register reg_A_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register reg_A_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register reg_A_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg, operation Mode is: (C+A''*B'')'.
DSP Report: register reg_B_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register reg_A_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_31_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_30_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_29_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_28_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_27_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_26_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_25_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_24_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_23_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_22_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_21_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_20_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_19_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_18_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_17_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_16_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_15_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_14_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_13_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_12_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_11_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_10_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_9_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_8_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_7_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_6_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_5_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_15/b_list_4_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_15/k_list_29_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_31_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_30_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_29_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_28_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_27_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_26_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_25_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_24_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_23_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_22_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_21_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_20_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_19_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_18_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_17_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_16_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_15_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_14_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_13_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_12_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_11_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_10_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_9_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_8_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_7_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_6_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_5_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_4_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_3_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_2_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_1_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_0_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_31_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_30_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_29_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_28_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_27_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_26_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_25_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_24_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_23_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_22_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_21_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_20_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_19_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_18_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_17_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_16_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_15_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_14_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_13_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_12_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_11_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_10_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_9_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_8_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_7_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_6_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_5_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_4_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_3_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_2_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_1_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_0_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_31_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_30_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_29_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_28_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_27_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_26_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_25_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_0/b_list_24_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_0/k_list_29_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:05 . Memory (MB): peak = 2007.805 ; gain = 577.699 ; free physical = 234428 ; free virtual = 298920
---------------------------------------------------------------------------------
WARNING: [Synth 8-3323] Resources of type DSP have been overutilized. Used = 352, Available = 220. Use report_utilization command for details.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register reg_A_0_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register reg_A_1_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register reg_A_2_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register reg_A_3_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register reg_A_4_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register reg_A_5_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register reg_A_6_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register reg_A_7_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register reg_A_8_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register reg_A_9_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register reg_A_10_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register reg_A_11_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register reg_A_12_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register reg_A_13_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register reg_A_14_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register reg_A_15_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register reg_A_16_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register reg_A_17_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register reg_A_18_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register reg_A_19_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register reg_A_20_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register reg_A_21_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register reg_A_22_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register reg_A_23_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register reg_A_24_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register reg_A_25_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register reg_A_26_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register reg_A_27_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register reg_A_28_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register reg_A_29_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register reg_A_30_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ax_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resa_reg.
DSP Report: Generating DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg, operation Mode is (post resource management): (C+A''*B'')'.
DSP Report: register reg_B_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register reg_A_31_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_bx_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: register dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: operator dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb0 is absorbed into DSP dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_resb_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/abs_unit_18_inst/out_reg_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/abs_unit_18_inst/out_reg_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/abs_unit_18_inst/out_reg_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_31/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/abs_unit_18_inst/out_reg_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_30/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_27/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_26/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/abs_unit_18_inst/out_reg_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_29/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/abs_unit_18_inst/out_reg_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP sigmoid_core_18_18_10_32_1_inst_28/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_14/abs_unit_18_inst/out_reg_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP tanh_core_18_18_10_32_1_inst_14/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is (post resource management): (C'+A''*B2)'.
DSP Report: register tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_3/abs_unit_18_inst/out_reg_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP tanh_core_18_18_10_32_1_inst_3/dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                         | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|elementwise_mult_core_18_18_10_32_1 | (C+A''*B'')' | 18     | 17     | 35     | -      | 36     | 2    | 2    | 0    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32          | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+------------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------+------------+----------+
|      |RTL Partition                       |Replication |Instances |
+------+------------------------------------+------------+----------+
|1     |elementwise_mult_core_18_18_10_32_1 |           6|      5511|
|2     |lstm_gate_18_10_32_1__GCBM0         |           2|     16178|
|3     |lstm_gate_18_10_32_1__GCBM1         |           2|      4841|
|4     |lstm_gate_18_10_32_1__GCBM2         |           3|      7925|
|5     |lstm_gate_18_10_32_1__GCBM3         |           3|     10350|
|6     |lstm_gate_18_10_32_1__GCBM4         |           3|     12332|
|7     |lstm_gate_18_10_32_1__GCBM5         |           3|     16306|
|8     |output_activation_18_10_32_1__GB0   |           1|     20745|
|9     |output_activation_18_10_32_1__GB1   |           1|      7925|
|10    |output_activation_18_10_32_1__GB2   |           1|      8368|
|11    |output_activation_18_10_32_1__GB3   |           1|     10350|
|12    |output_activation_18_10_32_1__GB4   |           1|     12342|
|13    |C_LSTM_stage_2_18_10_32_1__GCB0     |           1|     24731|
|14    |C_LSTM_stage_2_18_10_32_1__GCB1     |           1|      6387|
|15    |C_LSTM_stage_2_18_10_32_1__GCB2     |           1|      8373|
|16    |C_LSTM_stage_2_18_10_32_1__GCB3     |           1|     12339|
|17    |C_LSTM_stage_2_18_10_32_1__GCB4     |           1|     14955|
|18    |C_LSTM_stage_2_18_10_32_1__GCB5     |           1|     31682|
|19    |lstm_gate_18_10_32_1__GCBM0__1      |           1|     16178|
|20    |lstm_gate_18_10_32_1__GCBM1__1      |           1|      7925|
+------+------------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:21 . Memory (MB): peak = 2007.805 ; gain = 577.699 ; free physical = 233833 ; free virtual = 298327
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |elementwise_mult_core_18_18_10_32_1    |           1|      5504|
|2     |lstm_gate_18_10_32_1__GCBM0            |           1|     16176|
|3     |lstm_gate_18_10_32_1__GCBM1            |           2|      4841|
|4     |lstm_gate_18_10_32_1__GCBM2            |           3|      7925|
|5     |lstm_gate_18_10_32_1__GCBM3            |           3|     10350|
|6     |lstm_gate_18_10_32_1__GCBM4            |           3|     12332|
|7     |lstm_gate_18_10_32_1__GCBM5            |           2|     12863|
|8     |output_activation_18_10_32_1__GB0      |           1|     16880|
|9     |output_activation_18_10_32_1__GB1      |           1|      7925|
|10    |output_activation_18_10_32_1__GB2      |           1|      8368|
|11    |output_activation_18_10_32_1__GB3      |           1|     10350|
|12    |output_activation_18_10_32_1__GB4      |           1|      9757|
|13    |C_LSTM_stage_2_18_10_32_1__GCB0        |           1|     21519|
|14    |C_LSTM_stage_2_18_10_32_1__GCB1        |           1|      6387|
|15    |C_LSTM_stage_2_18_10_32_1__GCB2        |           1|      8373|
|16    |C_LSTM_stage_2_18_10_32_1__GCB3        |           1|     12339|
|17    |C_LSTM_stage_2_18_10_32_1__GCB4        |           1|     14955|
|18    |C_LSTM_stage_2_18_10_32_1__GCB5        |           1|     31682|
|19    |lstm_gate_18_10_32_1__GCBM0__1         |           1|     16173|
|20    |lstm_gate_18_10_32_1__GCBM1__1         |           1|      7925|
|21    |lstm_gate_18_10_32_1__GCBM5__1         |           1|     12873|
|22    |elementwise_mult_core_18_18_10_32_1__1 |           4|      5511|
|23    |lstm_gate_18_10_32_1__GCBM0__2         |           1|     16173|
|24    |elementwise_mult_core_18_18_10_32_1__2 |           1|      5504|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4408]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4410]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4422]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4424]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4436]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4438]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4450]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4452]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4464]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4466]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4478]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4480]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4492]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4494]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4506]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4508]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4520]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4522]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4534]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4536]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4548]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4550]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4562]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4564]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4576]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4578]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4590]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4592]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4604]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4606]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4618]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4620]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4408]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4410]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4422]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4424]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4436]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4438]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4450]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4452]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4464]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4466]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4478]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4480]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4492]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4494]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4506]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4508]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4520]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4522]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4534]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4536]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4548]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4550]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4562]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4564]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4576]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4578]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4590]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4592]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4604]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4606]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4618]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4620]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4408]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4410]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4422]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4424]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4436]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4438]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4450]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4452]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4464]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4466]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4478]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4480]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4492]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4494]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4506]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4508]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4520]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4522]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4534]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4536]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4548]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4550]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4562]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4564]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4576]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4578]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4590]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4592]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4604]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4606]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4618]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4620]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4408]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4410]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4422]
INFO: [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant '1' value. Packing the registers will cause simulation mismatch at initial cycle [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1.v:4424]
INFO: [Common 17-14] Message 'Synth 8-5842' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:06 ; elapsed = 00:01:45 . Memory (MB): peak = 2015.809 ; gain = 585.703 ; free physical = 235613 ; free virtual = 300114
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |elementwise_mult_core_18_18_10_32_1    |           1|      3200|
|2     |lstm_gate_18_10_32_1__GCBM0            |           1|     15791|
|3     |lstm_gate_18_10_32_1__GCBM1            |           1|      1689|
|4     |lstm_gate_18_10_32_1__GCBM2            |           1|      2397|
|5     |lstm_gate_18_10_32_1__GCBM3            |           3|      3246|
|6     |lstm_gate_18_10_32_1__GCBM4            |           3|      3846|
|7     |lstm_gate_18_10_32_1__GCBM5            |           2|      5046|
|8     |output_activation_18_10_32_1__GB0      |           1|      8110|
|9     |output_activation_18_10_32_1__GB1      |           1|      2397|
|10    |output_activation_18_10_32_1__GB2      |           1|      2646|
|11    |output_activation_18_10_32_1__GB3      |           1|      3246|
|12    |output_activation_18_10_32_1__GB4      |           1|      3846|
|13    |C_LSTM_stage_2_18_10_32_1__GCB0        |           1|      9831|
|14    |C_LSTM_stage_2_18_10_32_1__GCB1        |           1|      2184|
|15    |C_LSTM_stage_2_18_10_32_1__GCB2        |           1|      2833|
|16    |C_LSTM_stage_2_18_10_32_1__GCB3        |           1|      4125|
|17    |C_LSTM_stage_2_18_10_32_1__GCB4        |           1|     10752|
|18    |C_LSTM_stage_2_18_10_32_1__GCB5        |           1|     31682|
|19    |lstm_gate_18_10_32_1__GCBM0__1         |           1|     15788|
|20    |lstm_gate_18_10_32_1__GCBM1__1         |           1|      2397|
|21    |lstm_gate_18_10_32_1__GCBM5__1         |           1|      5055|
|22    |elementwise_mult_core_18_18_10_32_1__1 |           1|      3207|
|23    |lstm_gate_18_10_32_1__GCBM0__2         |           1|     15788|
|24    |elementwise_mult_core_18_18_10_32_1__2 |           1|      3200|
|25    |lstm_gate_18_10_32_1__GCBM2__1         |           1|      2397|
|26    |elementwise_mult_core_18_18_10_32_1__3 |           1|      3207|
|27    |lstm_gate_18_10_32_1__GCBM1__2         |           1|      1689|
|28    |lstm_gate_18_10_32_1__GCBM2__2         |           1|      2397|
|29    |elementwise_mult_core_18_18_10_32_1__4 |           1|      3207|
|30    |elementwise_mult_core_18_18_10_32_1__5 |           1|      3207|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:02:11 . Memory (MB): peak = 2209.422 ; gain = 779.316 ; free physical = 234867 ; free virtual = 299468
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:02:12 . Memory (MB): peak = 2209.422 ; gain = 779.316 ; free physical = 234838 ; free virtual = 299438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:37 ; elapsed = 00:02:19 . Memory (MB): peak = 2209.422 ; gain = 779.316 ; free physical = 234236 ; free virtual = 299043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:02:19 . Memory (MB): peak = 2209.422 ; gain = 779.316 ; free physical = 234225 ; free virtual = 299048
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:20 . Memory (MB): peak = 2209.422 ; gain = 779.316 ; free physical = 234181 ; free virtual = 299044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:21 . Memory (MB): peak = 2209.422 ; gain = 779.316 ; free physical = 234158 ; free virtual = 299041
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_0_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_1_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_2_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_3_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_4_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_5_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_6_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_7_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_8_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_9_reg[17]                                    | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_10_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_11_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_12_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_13_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_14_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_15_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_16_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_17_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_18_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_19_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_20_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_21_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_22_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_23_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_24_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_25_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_26_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_27_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_28_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_29_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_30_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_input/elementwise_add_core_18_18_32_add_2/reg_A_31_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_mult_core_18_18_10_32_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_0_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_1_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_2_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_3_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_4_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_5_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_6_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_7_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_8_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_9_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_10_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_11_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_12_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_13_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_14_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_15_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_16_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_17_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_18_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_19_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_20_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_21_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_22_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_23_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_24_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_25_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_26_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_27_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_28_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_29_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_30_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/elementwise_add_core_18_18_32_add_2/reg_A_31_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_forget/sigmoid_core_18_18_10_32_1_inst_0/valid_y_reg                                         | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_0_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_1_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_2_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_3_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_4_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_5_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_6_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_7_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_8_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_9_reg[17]                                   | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_10_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_11_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_12_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_13_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_14_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_15_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_16_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_17_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_18_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_19_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_20_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_21_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_22_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_23_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_24_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_25_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_26_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_27_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_28_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_29_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_30_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | lstm_gate_18_10_32_1_output/elementwise_add_core_18_18_32_add_2/reg_A_31_reg[17]                                  | 20     | 18    | YES          | NO                 | YES               | 0      | 18      | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]            | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_it_gt_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17]           | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]          | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17]         | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_ay_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst0/reg_by_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_ay_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst2/reg_by_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_ay_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst4/reg_by_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_ay_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst6/reg_by_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_ay_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst8/reg_by_reg[17]          | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst10/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst12/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst14/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst16/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst18/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst20/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst22/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst24/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst26/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst28/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_ay_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ot_tanh_mult/dsp_signed_mult_18x18_unit_18_18_1_inst30/reg_by_reg[17]         | 22     | 1     | YES          | NO                 | YES               | 0      | 1       | 
|C_LSTM_stage_2_18_10_32_1 | tanh_core_18_18_10_32_1_inst_0/valid_y_reg                                                                        | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_31_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_30_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_29_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_0_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_28_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_1_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_27_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_2_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_26_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_3_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_25_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_4_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_24_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_5_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_23_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_6_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_22_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_7_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_21_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_8_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_20_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_9_reg[17]                                                                                              | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_19_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_10_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_18_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_11_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_17_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_12_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_16_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_13_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_15_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | reg_out_ct_14_reg[17]                                                                                             | 14     | 18    | YES          | NO                 | YES               | 18     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_0/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_1/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_2/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_3/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_4/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_5/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_6/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_7/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_8/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_9/shift_registers_17_reg[16]                      | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_10/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_11/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_12/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_13/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_14/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_15/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_16/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_17/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_18/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_19/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_20/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_21/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_22/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_23/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_24/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_25/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_26/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_27/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_28/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_29/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_30/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_Ct/shift_register_unit_18_18_inst_31/shift_registers_17_reg[16]                     | 20     | 17    | YES          | NO                 | YES               | 0      | 17      | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_0/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_1/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_2/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_3/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_3/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_4/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_4/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_5/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_5/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_6/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_6/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_7/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_7/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_8/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_8/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_9/shift_registers_17_reg[17]               | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_9/shift_registers_17_reg[16]               | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_10/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_11/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_12/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_13/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_14/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_15/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_16/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_16/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_17/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_17/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_18/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_18/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_19/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_19/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_20/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_20/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_21/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_21/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_22/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_22/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_23/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_23/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_24/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_24/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_25/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_25/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_26/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_26/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_27/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_27/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_28/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_28/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_29/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_29/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_30/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_30/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_31/shift_registers_17_reg[17]              | 16     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_18_lstm_gate/shift_register_unit_18_18_inst_31/shift_registers_17_reg[16]              | 18     | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_0/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_1/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_2/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_3/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_4/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_5/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_6/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_7/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_8/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_9/shift_registers_5_reg[16]                | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_10/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_11/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_12/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_13/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_14/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_15/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_16/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_17/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_18/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_19/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_20/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_21/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_22/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_23/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_24/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_25/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_26/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_27/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_28/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_29/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_30/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | shift_register_group_18_32_6_eltwisemult/shift_register_unit_18_6_inst_31/shift_registers_5_reg[16]               | 8      | 17    | YES          | NO                 | YES               | 17     | 0       | 
|C_LSTM_stage_2_18_10_32_1 | elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult/fp_rounding_unit_1_37_10_inst0/valid_reg_reg                     | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+-------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  | 10375|
|2     |DSP48E1 |   220|
|3     |LUT1    |  4832|
|4     |LUT2    | 25550|
|5     |LUT3    | 15556|
|6     |LUT4    |  3871|
|7     |LUT5    |   794|
|8     |LUT6    | 16076|
|9     |SRL16E  |  1765|
|10    |SRLC32E |  2304|
|11    |FDRE    | 63011|
+------+--------+------+

Report Instance Areas: 
+------+---------------------------------------------------+----------------------------------------+-------+
|      |Instance                                           |Module                                  |Cells  |
+------+---------------------------------------------------+----------------------------------------+-------+
|1     |top                                                |                                        | 144354|
|2     |  elementwise_add_core_18_18_32_inst               |elementwise_add_core_18_18_32           |   3200|
|3     |  elementwise_mult_core_18_18_10_32_1_ft_Ct_1_mult |elementwise_mult_core_18_18_10_32_1     |   3237|
|4     |    dsp_signed_mult_18x18_unit_18_18_1_inst0       |dsp_signed_mult_18x18_unit_18_18_1_1270 |      5|
|5     |    dsp_signed_mult_18x18_unit_18_18_1_inst10      |dsp_signed_mult_18x18_unit_18_18_1_1271 |      4|
|6     |    dsp_signed_mult_18x18_unit_18_18_1_inst12      |dsp_signed_mult_18x18_unit_18_18_1_1272 |      4|
|7     |    dsp_signed_mult_18x18_unit_18_18_1_inst14      |dsp_signed_mult_18x18_unit_18_18_1_1273 |      4|
|8     |    dsp_signed_mult_18x18_unit_18_18_1_inst16      |dsp_signed_mult_18x18_unit_18_18_1_1274 |      4|
|9     |    dsp_signed_mult_18x18_unit_18_18_1_inst18      |dsp_signed_mult_18x18_unit_18_18_1_1275 |      4|
|10    |    dsp_signed_mult_18x18_unit_18_18_1_inst2       |dsp_signed_mult_18x18_unit_18_18_1_1276 |      4|
|11    |    dsp_signed_mult_18x18_unit_18_18_1_inst20      |dsp_signed_mult_18x18_unit_18_18_1_1277 |      4|
|12    |    dsp_signed_mult_18x18_unit_18_18_1_inst22      |dsp_signed_mult_18x18_unit_18_18_1_1278 |      4|
|13    |    dsp_signed_mult_18x18_unit_18_18_1_inst24      |dsp_signed_mult_18x18_unit_18_18_1_1279 |      4|
|14    |    dsp_signed_mult_18x18_unit_18_18_1_inst26      |dsp_signed_mult_18x18_unit_18_18_1_1280 |      4|
|15    |    dsp_signed_mult_18x18_unit_18_18_1_inst28      |dsp_signed_mult_18x18_unit_18_18_1_1281 |      4|
|16    |    dsp_signed_mult_18x18_unit_18_18_1_inst30      |dsp_signed_mult_18x18_unit_18_18_1_1282 |      4|
|17    |    dsp_signed_mult_18x18_unit_18_18_1_inst4       |dsp_signed_mult_18x18_unit_18_18_1_1283 |      4|
|18    |    dsp_signed_mult_18x18_unit_18_18_1_inst6       |dsp_signed_mult_18x18_unit_18_18_1_1284 |      4|
|19    |    dsp_signed_mult_18x18_unit_18_18_1_inst8       |dsp_signed_mult_18x18_unit_18_18_1_1285 |      4|
|20    |    fp_rounding_unit_1_37_10_inst0                 |fp_rounding_unit_1_37_10_1286           |     83|
|21    |    fp_rounding_unit_1_37_10_inst1                 |fp_rounding_unit_1_37_10_1287           |     79|
|22    |    fp_rounding_unit_1_37_10_inst10                |fp_rounding_unit_1_37_10_1288           |     79|
|23    |    fp_rounding_unit_1_37_10_inst11                |fp_rounding_unit_1_37_10_1289           |     79|
|24    |    fp_rounding_unit_1_37_10_inst12                |fp_rounding_unit_1_37_10_1290           |     79|
|25    |    fp_rounding_unit_1_37_10_inst13                |fp_rounding_unit_1_37_10_1291           |     79|
|26    |    fp_rounding_unit_1_37_10_inst14                |fp_rounding_unit_1_37_10_1292           |     79|
|27    |    fp_rounding_unit_1_37_10_inst15                |fp_rounding_unit_1_37_10_1293           |     79|
|28    |    fp_rounding_unit_1_37_10_inst16                |fp_rounding_unit_1_37_10_1294           |     79|
|29    |    fp_rounding_unit_1_37_10_inst17                |fp_rounding_unit_1_37_10_1295           |     79|
|30    |    fp_rounding_unit_1_37_10_inst18                |fp_rounding_unit_1_37_10_1296           |     79|
|31    |    fp_rounding_unit_1_37_10_inst19                |fp_rounding_unit_1_37_10_1297           |     79|
|32    |    fp_rounding_unit_1_37_10_inst2                 |fp_rounding_unit_1_37_10_1298           |     79|
|33    |    fp_rounding_unit_1_37_10_inst20                |fp_rounding_unit_1_37_10_1299           |     79|
|34    |    fp_rounding_unit_1_37_10_inst21                |fp_rounding_unit_1_37_10_1300           |     79|
|35    |    fp_rounding_unit_1_37_10_inst22                |fp_rounding_unit_1_37_10_1301           |     79|
|36    |    fp_rounding_unit_1_37_10_inst23                |fp_rounding_unit_1_37_10_1302           |     79|
|37    |    fp_rounding_unit_1_37_10_inst24                |fp_rounding_unit_1_37_10_1303           |     79|
|38    |    fp_rounding_unit_1_37_10_inst25                |fp_rounding_unit_1_37_10_1304           |     79|
|39    |    fp_rounding_unit_1_37_10_inst26                |fp_rounding_unit_1_37_10_1305           |     79|
|40    |    fp_rounding_unit_1_37_10_inst27                |fp_rounding_unit_1_37_10_1306           |     79|
|41    |    fp_rounding_unit_1_37_10_inst28                |fp_rounding_unit_1_37_10_1307           |     79|
|42    |    fp_rounding_unit_1_37_10_inst29                |fp_rounding_unit_1_37_10_1308           |     79|
|43    |    fp_rounding_unit_1_37_10_inst3                 |fp_rounding_unit_1_37_10_1309           |     79|
|44    |    fp_rounding_unit_1_37_10_inst30                |fp_rounding_unit_1_37_10_1310           |     79|
|45    |    fp_rounding_unit_1_37_10_inst31                |fp_rounding_unit_1_37_10_1311           |     79|
|46    |    fp_rounding_unit_1_37_10_inst4                 |fp_rounding_unit_1_37_10_1312           |     79|
|47    |    fp_rounding_unit_1_37_10_inst5                 |fp_rounding_unit_1_37_10_1313           |     79|
|48    |    fp_rounding_unit_1_37_10_inst6                 |fp_rounding_unit_1_37_10_1314           |     79|
|49    |    fp_rounding_unit_1_37_10_inst7                 |fp_rounding_unit_1_37_10_1315           |     79|
|50    |    fp_rounding_unit_1_37_10_inst8                 |fp_rounding_unit_1_37_10_1316           |     79|
|51    |    fp_rounding_unit_1_37_10_inst9                 |fp_rounding_unit_1_37_10_1317           |     79|
|52    |  elementwise_mult_core_18_18_10_32_1_it_gt_mult   |elementwise_mult_core_18_18_10_32_1_0   |   3232|
|53    |    dsp_signed_mult_18x18_unit_18_18_1_inst0       |dsp_signed_mult_18x18_unit_18_18_1_1222 |      4|
|54    |    dsp_signed_mult_18x18_unit_18_18_1_inst10      |dsp_signed_mult_18x18_unit_18_18_1_1223 |      4|
|55    |    dsp_signed_mult_18x18_unit_18_18_1_inst12      |dsp_signed_mult_18x18_unit_18_18_1_1224 |      4|
|56    |    dsp_signed_mult_18x18_unit_18_18_1_inst14      |dsp_signed_mult_18x18_unit_18_18_1_1225 |      4|
|57    |    dsp_signed_mult_18x18_unit_18_18_1_inst16      |dsp_signed_mult_18x18_unit_18_18_1_1226 |      4|
|58    |    dsp_signed_mult_18x18_unit_18_18_1_inst18      |dsp_signed_mult_18x18_unit_18_18_1_1227 |      4|
|59    |    dsp_signed_mult_18x18_unit_18_18_1_inst2       |dsp_signed_mult_18x18_unit_18_18_1_1228 |      4|
|60    |    dsp_signed_mult_18x18_unit_18_18_1_inst20      |dsp_signed_mult_18x18_unit_18_18_1_1229 |      4|
|61    |    dsp_signed_mult_18x18_unit_18_18_1_inst22      |dsp_signed_mult_18x18_unit_18_18_1_1230 |      4|
|62    |    dsp_signed_mult_18x18_unit_18_18_1_inst24      |dsp_signed_mult_18x18_unit_18_18_1_1231 |      4|
|63    |    dsp_signed_mult_18x18_unit_18_18_1_inst26      |dsp_signed_mult_18x18_unit_18_18_1_1232 |      4|
|64    |    dsp_signed_mult_18x18_unit_18_18_1_inst28      |dsp_signed_mult_18x18_unit_18_18_1_1233 |      4|
|65    |    dsp_signed_mult_18x18_unit_18_18_1_inst30      |dsp_signed_mult_18x18_unit_18_18_1_1234 |      4|
|66    |    dsp_signed_mult_18x18_unit_18_18_1_inst4       |dsp_signed_mult_18x18_unit_18_18_1_1235 |      4|
|67    |    dsp_signed_mult_18x18_unit_18_18_1_inst6       |dsp_signed_mult_18x18_unit_18_18_1_1236 |      4|
|68    |    dsp_signed_mult_18x18_unit_18_18_1_inst8       |dsp_signed_mult_18x18_unit_18_18_1_1237 |      4|
|69    |    fp_rounding_unit_1_37_10_inst0                 |fp_rounding_unit_1_37_10_1238           |     79|
|70    |    fp_rounding_unit_1_37_10_inst1                 |fp_rounding_unit_1_37_10_1239           |     79|
|71    |    fp_rounding_unit_1_37_10_inst10                |fp_rounding_unit_1_37_10_1240           |     79|
|72    |    fp_rounding_unit_1_37_10_inst11                |fp_rounding_unit_1_37_10_1241           |     79|
|73    |    fp_rounding_unit_1_37_10_inst12                |fp_rounding_unit_1_37_10_1242           |     79|
|74    |    fp_rounding_unit_1_37_10_inst13                |fp_rounding_unit_1_37_10_1243           |     79|
|75    |    fp_rounding_unit_1_37_10_inst14                |fp_rounding_unit_1_37_10_1244           |     79|
|76    |    fp_rounding_unit_1_37_10_inst15                |fp_rounding_unit_1_37_10_1245           |     79|
|77    |    fp_rounding_unit_1_37_10_inst16                |fp_rounding_unit_1_37_10_1246           |     79|
|78    |    fp_rounding_unit_1_37_10_inst17                |fp_rounding_unit_1_37_10_1247           |     79|
|79    |    fp_rounding_unit_1_37_10_inst18                |fp_rounding_unit_1_37_10_1248           |     79|
|80    |    fp_rounding_unit_1_37_10_inst19                |fp_rounding_unit_1_37_10_1249           |     79|
|81    |    fp_rounding_unit_1_37_10_inst2                 |fp_rounding_unit_1_37_10_1250           |     79|
|82    |    fp_rounding_unit_1_37_10_inst20                |fp_rounding_unit_1_37_10_1251           |     79|
|83    |    fp_rounding_unit_1_37_10_inst21                |fp_rounding_unit_1_37_10_1252           |     79|
|84    |    fp_rounding_unit_1_37_10_inst22                |fp_rounding_unit_1_37_10_1253           |     79|
|85    |    fp_rounding_unit_1_37_10_inst23                |fp_rounding_unit_1_37_10_1254           |     79|
|86    |    fp_rounding_unit_1_37_10_inst24                |fp_rounding_unit_1_37_10_1255           |     79|
|87    |    fp_rounding_unit_1_37_10_inst25                |fp_rounding_unit_1_37_10_1256           |     79|
|88    |    fp_rounding_unit_1_37_10_inst26                |fp_rounding_unit_1_37_10_1257           |     79|
|89    |    fp_rounding_unit_1_37_10_inst27                |fp_rounding_unit_1_37_10_1258           |     79|
|90    |    fp_rounding_unit_1_37_10_inst28                |fp_rounding_unit_1_37_10_1259           |     79|
|91    |    fp_rounding_unit_1_37_10_inst29                |fp_rounding_unit_1_37_10_1260           |     79|
|92    |    fp_rounding_unit_1_37_10_inst3                 |fp_rounding_unit_1_37_10_1261           |     79|
|93    |    fp_rounding_unit_1_37_10_inst30                |fp_rounding_unit_1_37_10_1262           |     79|
|94    |    fp_rounding_unit_1_37_10_inst31                |fp_rounding_unit_1_37_10_1263           |     79|
|95    |    fp_rounding_unit_1_37_10_inst4                 |fp_rounding_unit_1_37_10_1264           |     79|
|96    |    fp_rounding_unit_1_37_10_inst5                 |fp_rounding_unit_1_37_10_1265           |     79|
|97    |    fp_rounding_unit_1_37_10_inst6                 |fp_rounding_unit_1_37_10_1266           |     79|
|98    |    fp_rounding_unit_1_37_10_inst7                 |fp_rounding_unit_1_37_10_1267           |     79|
|99    |    fp_rounding_unit_1_37_10_inst8                 |fp_rounding_unit_1_37_10_1268           |     79|
|100   |    fp_rounding_unit_1_37_10_inst9                 |fp_rounding_unit_1_37_10_1269           |     79|
|101   |  elementwise_mult_core_18_18_10_32_1_ot_tanh_mult |elementwise_mult_core_18_18_10_32_1_1   |   3238|
|102   |    dsp_signed_mult_18x18_unit_18_18_1_inst0       |dsp_signed_mult_18x18_unit_18_18_1_1174 |      5|
|103   |    dsp_signed_mult_18x18_unit_18_18_1_inst10      |dsp_signed_mult_18x18_unit_18_18_1_1175 |      4|
|104   |    dsp_signed_mult_18x18_unit_18_18_1_inst12      |dsp_signed_mult_18x18_unit_18_18_1_1176 |      4|
|105   |    dsp_signed_mult_18x18_unit_18_18_1_inst14      |dsp_signed_mult_18x18_unit_18_18_1_1177 |      4|
|106   |    dsp_signed_mult_18x18_unit_18_18_1_inst16      |dsp_signed_mult_18x18_unit_18_18_1_1178 |      4|
|107   |    dsp_signed_mult_18x18_unit_18_18_1_inst18      |dsp_signed_mult_18x18_unit_18_18_1_1179 |      4|
|108   |    dsp_signed_mult_18x18_unit_18_18_1_inst2       |dsp_signed_mult_18x18_unit_18_18_1_1180 |      4|
|109   |    dsp_signed_mult_18x18_unit_18_18_1_inst20      |dsp_signed_mult_18x18_unit_18_18_1_1181 |      4|
|110   |    dsp_signed_mult_18x18_unit_18_18_1_inst22      |dsp_signed_mult_18x18_unit_18_18_1_1182 |      4|
|111   |    dsp_signed_mult_18x18_unit_18_18_1_inst24      |dsp_signed_mult_18x18_unit_18_18_1_1183 |      4|
|112   |    dsp_signed_mult_18x18_unit_18_18_1_inst26      |dsp_signed_mult_18x18_unit_18_18_1_1184 |      4|
|113   |    dsp_signed_mult_18x18_unit_18_18_1_inst28      |dsp_signed_mult_18x18_unit_18_18_1_1185 |      4|
|114   |    dsp_signed_mult_18x18_unit_18_18_1_inst30      |dsp_signed_mult_18x18_unit_18_18_1_1186 |      4|
|115   |    dsp_signed_mult_18x18_unit_18_18_1_inst4       |dsp_signed_mult_18x18_unit_18_18_1_1187 |      4|
|116   |    dsp_signed_mult_18x18_unit_18_18_1_inst6       |dsp_signed_mult_18x18_unit_18_18_1_1188 |      4|
|117   |    dsp_signed_mult_18x18_unit_18_18_1_inst8       |dsp_signed_mult_18x18_unit_18_18_1_1189 |      4|
|118   |    fp_rounding_unit_1_37_10_inst0                 |fp_rounding_unit_1_37_10_1190           |     83|
|119   |    fp_rounding_unit_1_37_10_inst1                 |fp_rounding_unit_1_37_10_1191           |     79|
|120   |    fp_rounding_unit_1_37_10_inst10                |fp_rounding_unit_1_37_10_1192           |     79|
|121   |    fp_rounding_unit_1_37_10_inst11                |fp_rounding_unit_1_37_10_1193           |     79|
|122   |    fp_rounding_unit_1_37_10_inst12                |fp_rounding_unit_1_37_10_1194           |     79|
|123   |    fp_rounding_unit_1_37_10_inst13                |fp_rounding_unit_1_37_10_1195           |     79|
|124   |    fp_rounding_unit_1_37_10_inst14                |fp_rounding_unit_1_37_10_1196           |     79|
|125   |    fp_rounding_unit_1_37_10_inst15                |fp_rounding_unit_1_37_10_1197           |     79|
|126   |    fp_rounding_unit_1_37_10_inst16                |fp_rounding_unit_1_37_10_1198           |     79|
|127   |    fp_rounding_unit_1_37_10_inst17                |fp_rounding_unit_1_37_10_1199           |     79|
|128   |    fp_rounding_unit_1_37_10_inst18                |fp_rounding_unit_1_37_10_1200           |     79|
|129   |    fp_rounding_unit_1_37_10_inst19                |fp_rounding_unit_1_37_10_1201           |     79|
|130   |    fp_rounding_unit_1_37_10_inst2                 |fp_rounding_unit_1_37_10_1202           |     79|
|131   |    fp_rounding_unit_1_37_10_inst20                |fp_rounding_unit_1_37_10_1203           |     79|
|132   |    fp_rounding_unit_1_37_10_inst21                |fp_rounding_unit_1_37_10_1204           |     79|
|133   |    fp_rounding_unit_1_37_10_inst22                |fp_rounding_unit_1_37_10_1205           |     79|
|134   |    fp_rounding_unit_1_37_10_inst23                |fp_rounding_unit_1_37_10_1206           |     79|
|135   |    fp_rounding_unit_1_37_10_inst24                |fp_rounding_unit_1_37_10_1207           |     79|
|136   |    fp_rounding_unit_1_37_10_inst25                |fp_rounding_unit_1_37_10_1208           |     79|
|137   |    fp_rounding_unit_1_37_10_inst26                |fp_rounding_unit_1_37_10_1209           |     79|
|138   |    fp_rounding_unit_1_37_10_inst27                |fp_rounding_unit_1_37_10_1210           |     79|
|139   |    fp_rounding_unit_1_37_10_inst28                |fp_rounding_unit_1_37_10_1211           |     79|
|140   |    fp_rounding_unit_1_37_10_inst29                |fp_rounding_unit_1_37_10_1212           |     79|
|141   |    fp_rounding_unit_1_37_10_inst3                 |fp_rounding_unit_1_37_10_1213           |     79|
|142   |    fp_rounding_unit_1_37_10_inst30                |fp_rounding_unit_1_37_10_1214           |     79|
|143   |    fp_rounding_unit_1_37_10_inst31                |fp_rounding_unit_1_37_10_1215           |     79|
|144   |    fp_rounding_unit_1_37_10_inst4                 |fp_rounding_unit_1_37_10_1216           |     79|
|145   |    fp_rounding_unit_1_37_10_inst5                 |fp_rounding_unit_1_37_10_1217           |     79|
|146   |    fp_rounding_unit_1_37_10_inst6                 |fp_rounding_unit_1_37_10_1218           |     79|
|147   |    fp_rounding_unit_1_37_10_inst7                 |fp_rounding_unit_1_37_10_1219           |     79|
|148   |    fp_rounding_unit_1_37_10_inst8                 |fp_rounding_unit_1_37_10_1220           |     79|
|149   |    fp_rounding_unit_1_37_10_inst9                 |fp_rounding_unit_1_37_10_1221           |     79|
|150   |  lstm_gate_18_10_32_1_forget                      |lstm_gate_18_10_32_1                    |  23537|
|151   |    elementwise_add_core_18_18_32_add_1            |elementwise_add_core_18_18_32_930       |   1888|
|152   |    elementwise_add_core_18_18_32_add_2            |elementwise_add_core_18_18_32_931       |   2467|
|153   |    elementwise_mult_core_18_18_10_32_1_mult       |elementwise_mult_core_18_18_10_32_1_932 |   3141|
|154   |      dsp_signed_mult_18x18_unit_18_18_1_inst0     |dsp_signed_mult_18x18_unit_18_18_1_1126 |      3|
|155   |      dsp_signed_mult_18x18_unit_18_18_1_inst10    |dsp_signed_mult_18x18_unit_18_18_1_1127 |      2|
|156   |      dsp_signed_mult_18x18_unit_18_18_1_inst12    |dsp_signed_mult_18x18_unit_18_18_1_1128 |      2|
|157   |      dsp_signed_mult_18x18_unit_18_18_1_inst14    |dsp_signed_mult_18x18_unit_18_18_1_1129 |      2|
|158   |      dsp_signed_mult_18x18_unit_18_18_1_inst16    |dsp_signed_mult_18x18_unit_18_18_1_1130 |      2|
|159   |      dsp_signed_mult_18x18_unit_18_18_1_inst18    |dsp_signed_mult_18x18_unit_18_18_1_1131 |      2|
|160   |      dsp_signed_mult_18x18_unit_18_18_1_inst2     |dsp_signed_mult_18x18_unit_18_18_1_1132 |      2|
|161   |      dsp_signed_mult_18x18_unit_18_18_1_inst20    |dsp_signed_mult_18x18_unit_18_18_1_1133 |      2|
|162   |      dsp_signed_mult_18x18_unit_18_18_1_inst22    |dsp_signed_mult_18x18_unit_18_18_1_1134 |      2|
|163   |      dsp_signed_mult_18x18_unit_18_18_1_inst24    |dsp_signed_mult_18x18_unit_18_18_1_1135 |      2|
|164   |      dsp_signed_mult_18x18_unit_18_18_1_inst26    |dsp_signed_mult_18x18_unit_18_18_1_1136 |      2|
|165   |      dsp_signed_mult_18x18_unit_18_18_1_inst28    |dsp_signed_mult_18x18_unit_18_18_1_1137 |      2|
|166   |      dsp_signed_mult_18x18_unit_18_18_1_inst30    |dsp_signed_mult_18x18_unit_18_18_1_1138 |      2|
|167   |      dsp_signed_mult_18x18_unit_18_18_1_inst4     |dsp_signed_mult_18x18_unit_18_18_1_1139 |      2|
|168   |      dsp_signed_mult_18x18_unit_18_18_1_inst6     |dsp_signed_mult_18x18_unit_18_18_1_1140 |      2|
|169   |      dsp_signed_mult_18x18_unit_18_18_1_inst8     |dsp_signed_mult_18x18_unit_18_18_1_1141 |      2|
|170   |      fp_rounding_unit_1_37_10_inst0               |fp_rounding_unit_1_37_10_1142           |     82|
|171   |      fp_rounding_unit_1_37_10_inst1               |fp_rounding_unit_1_37_10_1143           |     79|
|172   |      fp_rounding_unit_1_37_10_inst10              |fp_rounding_unit_1_37_10_1144           |     79|
|173   |      fp_rounding_unit_1_37_10_inst11              |fp_rounding_unit_1_37_10_1145           |     79|
|174   |      fp_rounding_unit_1_37_10_inst12              |fp_rounding_unit_1_37_10_1146           |     79|
|175   |      fp_rounding_unit_1_37_10_inst13              |fp_rounding_unit_1_37_10_1147           |     79|
|176   |      fp_rounding_unit_1_37_10_inst14              |fp_rounding_unit_1_37_10_1148           |     79|
|177   |      fp_rounding_unit_1_37_10_inst15              |fp_rounding_unit_1_37_10_1149           |     79|
|178   |      fp_rounding_unit_1_37_10_inst16              |fp_rounding_unit_1_37_10_1150           |     79|
|179   |      fp_rounding_unit_1_37_10_inst17              |fp_rounding_unit_1_37_10_1151           |     79|
|180   |      fp_rounding_unit_1_37_10_inst18              |fp_rounding_unit_1_37_10_1152           |     79|
|181   |      fp_rounding_unit_1_37_10_inst19              |fp_rounding_unit_1_37_10_1153           |     79|
|182   |      fp_rounding_unit_1_37_10_inst2               |fp_rounding_unit_1_37_10_1154           |     79|
|183   |      fp_rounding_unit_1_37_10_inst20              |fp_rounding_unit_1_37_10_1155           |     79|
|184   |      fp_rounding_unit_1_37_10_inst21              |fp_rounding_unit_1_37_10_1156           |     79|
|185   |      fp_rounding_unit_1_37_10_inst22              |fp_rounding_unit_1_37_10_1157           |     79|
|186   |      fp_rounding_unit_1_37_10_inst23              |fp_rounding_unit_1_37_10_1158           |     79|
|187   |      fp_rounding_unit_1_37_10_inst24              |fp_rounding_unit_1_37_10_1159           |     79|
|188   |      fp_rounding_unit_1_37_10_inst25              |fp_rounding_unit_1_37_10_1160           |     79|
|189   |      fp_rounding_unit_1_37_10_inst26              |fp_rounding_unit_1_37_10_1161           |     79|
|190   |      fp_rounding_unit_1_37_10_inst27              |fp_rounding_unit_1_37_10_1162           |     79|
|191   |      fp_rounding_unit_1_37_10_inst28              |fp_rounding_unit_1_37_10_1163           |     79|
|192   |      fp_rounding_unit_1_37_10_inst29              |fp_rounding_unit_1_37_10_1164           |     79|
|193   |      fp_rounding_unit_1_37_10_inst3               |fp_rounding_unit_1_37_10_1165           |     79|
|194   |      fp_rounding_unit_1_37_10_inst30              |fp_rounding_unit_1_37_10_1166           |     79|
|195   |      fp_rounding_unit_1_37_10_inst31              |fp_rounding_unit_1_37_10_1167           |     79|
|196   |      fp_rounding_unit_1_37_10_inst4               |fp_rounding_unit_1_37_10_1168           |     79|
|197   |      fp_rounding_unit_1_37_10_inst5               |fp_rounding_unit_1_37_10_1169           |     79|
|198   |      fp_rounding_unit_1_37_10_inst6               |fp_rounding_unit_1_37_10_1170           |     79|
|199   |      fp_rounding_unit_1_37_10_inst7               |fp_rounding_unit_1_37_10_1171           |     79|
|200   |      fp_rounding_unit_1_37_10_inst8               |fp_rounding_unit_1_37_10_1172           |     79|
|201   |      fp_rounding_unit_1_37_10_inst9               |fp_rounding_unit_1_37_10_1173           |     79|
|202   |    shift_register_group_18_32_10_Ct               |shift_register_group_18_32_10_933       |   1728|
|203   |      shift_register_unit_18_18_inst_0             |shift_register_unit_18_18_1094          |     54|
|204   |      shift_register_unit_18_18_inst_1             |shift_register_unit_18_18_1095          |     54|
|205   |      shift_register_unit_18_18_inst_10            |shift_register_unit_18_18_1096          |     54|
|206   |      shift_register_unit_18_18_inst_11            |shift_register_unit_18_18_1097          |     54|
|207   |      shift_register_unit_18_18_inst_12            |shift_register_unit_18_18_1098          |     54|
|208   |      shift_register_unit_18_18_inst_13            |shift_register_unit_18_18_1099          |     54|
|209   |      shift_register_unit_18_18_inst_14            |shift_register_unit_18_18_1100          |     54|
|210   |      shift_register_unit_18_18_inst_15            |shift_register_unit_18_18_1101          |     54|
|211   |      shift_register_unit_18_18_inst_16            |shift_register_unit_18_18_1102          |     54|
|212   |      shift_register_unit_18_18_inst_17            |shift_register_unit_18_18_1103          |     54|
|213   |      shift_register_unit_18_18_inst_18            |shift_register_unit_18_18_1104          |     54|
|214   |      shift_register_unit_18_18_inst_19            |shift_register_unit_18_18_1105          |     54|
|215   |      shift_register_unit_18_18_inst_2             |shift_register_unit_18_18_1106          |     54|
|216   |      shift_register_unit_18_18_inst_20            |shift_register_unit_18_18_1107          |     54|
|217   |      shift_register_unit_18_18_inst_21            |shift_register_unit_18_18_1108          |     54|
|218   |      shift_register_unit_18_18_inst_22            |shift_register_unit_18_18_1109          |     54|
|219   |      shift_register_unit_18_18_inst_23            |shift_register_unit_18_18_1110          |     54|
|220   |      shift_register_unit_18_18_inst_24            |shift_register_unit_18_18_1111          |     54|
|221   |      shift_register_unit_18_18_inst_25            |shift_register_unit_18_18_1112          |     54|
|222   |      shift_register_unit_18_18_inst_26            |shift_register_unit_18_18_1113          |     54|
|223   |      shift_register_unit_18_18_inst_27            |shift_register_unit_18_18_1114          |     54|
|224   |      shift_register_unit_18_18_inst_28            |shift_register_unit_18_18_1115          |     54|
|225   |      shift_register_unit_18_18_inst_29            |shift_register_unit_18_18_1116          |     54|
|226   |      shift_register_unit_18_18_inst_3             |shift_register_unit_18_18_1117          |     54|
|227   |      shift_register_unit_18_18_inst_30            |shift_register_unit_18_18_1118          |     54|
|228   |      shift_register_unit_18_18_inst_31            |shift_register_unit_18_18_1119          |     54|
|229   |      shift_register_unit_18_18_inst_4             |shift_register_unit_18_18_1120          |     54|
|230   |      shift_register_unit_18_18_inst_5             |shift_register_unit_18_18_1121          |     54|
|231   |      shift_register_unit_18_18_inst_6             |shift_register_unit_18_18_1122          |     54|
|232   |      shift_register_unit_18_18_inst_7             |shift_register_unit_18_18_1123          |     54|
|233   |      shift_register_unit_18_18_inst_8             |shift_register_unit_18_18_1124          |     54|
|234   |      shift_register_unit_18_18_inst_9             |shift_register_unit_18_18_1125          |     54|
|235   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1_934          |    514|
|236   |      abs_unit_18_inst                             |abs_unit_18_1090                        |     60|
|237   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1091         |    347|
|238   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1092           |     80|
|239   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1093            |      4|
|240   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_935          |    509|
|241   |      abs_unit_18_inst                             |abs_unit_18_1086                        |     60|
|242   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1087         |    347|
|243   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1088           |     77|
|244   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1089            |      4|
|245   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_936          |    509|
|246   |      abs_unit_18_inst                             |abs_unit_18_1082                        |     60|
|247   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1083         |    347|
|248   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1084           |     77|
|249   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1085            |      4|
|250   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_937          |    509|
|251   |      abs_unit_18_inst                             |abs_unit_18_1078                        |     60|
|252   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1079         |    347|
|253   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1080           |     77|
|254   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1081            |      4|
|255   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_938          |    509|
|256   |      abs_unit_18_inst                             |abs_unit_18_1074                        |     60|
|257   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1075         |    347|
|258   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1076           |     77|
|259   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1077            |      4|
|260   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_939          |    509|
|261   |      abs_unit_18_inst                             |abs_unit_18_1070                        |     60|
|262   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1071         |    347|
|263   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1072           |     77|
|264   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1073            |      4|
|265   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_940          |    227|
|266   |      abs_unit_18_inst                             |abs_unit_18_1066                        |     47|
|267   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1067         |     78|
|268   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1068           |     77|
|269   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1069            |      4|
|270   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_941          |    509|
|271   |      abs_unit_18_inst                             |abs_unit_18_1062                        |     60|
|272   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1063         |    347|
|273   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1064           |     77|
|274   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1065            |      4|
|275   |    sigmoid_core_18_18_10_32_1_inst_16             |sigmoid_core_18_18_10_32_1_942          |    509|
|276   |      abs_unit_18_inst                             |abs_unit_18_1058                        |     60|
|277   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1059         |    347|
|278   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1060           |     77|
|279   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1061            |      4|
|280   |    sigmoid_core_18_18_10_32_1_inst_17             |sigmoid_core_18_18_10_32_1_943          |    509|
|281   |      abs_unit_18_inst                             |abs_unit_18_1054                        |     60|
|282   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1055         |    347|
|283   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1056           |     77|
|284   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1057            |      4|
|285   |    sigmoid_core_18_18_10_32_1_inst_18             |sigmoid_core_18_18_10_32_1_944          |    509|
|286   |      abs_unit_18_inst                             |abs_unit_18_1050                        |     60|
|287   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1051         |    347|
|288   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1052           |     77|
|289   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1053            |      4|
|290   |    sigmoid_core_18_18_10_32_1_inst_19             |sigmoid_core_18_18_10_32_1_945          |    509|
|291   |      abs_unit_18_inst                             |abs_unit_18_1046                        |     60|
|292   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1047         |    347|
|293   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1048           |     77|
|294   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1049            |      4|
|295   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_946          |    509|
|296   |      abs_unit_18_inst                             |abs_unit_18_1042                        |     60|
|297   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1043         |    347|
|298   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1044           |     77|
|299   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1045            |      4|
|300   |    sigmoid_core_18_18_10_32_1_inst_20             |sigmoid_core_18_18_10_32_1_947          |    227|
|301   |      abs_unit_18_inst                             |abs_unit_18_1038                        |     47|
|302   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1039         |     78|
|303   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1040           |     77|
|304   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1041            |      4|
|305   |    sigmoid_core_18_18_10_32_1_inst_21             |sigmoid_core_18_18_10_32_1_948          |    509|
|306   |      abs_unit_18_inst                             |abs_unit_18_1034                        |     60|
|307   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1035         |    282|
|308   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1036           |     77|
|309   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1037            |      4|
|310   |    sigmoid_core_18_18_10_32_1_inst_22             |sigmoid_core_18_18_10_32_1_949          |    509|
|311   |      abs_unit_18_inst                             |abs_unit_18_1030                        |     60|
|312   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1031         |    347|
|313   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1032           |     77|
|314   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1033            |      4|
|315   |    sigmoid_core_18_18_10_32_1_inst_23             |sigmoid_core_18_18_10_32_1_950          |    508|
|316   |      abs_unit_18_inst                             |abs_unit_18_1026                        |     60|
|317   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1027         |    282|
|318   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1028           |     77|
|319   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1029            |      4|
|320   |    sigmoid_core_18_18_10_32_1_inst_24             |sigmoid_core_18_18_10_32_1_951          |    508|
|321   |      abs_unit_18_inst                             |abs_unit_18_1022                        |     60|
|322   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1023         |    282|
|323   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1024           |     77|
|324   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1025            |      4|
|325   |    sigmoid_core_18_18_10_32_1_inst_25             |sigmoid_core_18_18_10_32_1_952          |    508|
|326   |      abs_unit_18_inst                             |abs_unit_18_1018                        |     60|
|327   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1019         |    282|
|328   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1020           |     77|
|329   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1021            |      4|
|330   |    sigmoid_core_18_18_10_32_1_inst_26             |sigmoid_core_18_18_10_32_1_953          |    509|
|331   |      abs_unit_18_inst                             |abs_unit_18_1014                        |     60|
|332   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1015         |    282|
|333   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1016           |     77|
|334   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1017            |      4|
|335   |    sigmoid_core_18_18_10_32_1_inst_27             |sigmoid_core_18_18_10_32_1_954          |    508|
|336   |      abs_unit_18_inst                             |abs_unit_18_1010                        |     60|
|337   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1011         |    282|
|338   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1012           |     77|
|339   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1013            |      4|
|340   |    sigmoid_core_18_18_10_32_1_inst_28             |sigmoid_core_18_18_10_32_1_955          |    226|
|341   |      abs_unit_18_inst                             |abs_unit_18_1006                        |     47|
|342   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1007         |     13|
|343   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1008           |     77|
|344   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1009            |      4|
|345   |    sigmoid_core_18_18_10_32_1_inst_29             |sigmoid_core_18_18_10_32_1_956          |    226|
|346   |      abs_unit_18_inst                             |abs_unit_18_1002                        |     47|
|347   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_1003         |     13|
|348   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1004           |     77|
|349   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1005            |      4|
|350   |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_957          |    509|
|351   |      abs_unit_18_inst                             |abs_unit_18_998                         |     60|
|352   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_999          |    347|
|353   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_1000           |     77|
|354   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_1001            |      4|
|355   |    sigmoid_core_18_18_10_32_1_inst_30             |sigmoid_core_18_18_10_32_1_958          |    227|
|356   |      abs_unit_18_inst                             |abs_unit_18_994                         |     47|
|357   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_995          |     13|
|358   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_996            |     77|
|359   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_997             |      4|
|360   |    sigmoid_core_18_18_10_32_1_inst_31             |sigmoid_core_18_18_10_32_1_959          |    227|
|361   |      abs_unit_18_inst                             |abs_unit_18_990                         |     47|
|362   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_991          |     13|
|363   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_992            |     77|
|364   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_993             |      4|
|365   |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_960          |    509|
|366   |      abs_unit_18_inst                             |abs_unit_18_986                         |     60|
|367   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_987          |    347|
|368   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_988            |     77|
|369   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_989             |      4|
|370   |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_961          |    509|
|371   |      abs_unit_18_inst                             |abs_unit_18_982                         |     60|
|372   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_983          |    347|
|373   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_984            |     77|
|374   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_985             |      4|
|375   |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_962          |    509|
|376   |      abs_unit_18_inst                             |abs_unit_18_978                         |     60|
|377   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_979          |    347|
|378   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_980            |     77|
|379   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_981             |      4|
|380   |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_963          |    509|
|381   |      abs_unit_18_inst                             |abs_unit_18_974                         |     60|
|382   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_975          |    347|
|383   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_976            |     77|
|384   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_977             |      4|
|385   |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_964          |    227|
|386   |      abs_unit_18_inst                             |abs_unit_18_970                         |     47|
|387   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_971          |     78|
|388   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_972            |     77|
|389   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_973             |      4|
|390   |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_965          |    509|
|391   |      abs_unit_18_inst                             |abs_unit_18_966                         |     60|
|392   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_967          |    347|
|393   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_968            |     77|
|394   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_969             |      4|
|395   |  lstm_gate_18_10_32_1_input                       |lstm_gate_18_10_32_1_2                  |  24674|
|396   |    elementwise_add_core_18_18_32_add_1            |elementwise_add_core_18_18_32_686       |   1888|
|397   |    elementwise_add_core_18_18_32_add_2            |elementwise_add_core_18_18_32_687       |   2464|
|398   |    elementwise_mult_core_18_18_10_32_1_mult       |elementwise_mult_core_18_18_10_32_1_688 |   3146|
|399   |      dsp_signed_mult_18x18_unit_18_18_1_inst0     |dsp_signed_mult_18x18_unit_18_18_1_882  |      2|
|400   |      dsp_signed_mult_18x18_unit_18_18_1_inst10    |dsp_signed_mult_18x18_unit_18_18_1_883  |      2|
|401   |      dsp_signed_mult_18x18_unit_18_18_1_inst12    |dsp_signed_mult_18x18_unit_18_18_1_884  |      2|
|402   |      dsp_signed_mult_18x18_unit_18_18_1_inst14    |dsp_signed_mult_18x18_unit_18_18_1_885  |      3|
|403   |      dsp_signed_mult_18x18_unit_18_18_1_inst16    |dsp_signed_mult_18x18_unit_18_18_1_886  |      2|
|404   |      dsp_signed_mult_18x18_unit_18_18_1_inst18    |dsp_signed_mult_18x18_unit_18_18_1_887  |      2|
|405   |      dsp_signed_mult_18x18_unit_18_18_1_inst2     |dsp_signed_mult_18x18_unit_18_18_1_888  |      2|
|406   |      dsp_signed_mult_18x18_unit_18_18_1_inst20    |dsp_signed_mult_18x18_unit_18_18_1_889  |      3|
|407   |      dsp_signed_mult_18x18_unit_18_18_1_inst22    |dsp_signed_mult_18x18_unit_18_18_1_890  |      2|
|408   |      dsp_signed_mult_18x18_unit_18_18_1_inst24    |dsp_signed_mult_18x18_unit_18_18_1_891  |      2|
|409   |      dsp_signed_mult_18x18_unit_18_18_1_inst26    |dsp_signed_mult_18x18_unit_18_18_1_892  |      2|
|410   |      dsp_signed_mult_18x18_unit_18_18_1_inst28    |dsp_signed_mult_18x18_unit_18_18_1_893  |      2|
|411   |      dsp_signed_mult_18x18_unit_18_18_1_inst30    |dsp_signed_mult_18x18_unit_18_18_1_894  |      4|
|412   |      dsp_signed_mult_18x18_unit_18_18_1_inst4     |dsp_signed_mult_18x18_unit_18_18_1_895  |      2|
|413   |      dsp_signed_mult_18x18_unit_18_18_1_inst6     |dsp_signed_mult_18x18_unit_18_18_1_896  |      2|
|414   |      dsp_signed_mult_18x18_unit_18_18_1_inst8     |dsp_signed_mult_18x18_unit_18_18_1_897  |      3|
|415   |      fp_rounding_unit_1_37_10_inst0               |fp_rounding_unit_1_37_10_898            |     79|
|416   |      fp_rounding_unit_1_37_10_inst1               |fp_rounding_unit_1_37_10_899            |     79|
|417   |      fp_rounding_unit_1_37_10_inst10              |fp_rounding_unit_1_37_10_900            |     79|
|418   |      fp_rounding_unit_1_37_10_inst11              |fp_rounding_unit_1_37_10_901            |     79|
|419   |      fp_rounding_unit_1_37_10_inst12              |fp_rounding_unit_1_37_10_902            |     79|
|420   |      fp_rounding_unit_1_37_10_inst13              |fp_rounding_unit_1_37_10_903            |     79|
|421   |      fp_rounding_unit_1_37_10_inst14              |fp_rounding_unit_1_37_10_904            |     79|
|422   |      fp_rounding_unit_1_37_10_inst15              |fp_rounding_unit_1_37_10_905            |     79|
|423   |      fp_rounding_unit_1_37_10_inst16              |fp_rounding_unit_1_37_10_906            |     79|
|424   |      fp_rounding_unit_1_37_10_inst17              |fp_rounding_unit_1_37_10_907            |     79|
|425   |      fp_rounding_unit_1_37_10_inst18              |fp_rounding_unit_1_37_10_908            |     79|
|426   |      fp_rounding_unit_1_37_10_inst19              |fp_rounding_unit_1_37_10_909            |     79|
|427   |      fp_rounding_unit_1_37_10_inst2               |fp_rounding_unit_1_37_10_910            |     79|
|428   |      fp_rounding_unit_1_37_10_inst20              |fp_rounding_unit_1_37_10_911            |     79|
|429   |      fp_rounding_unit_1_37_10_inst21              |fp_rounding_unit_1_37_10_912            |     79|
|430   |      fp_rounding_unit_1_37_10_inst22              |fp_rounding_unit_1_37_10_913            |     79|
|431   |      fp_rounding_unit_1_37_10_inst23              |fp_rounding_unit_1_37_10_914            |     79|
|432   |      fp_rounding_unit_1_37_10_inst24              |fp_rounding_unit_1_37_10_915            |     79|
|433   |      fp_rounding_unit_1_37_10_inst25              |fp_rounding_unit_1_37_10_916            |     79|
|434   |      fp_rounding_unit_1_37_10_inst26              |fp_rounding_unit_1_37_10_917            |     79|
|435   |      fp_rounding_unit_1_37_10_inst27              |fp_rounding_unit_1_37_10_918            |     79|
|436   |      fp_rounding_unit_1_37_10_inst28              |fp_rounding_unit_1_37_10_919            |     79|
|437   |      fp_rounding_unit_1_37_10_inst29              |fp_rounding_unit_1_37_10_920            |     79|
|438   |      fp_rounding_unit_1_37_10_inst3               |fp_rounding_unit_1_37_10_921            |     79|
|439   |      fp_rounding_unit_1_37_10_inst30              |fp_rounding_unit_1_37_10_922            |     79|
|440   |      fp_rounding_unit_1_37_10_inst31              |fp_rounding_unit_1_37_10_923            |     79|
|441   |      fp_rounding_unit_1_37_10_inst4               |fp_rounding_unit_1_37_10_924            |     79|
|442   |      fp_rounding_unit_1_37_10_inst5               |fp_rounding_unit_1_37_10_925            |     79|
|443   |      fp_rounding_unit_1_37_10_inst6               |fp_rounding_unit_1_37_10_926            |     79|
|444   |      fp_rounding_unit_1_37_10_inst7               |fp_rounding_unit_1_37_10_927            |     79|
|445   |      fp_rounding_unit_1_37_10_inst8               |fp_rounding_unit_1_37_10_928            |     79|
|446   |      fp_rounding_unit_1_37_10_inst9               |fp_rounding_unit_1_37_10_929            |     79|
|447   |    shift_register_group_18_32_10_Ct               |shift_register_group_18_32_10_689       |   1728|
|448   |      shift_register_unit_18_18_inst_0             |shift_register_unit_18_18_850           |     54|
|449   |      shift_register_unit_18_18_inst_1             |shift_register_unit_18_18_851           |     54|
|450   |      shift_register_unit_18_18_inst_10            |shift_register_unit_18_18_852           |     54|
|451   |      shift_register_unit_18_18_inst_11            |shift_register_unit_18_18_853           |     54|
|452   |      shift_register_unit_18_18_inst_12            |shift_register_unit_18_18_854           |     54|
|453   |      shift_register_unit_18_18_inst_13            |shift_register_unit_18_18_855           |     54|
|454   |      shift_register_unit_18_18_inst_14            |shift_register_unit_18_18_856           |     54|
|455   |      shift_register_unit_18_18_inst_15            |shift_register_unit_18_18_857           |     54|
|456   |      shift_register_unit_18_18_inst_16            |shift_register_unit_18_18_858           |     54|
|457   |      shift_register_unit_18_18_inst_17            |shift_register_unit_18_18_859           |     54|
|458   |      shift_register_unit_18_18_inst_18            |shift_register_unit_18_18_860           |     54|
|459   |      shift_register_unit_18_18_inst_19            |shift_register_unit_18_18_861           |     54|
|460   |      shift_register_unit_18_18_inst_2             |shift_register_unit_18_18_862           |     54|
|461   |      shift_register_unit_18_18_inst_20            |shift_register_unit_18_18_863           |     54|
|462   |      shift_register_unit_18_18_inst_21            |shift_register_unit_18_18_864           |     54|
|463   |      shift_register_unit_18_18_inst_22            |shift_register_unit_18_18_865           |     54|
|464   |      shift_register_unit_18_18_inst_23            |shift_register_unit_18_18_866           |     54|
|465   |      shift_register_unit_18_18_inst_24            |shift_register_unit_18_18_867           |     54|
|466   |      shift_register_unit_18_18_inst_25            |shift_register_unit_18_18_868           |     54|
|467   |      shift_register_unit_18_18_inst_26            |shift_register_unit_18_18_869           |     54|
|468   |      shift_register_unit_18_18_inst_27            |shift_register_unit_18_18_870           |     54|
|469   |      shift_register_unit_18_18_inst_28            |shift_register_unit_18_18_871           |     54|
|470   |      shift_register_unit_18_18_inst_29            |shift_register_unit_18_18_872           |     54|
|471   |      shift_register_unit_18_18_inst_3             |shift_register_unit_18_18_873           |     54|
|472   |      shift_register_unit_18_18_inst_30            |shift_register_unit_18_18_874           |     54|
|473   |      shift_register_unit_18_18_inst_31            |shift_register_unit_18_18_875           |     54|
|474   |      shift_register_unit_18_18_inst_4             |shift_register_unit_18_18_876           |     54|
|475   |      shift_register_unit_18_18_inst_5             |shift_register_unit_18_18_877           |     54|
|476   |      shift_register_unit_18_18_inst_6             |shift_register_unit_18_18_878           |     54|
|477   |      shift_register_unit_18_18_inst_7             |shift_register_unit_18_18_879           |     54|
|478   |      shift_register_unit_18_18_inst_8             |shift_register_unit_18_18_880           |     54|
|479   |      shift_register_unit_18_18_inst_9             |shift_register_unit_18_18_881           |     54|
|480   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1_690          |    527|
|481   |      abs_unit_18_inst                             |abs_unit_18_846                         |     60|
|482   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_847          |    347|
|483   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_848            |     78|
|484   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_849             |      4|
|485   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_691          |    527|
|486   |      abs_unit_18_inst                             |abs_unit_18_842                         |     60|
|487   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_843          |    347|
|488   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_844            |     78|
|489   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_845             |      4|
|490   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_692          |    527|
|491   |      abs_unit_18_inst                             |abs_unit_18_838                         |     60|
|492   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_839          |    347|
|493   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_840            |     78|
|494   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_841             |      4|
|495   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_693          |    527|
|496   |      abs_unit_18_inst                             |abs_unit_18_834                         |     60|
|497   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_835          |    347|
|498   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_836            |     78|
|499   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_837             |      4|
|500   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_694          |    527|
|501   |      abs_unit_18_inst                             |abs_unit_18_830                         |     60|
|502   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_831          |    347|
|503   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_832            |     78|
|504   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_833             |      4|
|505   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_695          |    527|
|506   |      abs_unit_18_inst                             |abs_unit_18_826                         |     60|
|507   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_827          |    347|
|508   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_828            |     78|
|509   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_829             |      4|
|510   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_696          |    245|
|511   |      abs_unit_18_inst                             |abs_unit_18_822                         |     47|
|512   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_823          |     78|
|513   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_824            |     78|
|514   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_825             |      4|
|515   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_697          |    527|
|516   |      abs_unit_18_inst                             |abs_unit_18_818                         |     60|
|517   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_819          |    347|
|518   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_820            |     78|
|519   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_821             |      4|
|520   |    sigmoid_core_18_18_10_32_1_inst_16             |sigmoid_core_18_18_10_32_1_698          |    527|
|521   |      abs_unit_18_inst                             |abs_unit_18_814                         |     60|
|522   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_815          |    347|
|523   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_816            |     78|
|524   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_817             |      4|
|525   |    sigmoid_core_18_18_10_32_1_inst_17             |sigmoid_core_18_18_10_32_1_699          |    527|
|526   |      abs_unit_18_inst                             |abs_unit_18_810                         |     60|
|527   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_811          |    347|
|528   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_812            |     78|
|529   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_813             |      4|
|530   |    sigmoid_core_18_18_10_32_1_inst_18             |sigmoid_core_18_18_10_32_1_700          |    527|
|531   |      abs_unit_18_inst                             |abs_unit_18_806                         |     60|
|532   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_807          |    347|
|533   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_808            |     78|
|534   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_809             |      4|
|535   |    sigmoid_core_18_18_10_32_1_inst_19             |sigmoid_core_18_18_10_32_1_701          |    527|
|536   |      abs_unit_18_inst                             |abs_unit_18_802                         |     60|
|537   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_803          |    347|
|538   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_804            |     78|
|539   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_805             |      4|
|540   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_702          |    527|
|541   |      abs_unit_18_inst                             |abs_unit_18_798                         |     60|
|542   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_799          |    347|
|543   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_800            |     78|
|544   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_801             |      4|
|545   |    sigmoid_core_18_18_10_32_1_inst_20             |sigmoid_core_18_18_10_32_1_703          |    245|
|546   |      abs_unit_18_inst                             |abs_unit_18_794                         |     47|
|547   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_795          |     78|
|548   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_796            |     78|
|549   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_797             |      4|
|550   |    sigmoid_core_18_18_10_32_1_inst_21             |sigmoid_core_18_18_10_32_1_704          |    527|
|551   |      abs_unit_18_inst                             |abs_unit_18_790                         |     60|
|552   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_791          |    282|
|553   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_792            |     78|
|554   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_793             |      4|
|555   |    sigmoid_core_18_18_10_32_1_inst_22             |sigmoid_core_18_18_10_32_1_705          |    527|
|556   |      abs_unit_18_inst                             |abs_unit_18_786                         |     60|
|557   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_787          |    347|
|558   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_788            |     78|
|559   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_789             |      4|
|560   |    sigmoid_core_18_18_10_32_1_inst_23             |sigmoid_core_18_18_10_32_1_706          |    526|
|561   |      abs_unit_18_inst                             |abs_unit_18_782                         |     60|
|562   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_783          |    282|
|563   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_784            |     78|
|564   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_785             |      4|
|565   |    sigmoid_core_18_18_10_32_1_inst_24             |sigmoid_core_18_18_10_32_1_707          |    526|
|566   |      abs_unit_18_inst                             |abs_unit_18_778                         |     60|
|567   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_779          |    282|
|568   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_780            |     78|
|569   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_781             |      4|
|570   |    sigmoid_core_18_18_10_32_1_inst_25             |sigmoid_core_18_18_10_32_1_708          |    526|
|571   |      abs_unit_18_inst                             |abs_unit_18_774                         |     60|
|572   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_775          |    282|
|573   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_776            |     78|
|574   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_777             |      4|
|575   |    sigmoid_core_18_18_10_32_1_inst_26             |sigmoid_core_18_18_10_32_1_709          |    527|
|576   |      abs_unit_18_inst                             |abs_unit_18_770                         |     60|
|577   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_771          |    282|
|578   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_772            |     78|
|579   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_773             |      4|
|580   |    sigmoid_core_18_18_10_32_1_inst_27             |sigmoid_core_18_18_10_32_1_710          |    526|
|581   |      abs_unit_18_inst                             |abs_unit_18_766                         |     60|
|582   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_767          |    282|
|583   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_768            |     78|
|584   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_769             |      4|
|585   |    sigmoid_core_18_18_10_32_1_inst_28             |sigmoid_core_18_18_10_32_1_711          |    526|
|586   |      abs_unit_18_inst                             |abs_unit_18_762                         |     60|
|587   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_763          |    282|
|588   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_764            |     78|
|589   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_765             |      4|
|590   |    sigmoid_core_18_18_10_32_1_inst_29             |sigmoid_core_18_18_10_32_1_712          |    526|
|591   |      abs_unit_18_inst                             |abs_unit_18_758                         |     60|
|592   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_759          |    282|
|593   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_760            |     78|
|594   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_761             |      4|
|595   |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_713          |    527|
|596   |      abs_unit_18_inst                             |abs_unit_18_754                         |     60|
|597   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_755          |    347|
|598   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_756            |     78|
|599   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_757             |      4|
|600   |    sigmoid_core_18_18_10_32_1_inst_30             |sigmoid_core_18_18_10_32_1_714          |    245|
|601   |      abs_unit_18_inst                             |abs_unit_18_750                         |     47|
|602   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_751          |     13|
|603   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_752            |     78|
|604   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_753             |      4|
|605   |    sigmoid_core_18_18_10_32_1_inst_31             |sigmoid_core_18_18_10_32_1_715          |    245|
|606   |      abs_unit_18_inst                             |abs_unit_18_746                         |     47|
|607   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_747          |     13|
|608   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_748            |     78|
|609   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_749             |      4|
|610   |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_716          |    527|
|611   |      abs_unit_18_inst                             |abs_unit_18_742                         |     60|
|612   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_743          |    347|
|613   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_744            |     78|
|614   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_745             |      4|
|615   |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_717          |    527|
|616   |      abs_unit_18_inst                             |abs_unit_18_738                         |     60|
|617   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_739          |    347|
|618   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_740            |     78|
|619   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_741             |      4|
|620   |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_718          |    527|
|621   |      abs_unit_18_inst                             |abs_unit_18_734                         |     60|
|622   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_735          |    347|
|623   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_736            |     78|
|624   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_737             |      4|
|625   |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_719          |    527|
|626   |      abs_unit_18_inst                             |abs_unit_18_730                         |     60|
|627   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_731          |    347|
|628   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_732            |     78|
|629   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_733             |      4|
|630   |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_720          |    245|
|631   |      abs_unit_18_inst                             |abs_unit_18_726                         |     47|
|632   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_727          |     78|
|633   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_728            |     78|
|634   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_729             |      4|
|635   |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_721          |    527|
|636   |      abs_unit_18_inst                             |abs_unit_18_722                         |     60|
|637   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_723          |    347|
|638   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_724            |     78|
|639   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_725             |      4|
|640   |  lstm_gate_18_10_32_1_output                      |lstm_gate_18_10_32_1_3                  |  22954|
|641   |    elementwise_add_core_18_18_32_add_1            |elementwise_add_core_18_18_32_445       |   1888|
|642   |    elementwise_add_core_18_18_32_add_2            |elementwise_add_core_18_18_32_446       |   2464|
|643   |    elementwise_mult_core_18_18_10_32_1_mult       |elementwise_mult_core_18_18_10_32_1_447 |   3140|
|644   |      dsp_signed_mult_18x18_unit_18_18_1_inst0     |dsp_signed_mult_18x18_unit_18_18_1      |      2|
|645   |      dsp_signed_mult_18x18_unit_18_18_1_inst10    |dsp_signed_mult_18x18_unit_18_18_1_640  |      2|
|646   |      dsp_signed_mult_18x18_unit_18_18_1_inst12    |dsp_signed_mult_18x18_unit_18_18_1_641  |      2|
|647   |      dsp_signed_mult_18x18_unit_18_18_1_inst14    |dsp_signed_mult_18x18_unit_18_18_1_642  |      2|
|648   |      dsp_signed_mult_18x18_unit_18_18_1_inst16    |dsp_signed_mult_18x18_unit_18_18_1_643  |      2|
|649   |      dsp_signed_mult_18x18_unit_18_18_1_inst18    |dsp_signed_mult_18x18_unit_18_18_1_644  |      2|
|650   |      dsp_signed_mult_18x18_unit_18_18_1_inst2     |dsp_signed_mult_18x18_unit_18_18_1_645  |      2|
|651   |      dsp_signed_mult_18x18_unit_18_18_1_inst20    |dsp_signed_mult_18x18_unit_18_18_1_646  |      2|
|652   |      dsp_signed_mult_18x18_unit_18_18_1_inst22    |dsp_signed_mult_18x18_unit_18_18_1_647  |      2|
|653   |      dsp_signed_mult_18x18_unit_18_18_1_inst24    |dsp_signed_mult_18x18_unit_18_18_1_648  |      2|
|654   |      dsp_signed_mult_18x18_unit_18_18_1_inst26    |dsp_signed_mult_18x18_unit_18_18_1_649  |      2|
|655   |      dsp_signed_mult_18x18_unit_18_18_1_inst28    |dsp_signed_mult_18x18_unit_18_18_1_650  |      4|
|656   |      dsp_signed_mult_18x18_unit_18_18_1_inst30    |dsp_signed_mult_18x18_unit_18_18_1_651  |      2|
|657   |      dsp_signed_mult_18x18_unit_18_18_1_inst4     |dsp_signed_mult_18x18_unit_18_18_1_652  |      2|
|658   |      dsp_signed_mult_18x18_unit_18_18_1_inst6     |dsp_signed_mult_18x18_unit_18_18_1_653  |      2|
|659   |      dsp_signed_mult_18x18_unit_18_18_1_inst8     |dsp_signed_mult_18x18_unit_18_18_1_654  |      2|
|660   |      fp_rounding_unit_1_37_10_inst0               |fp_rounding_unit_1_37_10                |     79|
|661   |      fp_rounding_unit_1_37_10_inst1               |fp_rounding_unit_1_37_10_655            |     79|
|662   |      fp_rounding_unit_1_37_10_inst10              |fp_rounding_unit_1_37_10_656            |     79|
|663   |      fp_rounding_unit_1_37_10_inst11              |fp_rounding_unit_1_37_10_657            |     79|
|664   |      fp_rounding_unit_1_37_10_inst12              |fp_rounding_unit_1_37_10_658            |     79|
|665   |      fp_rounding_unit_1_37_10_inst13              |fp_rounding_unit_1_37_10_659            |     79|
|666   |      fp_rounding_unit_1_37_10_inst14              |fp_rounding_unit_1_37_10_660            |     79|
|667   |      fp_rounding_unit_1_37_10_inst15              |fp_rounding_unit_1_37_10_661            |     79|
|668   |      fp_rounding_unit_1_37_10_inst16              |fp_rounding_unit_1_37_10_662            |     79|
|669   |      fp_rounding_unit_1_37_10_inst17              |fp_rounding_unit_1_37_10_663            |     79|
|670   |      fp_rounding_unit_1_37_10_inst18              |fp_rounding_unit_1_37_10_664            |     79|
|671   |      fp_rounding_unit_1_37_10_inst19              |fp_rounding_unit_1_37_10_665            |     79|
|672   |      fp_rounding_unit_1_37_10_inst2               |fp_rounding_unit_1_37_10_666            |     79|
|673   |      fp_rounding_unit_1_37_10_inst20              |fp_rounding_unit_1_37_10_667            |     79|
|674   |      fp_rounding_unit_1_37_10_inst21              |fp_rounding_unit_1_37_10_668            |     79|
|675   |      fp_rounding_unit_1_37_10_inst22              |fp_rounding_unit_1_37_10_669            |     79|
|676   |      fp_rounding_unit_1_37_10_inst23              |fp_rounding_unit_1_37_10_670            |     79|
|677   |      fp_rounding_unit_1_37_10_inst24              |fp_rounding_unit_1_37_10_671            |     79|
|678   |      fp_rounding_unit_1_37_10_inst25              |fp_rounding_unit_1_37_10_672            |     79|
|679   |      fp_rounding_unit_1_37_10_inst26              |fp_rounding_unit_1_37_10_673            |     79|
|680   |      fp_rounding_unit_1_37_10_inst27              |fp_rounding_unit_1_37_10_674            |     79|
|681   |      fp_rounding_unit_1_37_10_inst28              |fp_rounding_unit_1_37_10_675            |     79|
|682   |      fp_rounding_unit_1_37_10_inst29              |fp_rounding_unit_1_37_10_676            |     79|
|683   |      fp_rounding_unit_1_37_10_inst3               |fp_rounding_unit_1_37_10_677            |     79|
|684   |      fp_rounding_unit_1_37_10_inst30              |fp_rounding_unit_1_37_10_678            |     79|
|685   |      fp_rounding_unit_1_37_10_inst31              |fp_rounding_unit_1_37_10_679            |     79|
|686   |      fp_rounding_unit_1_37_10_inst4               |fp_rounding_unit_1_37_10_680            |     79|
|687   |      fp_rounding_unit_1_37_10_inst5               |fp_rounding_unit_1_37_10_681            |     79|
|688   |      fp_rounding_unit_1_37_10_inst6               |fp_rounding_unit_1_37_10_682            |     79|
|689   |      fp_rounding_unit_1_37_10_inst7               |fp_rounding_unit_1_37_10_683            |     79|
|690   |      fp_rounding_unit_1_37_10_inst8               |fp_rounding_unit_1_37_10_684            |     79|
|691   |      fp_rounding_unit_1_37_10_inst9               |fp_rounding_unit_1_37_10_685            |     79|
|692   |    shift_register_group_18_32_10_Ct               |shift_register_group_18_32_10           |   1728|
|693   |      shift_register_unit_18_18_inst_0             |shift_register_unit_18_18_608           |     54|
|694   |      shift_register_unit_18_18_inst_1             |shift_register_unit_18_18_609           |     54|
|695   |      shift_register_unit_18_18_inst_10            |shift_register_unit_18_18_610           |     54|
|696   |      shift_register_unit_18_18_inst_11            |shift_register_unit_18_18_611           |     54|
|697   |      shift_register_unit_18_18_inst_12            |shift_register_unit_18_18_612           |     54|
|698   |      shift_register_unit_18_18_inst_13            |shift_register_unit_18_18_613           |     54|
|699   |      shift_register_unit_18_18_inst_14            |shift_register_unit_18_18_614           |     54|
|700   |      shift_register_unit_18_18_inst_15            |shift_register_unit_18_18_615           |     54|
|701   |      shift_register_unit_18_18_inst_16            |shift_register_unit_18_18_616           |     54|
|702   |      shift_register_unit_18_18_inst_17            |shift_register_unit_18_18_617           |     54|
|703   |      shift_register_unit_18_18_inst_18            |shift_register_unit_18_18_618           |     54|
|704   |      shift_register_unit_18_18_inst_19            |shift_register_unit_18_18_619           |     54|
|705   |      shift_register_unit_18_18_inst_2             |shift_register_unit_18_18_620           |     54|
|706   |      shift_register_unit_18_18_inst_20            |shift_register_unit_18_18_621           |     54|
|707   |      shift_register_unit_18_18_inst_21            |shift_register_unit_18_18_622           |     54|
|708   |      shift_register_unit_18_18_inst_22            |shift_register_unit_18_18_623           |     54|
|709   |      shift_register_unit_18_18_inst_23            |shift_register_unit_18_18_624           |     54|
|710   |      shift_register_unit_18_18_inst_24            |shift_register_unit_18_18_625           |     54|
|711   |      shift_register_unit_18_18_inst_25            |shift_register_unit_18_18_626           |     54|
|712   |      shift_register_unit_18_18_inst_26            |shift_register_unit_18_18_627           |     54|
|713   |      shift_register_unit_18_18_inst_27            |shift_register_unit_18_18_628           |     54|
|714   |      shift_register_unit_18_18_inst_28            |shift_register_unit_18_18_629           |     54|
|715   |      shift_register_unit_18_18_inst_29            |shift_register_unit_18_18_630           |     54|
|716   |      shift_register_unit_18_18_inst_3             |shift_register_unit_18_18_631           |     54|
|717   |      shift_register_unit_18_18_inst_30            |shift_register_unit_18_18_632           |     54|
|718   |      shift_register_unit_18_18_inst_31            |shift_register_unit_18_18_633           |     54|
|719   |      shift_register_unit_18_18_inst_4             |shift_register_unit_18_18_634           |     54|
|720   |      shift_register_unit_18_18_inst_5             |shift_register_unit_18_18_635           |     54|
|721   |      shift_register_unit_18_18_inst_6             |shift_register_unit_18_18_636           |     54|
|722   |      shift_register_unit_18_18_inst_7             |shift_register_unit_18_18_637           |     54|
|723   |      shift_register_unit_18_18_inst_8             |shift_register_unit_18_18_638           |     54|
|724   |      shift_register_unit_18_18_inst_9             |shift_register_unit_18_18_639           |     54|
|725   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1_448          |    493|
|726   |      abs_unit_18_inst                             |abs_unit_18_604                         |     60|
|727   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_605          |    347|
|728   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_606            |     61|
|729   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_607             |      4|
|730   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_449          |    491|
|731   |      abs_unit_18_inst                             |abs_unit_18_600                         |     60|
|732   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_601          |    347|
|733   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_602            |     60|
|734   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_603             |      4|
|735   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_450          |    491|
|736   |      abs_unit_18_inst                             |abs_unit_18_596                         |     60|
|737   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_597          |    347|
|738   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_598            |     60|
|739   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_599             |      4|
|740   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_451          |    491|
|741   |      abs_unit_18_inst                             |abs_unit_18_592                         |     60|
|742   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_593          |    347|
|743   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_594            |     60|
|744   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_595             |      4|
|745   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_452          |    491|
|746   |      abs_unit_18_inst                             |abs_unit_18_588                         |     60|
|747   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_589          |    347|
|748   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_590            |     60|
|749   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_591             |      4|
|750   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_453          |    491|
|751   |      abs_unit_18_inst                             |abs_unit_18_584                         |     60|
|752   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_585          |    347|
|753   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_586            |     60|
|754   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_587             |      4|
|755   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_454          |    209|
|756   |      abs_unit_18_inst                             |abs_unit_18_580                         |     47|
|757   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_581          |     78|
|758   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_582            |     60|
|759   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_583             |      4|
|760   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_455          |    491|
|761   |      abs_unit_18_inst                             |abs_unit_18_576                         |     60|
|762   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_577          |    347|
|763   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_578            |     60|
|764   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_579             |      4|
|765   |    sigmoid_core_18_18_10_32_1_inst_16             |sigmoid_core_18_18_10_32_1_456          |    491|
|766   |      abs_unit_18_inst                             |abs_unit_18_572                         |     60|
|767   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_573          |    347|
|768   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_574            |     60|
|769   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_575             |      4|
|770   |    sigmoid_core_18_18_10_32_1_inst_17             |sigmoid_core_18_18_10_32_1_457          |    491|
|771   |      abs_unit_18_inst                             |abs_unit_18_568                         |     60|
|772   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_569          |    347|
|773   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_570            |     60|
|774   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_571             |      4|
|775   |    sigmoid_core_18_18_10_32_1_inst_18             |sigmoid_core_18_18_10_32_1_458          |    491|
|776   |      abs_unit_18_inst                             |abs_unit_18_564                         |     60|
|777   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_565          |    347|
|778   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_566            |     60|
|779   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_567             |      4|
|780   |    sigmoid_core_18_18_10_32_1_inst_19             |sigmoid_core_18_18_10_32_1_459          |    491|
|781   |      abs_unit_18_inst                             |abs_unit_18_560                         |     60|
|782   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_561          |    347|
|783   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_562            |     60|
|784   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_563             |      4|
|785   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_460          |    491|
|786   |      abs_unit_18_inst                             |abs_unit_18_556                         |     60|
|787   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_557          |    347|
|788   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_558            |     60|
|789   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_559             |      4|
|790   |    sigmoid_core_18_18_10_32_1_inst_20             |sigmoid_core_18_18_10_32_1_461          |    209|
|791   |      abs_unit_18_inst                             |abs_unit_18_552                         |     47|
|792   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_553          |     78|
|793   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_554            |     60|
|794   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_555             |      4|
|795   |    sigmoid_core_18_18_10_32_1_inst_21             |sigmoid_core_18_18_10_32_1_462          |    491|
|796   |      abs_unit_18_inst                             |abs_unit_18_548                         |     60|
|797   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_549          |    282|
|798   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_550            |     60|
|799   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_551             |      4|
|800   |    sigmoid_core_18_18_10_32_1_inst_22             |sigmoid_core_18_18_10_32_1_463          |    491|
|801   |      abs_unit_18_inst                             |abs_unit_18_544                         |     60|
|802   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_545          |    347|
|803   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_546            |     60|
|804   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_547             |      4|
|805   |    sigmoid_core_18_18_10_32_1_inst_23             |sigmoid_core_18_18_10_32_1_464          |    490|
|806   |      abs_unit_18_inst                             |abs_unit_18_540                         |     60|
|807   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_541          |    282|
|808   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_542            |     60|
|809   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_543             |      4|
|810   |    sigmoid_core_18_18_10_32_1_inst_24             |sigmoid_core_18_18_10_32_1_465          |    490|
|811   |      abs_unit_18_inst                             |abs_unit_18_536                         |     60|
|812   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_537          |    282|
|813   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_538            |     60|
|814   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_539             |      4|
|815   |    sigmoid_core_18_18_10_32_1_inst_25             |sigmoid_core_18_18_10_32_1_466          |    490|
|816   |      abs_unit_18_inst                             |abs_unit_18_532                         |     60|
|817   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_533          |    282|
|818   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_534            |     60|
|819   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_535             |      4|
|820   |    sigmoid_core_18_18_10_32_1_inst_26             |sigmoid_core_18_18_10_32_1_467          |    491|
|821   |      abs_unit_18_inst                             |abs_unit_18_528                         |     60|
|822   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_529          |    282|
|823   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_530            |     60|
|824   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_531             |      4|
|825   |    sigmoid_core_18_18_10_32_1_inst_27             |sigmoid_core_18_18_10_32_1_468          |    490|
|826   |      abs_unit_18_inst                             |abs_unit_18_524                         |     60|
|827   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_525          |    282|
|828   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_526            |     60|
|829   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_527             |      4|
|830   |    sigmoid_core_18_18_10_32_1_inst_28             |sigmoid_core_18_18_10_32_1_469          |    208|
|831   |      abs_unit_18_inst                             |abs_unit_18_520                         |     47|
|832   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_521          |     13|
|833   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_522            |     60|
|834   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_523             |      4|
|835   |    sigmoid_core_18_18_10_32_1_inst_29             |sigmoid_core_18_18_10_32_1_470          |    208|
|836   |      abs_unit_18_inst                             |abs_unit_18_516                         |     47|
|837   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_517          |     13|
|838   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_518            |     60|
|839   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_519             |      4|
|840   |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_471          |    491|
|841   |      abs_unit_18_inst                             |abs_unit_18_512                         |     60|
|842   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_513          |    347|
|843   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_514            |     60|
|844   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_515             |      4|
|845   |    sigmoid_core_18_18_10_32_1_inst_30             |sigmoid_core_18_18_10_32_1_472          |    209|
|846   |      abs_unit_18_inst                             |abs_unit_18_508                         |     47|
|847   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_509          |     13|
|848   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_510            |     60|
|849   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_511             |      4|
|850   |    sigmoid_core_18_18_10_32_1_inst_31             |sigmoid_core_18_18_10_32_1_473          |    209|
|851   |      abs_unit_18_inst                             |abs_unit_18_504                         |     47|
|852   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_505          |     13|
|853   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_506            |     60|
|854   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_507             |      4|
|855   |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_474          |    491|
|856   |      abs_unit_18_inst                             |abs_unit_18_500                         |     60|
|857   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_501          |    347|
|858   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_502            |     60|
|859   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_503             |      4|
|860   |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_475          |    491|
|861   |      abs_unit_18_inst                             |abs_unit_18_496                         |     60|
|862   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_497          |    347|
|863   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_498            |     60|
|864   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_499             |      4|
|865   |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_476          |    491|
|866   |      abs_unit_18_inst                             |abs_unit_18_492                         |     60|
|867   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_493          |    347|
|868   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_494            |     60|
|869   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_495             |      4|
|870   |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_477          |    491|
|871   |      abs_unit_18_inst                             |abs_unit_18_488                         |     60|
|872   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_489          |    347|
|873   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_490            |     60|
|874   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_491             |      4|
|875   |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_478          |    209|
|876   |      abs_unit_18_inst                             |abs_unit_18_484                         |     47|
|877   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_485          |     78|
|878   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_486            |     60|
|879   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_487             |      4|
|880   |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_479          |    491|
|881   |      abs_unit_18_inst                             |abs_unit_18_480                         |     60|
|882   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_481          |    347|
|883   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_482            |     60|
|884   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_483             |      4|
|885   |  output_activation_18_10_32_1_inst                |output_activation_18_10_32_1            |  16309|
|886   |    elementwise_add_core_18_18_32_inst             |elementwise_add_core_18_18_32_285       |   1728|
|887   |    sigmoid_core_18_18_10_32_1_inst_0              |sigmoid_core_18_18_10_32_1              |    491|
|888   |      abs_unit_18_inst                             |abs_unit_18_441                         |     60|
|889   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_442          |    347|
|890   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_443            |     60|
|891   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_444             |      4|
|892   |    sigmoid_core_18_18_10_32_1_inst_1              |sigmoid_core_18_18_10_32_1_286          |    491|
|893   |      abs_unit_18_inst                             |abs_unit_18_437                         |     60|
|894   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_438          |    347|
|895   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_439            |     60|
|896   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_440             |      4|
|897   |    sigmoid_core_18_18_10_32_1_inst_10             |sigmoid_core_18_18_10_32_1_287          |    491|
|898   |      abs_unit_18_inst                             |abs_unit_18_433                         |     60|
|899   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_434          |    347|
|900   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_435            |     60|
|901   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_436             |      4|
|902   |    sigmoid_core_18_18_10_32_1_inst_11             |sigmoid_core_18_18_10_32_1_288          |    209|
|903   |      abs_unit_18_inst                             |abs_unit_18_429                         |     47|
|904   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_430          |     78|
|905   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_431            |     60|
|906   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_432             |      4|
|907   |    sigmoid_core_18_18_10_32_1_inst_12             |sigmoid_core_18_18_10_32_1_289          |    491|
|908   |      abs_unit_18_inst                             |abs_unit_18_425                         |     60|
|909   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_426          |    347|
|910   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_427            |     60|
|911   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_428             |      4|
|912   |    sigmoid_core_18_18_10_32_1_inst_13             |sigmoid_core_18_18_10_32_1_290          |    491|
|913   |      abs_unit_18_inst                             |abs_unit_18_421                         |     60|
|914   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_422          |    347|
|915   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_423            |     60|
|916   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_424             |      4|
|917   |    sigmoid_core_18_18_10_32_1_inst_14             |sigmoid_core_18_18_10_32_1_291          |    209|
|918   |      abs_unit_18_inst                             |abs_unit_18_417                         |     47|
|919   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_418          |     78|
|920   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_419            |     60|
|921   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_420             |      4|
|922   |    sigmoid_core_18_18_10_32_1_inst_15             |sigmoid_core_18_18_10_32_1_292          |    491|
|923   |      abs_unit_18_inst                             |abs_unit_18_413                         |     60|
|924   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_414          |    347|
|925   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_415            |     60|
|926   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_416             |      4|
|927   |    sigmoid_core_18_18_10_32_1_inst_16             |sigmoid_core_18_18_10_32_1_293          |    491|
|928   |      abs_unit_18_inst                             |abs_unit_18_409                         |     60|
|929   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_410          |    282|
|930   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_411            |     60|
|931   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_412             |      4|
|932   |    sigmoid_core_18_18_10_32_1_inst_17             |sigmoid_core_18_18_10_32_1_294          |    490|
|933   |      abs_unit_18_inst                             |abs_unit_18_405                         |     60|
|934   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_406          |    282|
|935   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_407            |     60|
|936   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_408             |      4|
|937   |    sigmoid_core_18_18_10_32_1_inst_18             |sigmoid_core_18_18_10_32_1_295          |    491|
|938   |      abs_unit_18_inst                             |abs_unit_18_401                         |     60|
|939   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_402          |    347|
|940   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_403            |     60|
|941   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_404             |      4|
|942   |    sigmoid_core_18_18_10_32_1_inst_19             |sigmoid_core_18_18_10_32_1_296          |    490|
|943   |      abs_unit_18_inst                             |abs_unit_18_397                         |     60|
|944   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_398          |    282|
|945   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_399            |     60|
|946   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_400             |      4|
|947   |    sigmoid_core_18_18_10_32_1_inst_2              |sigmoid_core_18_18_10_32_1_297          |    491|
|948   |      abs_unit_18_inst                             |abs_unit_18_393                         |     60|
|949   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_394          |    347|
|950   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_395            |     60|
|951   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_396             |      4|
|952   |    sigmoid_core_18_18_10_32_1_inst_20             |sigmoid_core_18_18_10_32_1_298          |    490|
|953   |      abs_unit_18_inst                             |abs_unit_18_389                         |     60|
|954   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_390          |    282|
|955   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_391            |     60|
|956   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_392             |      4|
|957   |    sigmoid_core_18_18_10_32_1_inst_21             |sigmoid_core_18_18_10_32_1_299          |    491|
|958   |      abs_unit_18_inst                             |abs_unit_18_385                         |     60|
|959   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_386          |    347|
|960   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_387            |     60|
|961   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_388             |      4|
|962   |    sigmoid_core_18_18_10_32_1_inst_22             |sigmoid_core_18_18_10_32_1_300          |    491|
|963   |      abs_unit_18_inst                             |abs_unit_18_381                         |     60|
|964   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_382          |    347|
|965   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_383            |     60|
|966   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_384             |      4|
|967   |    sigmoid_core_18_18_10_32_1_inst_23             |sigmoid_core_18_18_10_32_1_301          |    491|
|968   |      abs_unit_18_inst                             |abs_unit_18_377                         |     60|
|969   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_378          |    347|
|970   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_379            |     60|
|971   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_380             |      4|
|972   |    sigmoid_core_18_18_10_32_1_inst_24             |sigmoid_core_18_18_10_32_1_302          |    491|
|973   |      abs_unit_18_inst                             |abs_unit_18_373                         |     60|
|974   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_374          |    347|
|975   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_375            |     60|
|976   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_376             |      4|
|977   |    sigmoid_core_18_18_10_32_1_inst_25             |sigmoid_core_18_18_10_32_1_303          |    491|
|978   |      abs_unit_18_inst                             |abs_unit_18_369                         |     60|
|979   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_370          |    347|
|980   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_371            |     60|
|981   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_372             |      4|
|982   |    sigmoid_core_18_18_10_32_1_inst_26             |sigmoid_core_18_18_10_32_1_304          |    491|
|983   |      abs_unit_18_inst                             |abs_unit_18_365                         |     60|
|984   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_366          |    347|
|985   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_367            |     60|
|986   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_368             |      4|
|987   |    sigmoid_core_18_18_10_32_1_inst_27             |sigmoid_core_18_18_10_32_1_305          |    491|
|988   |      abs_unit_18_inst                             |abs_unit_18_361                         |     60|
|989   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_362          |    347|
|990   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_363            |     60|
|991   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_364             |      4|
|992   |    sigmoid_core_18_18_10_32_1_inst_28             |sigmoid_core_18_18_10_32_1_306          |    491|
|993   |      abs_unit_18_inst                             |abs_unit_18_357                         |     60|
|994   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_358          |    347|
|995   |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_359            |     60|
|996   |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_360             |      4|
|997   |    sigmoid_core_18_18_10_32_1_inst_29             |sigmoid_core_18_18_10_32_1_307          |    491|
|998   |      abs_unit_18_inst                             |abs_unit_18_353                         |     60|
|999   |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_354          |    347|
|1000  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_355            |     60|
|1001  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_356             |      4|
|1002  |    sigmoid_core_18_18_10_32_1_inst_3              |sigmoid_core_18_18_10_32_1_308          |    491|
|1003  |      abs_unit_18_inst                             |abs_unit_18_349                         |     60|
|1004  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_350          |    347|
|1005  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_351            |     60|
|1006  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_352             |      4|
|1007  |    sigmoid_core_18_18_10_32_1_inst_30             |sigmoid_core_18_18_10_32_1_309          |    491|
|1008  |      abs_unit_18_inst                             |abs_unit_18_345                         |     60|
|1009  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_346          |    347|
|1010  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_347            |     60|
|1011  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_348             |      4|
|1012  |    sigmoid_core_18_18_10_32_1_inst_31             |sigmoid_core_18_18_10_32_1_310          |    209|
|1013  |      abs_unit_18_inst                             |abs_unit_18_341                         |     47|
|1014  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_342          |     78|
|1015  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_343            |     60|
|1016  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_344             |      4|
|1017  |    sigmoid_core_18_18_10_32_1_inst_4              |sigmoid_core_18_18_10_32_1_311          |    491|
|1018  |      abs_unit_18_inst                             |abs_unit_18_337                         |     60|
|1019  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_338          |    347|
|1020  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_339            |     60|
|1021  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_340             |      4|
|1022  |    sigmoid_core_18_18_10_32_1_inst_5              |sigmoid_core_18_18_10_32_1_312          |    491|
|1023  |      abs_unit_18_inst                             |abs_unit_18_333                         |     60|
|1024  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_334          |    347|
|1025  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_335            |     60|
|1026  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_336             |      4|
|1027  |    sigmoid_core_18_18_10_32_1_inst_6              |sigmoid_core_18_18_10_32_1_313          |    209|
|1028  |      abs_unit_18_inst                             |abs_unit_18_329                         |     47|
|1029  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_330          |     78|
|1030  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_331            |     60|
|1031  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_332             |      4|
|1032  |    sigmoid_core_18_18_10_32_1_inst_7              |sigmoid_core_18_18_10_32_1_314          |    491|
|1033  |      abs_unit_18_inst                             |abs_unit_18_325                         |     60|
|1034  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_326          |    347|
|1035  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_327            |     60|
|1036  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_328             |      4|
|1037  |    sigmoid_core_18_18_10_32_1_inst_8              |sigmoid_core_18_18_10_32_1_315          |    491|
|1038  |      abs_unit_18_inst                             |abs_unit_18_321                         |     60|
|1039  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_322          |    347|
|1040  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_323            |     60|
|1041  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_324             |      4|
|1042  |    sigmoid_core_18_18_10_32_1_inst_9              |sigmoid_core_18_18_10_32_1_316          |    491|
|1043  |      abs_unit_18_inst                             |abs_unit_18_317                         |     60|
|1044  |      dsp_signed_mac_18_13_23_32_inst              |dsp_signed_mac_18_13_23_32_318          |    347|
|1045  |      fp_rounding_unit_1_32_11_inst                |fp_rounding_unit_1_32_11_319            |     60|
|1046  |      shift_register_unit_1_3_inst                 |shift_register_unit_1_3_320             |      4|
|1047  |  shift_register_group_18_32_14_Ct                 |shift_register_group_18_32_14           |   2619|
|1048  |    shift_register_unit_18_14_inst_0               |shift_register_unit_18_14               |     94|
|1049  |    shift_register_unit_18_14_inst_1               |shift_register_unit_18_14_254           |     54|
|1050  |    shift_register_unit_18_14_inst_10              |shift_register_unit_18_14_255           |     94|
|1051  |    shift_register_unit_18_14_inst_11              |shift_register_unit_18_14_256           |     94|
|1052  |    shift_register_unit_18_14_inst_12              |shift_register_unit_18_14_257           |     94|
|1053  |    shift_register_unit_18_14_inst_13              |shift_register_unit_18_14_258           |     54|
|1054  |    shift_register_unit_18_14_inst_14              |shift_register_unit_18_14_259           |     54|
|1055  |    shift_register_unit_18_14_inst_15              |shift_register_unit_18_14_260           |     71|
|1056  |    shift_register_unit_18_14_inst_16              |shift_register_unit_18_14_261           |     71|
|1057  |    shift_register_unit_18_14_inst_17              |shift_register_unit_18_14_262           |     71|
|1058  |    shift_register_unit_18_14_inst_18              |shift_register_unit_18_14_263           |     94|
|1059  |    shift_register_unit_18_14_inst_19              |shift_register_unit_18_14_264           |     94|
|1060  |    shift_register_unit_18_14_inst_2               |shift_register_unit_18_14_265           |     54|
|1061  |    shift_register_unit_18_14_inst_20              |shift_register_unit_18_14_266           |     94|
|1062  |    shift_register_unit_18_14_inst_21              |shift_register_unit_18_14_267           |     94|
|1063  |    shift_register_unit_18_14_inst_22              |shift_register_unit_18_14_268           |     94|
|1064  |    shift_register_unit_18_14_inst_23              |shift_register_unit_18_14_269           |     94|
|1065  |    shift_register_unit_18_14_inst_24              |shift_register_unit_18_14_270           |     94|
|1066  |    shift_register_unit_18_14_inst_25              |shift_register_unit_18_14_271           |     94|
|1067  |    shift_register_unit_18_14_inst_26              |shift_register_unit_18_14_272           |     94|
|1068  |    shift_register_unit_18_14_inst_27              |shift_register_unit_18_14_273           |     94|
|1069  |    shift_register_unit_18_14_inst_28              |shift_register_unit_18_14_274           |     94|
|1070  |    shift_register_unit_18_14_inst_29              |shift_register_unit_18_14_275           |     94|
|1071  |    shift_register_unit_18_14_inst_3               |shift_register_unit_18_14_276           |     54|
|1072  |    shift_register_unit_18_14_inst_30              |shift_register_unit_18_14_277           |     54|
|1073  |    shift_register_unit_18_14_inst_31              |shift_register_unit_18_14_278           |     54|
|1074  |    shift_register_unit_18_14_inst_4               |shift_register_unit_18_14_279           |     94|
|1075  |    shift_register_unit_18_14_inst_5               |shift_register_unit_18_14_280           |     94|
|1076  |    shift_register_unit_18_14_inst_6               |shift_register_unit_18_14_281           |     94|
|1077  |    shift_register_unit_18_14_inst_7               |shift_register_unit_18_14_282           |     94|
|1078  |    shift_register_unit_18_14_inst_8               |shift_register_unit_18_14_283           |     94|
|1079  |    shift_register_unit_18_14_inst_9               |shift_register_unit_18_14_284           |     54|
|1080  |  shift_register_group_18_32_18_Ct                 |shift_register_group_18_32_18           |   1704|
|1081  |    shift_register_unit_18_18_inst_0               |shift_register_unit_18_18_222           |     92|
|1082  |    shift_register_unit_18_18_inst_1               |shift_register_unit_18_18_223           |     52|
|1083  |    shift_register_unit_18_18_inst_10              |shift_register_unit_18_18_224           |     52|
|1084  |    shift_register_unit_18_18_inst_11              |shift_register_unit_18_18_225           |     52|
|1085  |    shift_register_unit_18_18_inst_12              |shift_register_unit_18_18_226           |     52|
|1086  |    shift_register_unit_18_18_inst_13              |shift_register_unit_18_18_227           |     52|
|1087  |    shift_register_unit_18_18_inst_14              |shift_register_unit_18_18_228           |     52|
|1088  |    shift_register_unit_18_18_inst_15              |shift_register_unit_18_18_229           |     52|
|1089  |    shift_register_unit_18_18_inst_16              |shift_register_unit_18_18_230           |     52|
|1090  |    shift_register_unit_18_18_inst_17              |shift_register_unit_18_18_231           |     52|
|1091  |    shift_register_unit_18_18_inst_18              |shift_register_unit_18_18_232           |     52|
|1092  |    shift_register_unit_18_18_inst_19              |shift_register_unit_18_18_233           |     52|
|1093  |    shift_register_unit_18_18_inst_2               |shift_register_unit_18_18_234           |     52|
|1094  |    shift_register_unit_18_18_inst_20              |shift_register_unit_18_18_235           |     52|
|1095  |    shift_register_unit_18_18_inst_21              |shift_register_unit_18_18_236           |     52|
|1096  |    shift_register_unit_18_18_inst_22              |shift_register_unit_18_18_237           |     52|
|1097  |    shift_register_unit_18_18_inst_23              |shift_register_unit_18_18_238           |     52|
|1098  |    shift_register_unit_18_18_inst_24              |shift_register_unit_18_18_239           |     52|
|1099  |    shift_register_unit_18_18_inst_25              |shift_register_unit_18_18_240           |     52|
|1100  |    shift_register_unit_18_18_inst_26              |shift_register_unit_18_18_241           |     52|
|1101  |    shift_register_unit_18_18_inst_27              |shift_register_unit_18_18_242           |     52|
|1102  |    shift_register_unit_18_18_inst_28              |shift_register_unit_18_18_243           |     52|
|1103  |    shift_register_unit_18_18_inst_29              |shift_register_unit_18_18_244           |     52|
|1104  |    shift_register_unit_18_18_inst_3               |shift_register_unit_18_18_245           |     52|
|1105  |    shift_register_unit_18_18_inst_30              |shift_register_unit_18_18_246           |     52|
|1106  |    shift_register_unit_18_18_inst_31              |shift_register_unit_18_18_247           |     52|
|1107  |    shift_register_unit_18_18_inst_4               |shift_register_unit_18_18_248           |     52|
|1108  |    shift_register_unit_18_18_inst_5               |shift_register_unit_18_18_249           |     52|
|1109  |    shift_register_unit_18_18_inst_6               |shift_register_unit_18_18_250           |     52|
|1110  |    shift_register_unit_18_18_inst_7               |shift_register_unit_18_18_251           |     52|
|1111  |    shift_register_unit_18_18_inst_8               |shift_register_unit_18_18_252           |     52|
|1112  |    shift_register_unit_18_18_inst_9               |shift_register_unit_18_18_253           |     52|
|1113  |  shift_register_group_18_32_18_lstm_gate          |shift_register_group_18_32_18_4         |   2354|
|1114  |    shift_register_unit_18_18_inst_0               |shift_register_unit_18_18               |     74|
|1115  |    shift_register_unit_18_18_inst_1               |shift_register_unit_18_18_191           |     74|
|1116  |    shift_register_unit_18_18_inst_10              |shift_register_unit_18_18_192           |     74|
|1117  |    shift_register_unit_18_18_inst_11              |shift_register_unit_18_18_193           |     74|
|1118  |    shift_register_unit_18_18_inst_12              |shift_register_unit_18_18_194           |     74|
|1119  |    shift_register_unit_18_18_inst_13              |shift_register_unit_18_18_195           |     74|
|1120  |    shift_register_unit_18_18_inst_14              |shift_register_unit_18_18_196           |     72|
|1121  |    shift_register_unit_18_18_inst_15              |shift_register_unit_18_18_197           |     74|
|1122  |    shift_register_unit_18_18_inst_16              |shift_register_unit_18_18_198           |     74|
|1123  |    shift_register_unit_18_18_inst_17              |shift_register_unit_18_18_199           |     74|
|1124  |    shift_register_unit_18_18_inst_18              |shift_register_unit_18_18_200           |     74|
|1125  |    shift_register_unit_18_18_inst_19              |shift_register_unit_18_18_201           |     74|
|1126  |    shift_register_unit_18_18_inst_2               |shift_register_unit_18_18_202           |     74|
|1127  |    shift_register_unit_18_18_inst_20              |shift_register_unit_18_18_203           |     72|
|1128  |    shift_register_unit_18_18_inst_21              |shift_register_unit_18_18_204           |     74|
|1129  |    shift_register_unit_18_18_inst_22              |shift_register_unit_18_18_205           |     74|
|1130  |    shift_register_unit_18_18_inst_23              |shift_register_unit_18_18_206           |     74|
|1131  |    shift_register_unit_18_18_inst_24              |shift_register_unit_18_18_207           |     74|
|1132  |    shift_register_unit_18_18_inst_25              |shift_register_unit_18_18_208           |     74|
|1133  |    shift_register_unit_18_18_inst_26              |shift_register_unit_18_18_209           |     74|
|1134  |    shift_register_unit_18_18_inst_27              |shift_register_unit_18_18_210           |     74|
|1135  |    shift_register_unit_18_18_inst_28              |shift_register_unit_18_18_211           |     72|
|1136  |    shift_register_unit_18_18_inst_29              |shift_register_unit_18_18_212           |     72|
|1137  |    shift_register_unit_18_18_inst_3               |shift_register_unit_18_18_213           |     74|
|1138  |    shift_register_unit_18_18_inst_30              |shift_register_unit_18_18_214           |     72|
|1139  |    shift_register_unit_18_18_inst_31              |shift_register_unit_18_18_215           |     72|
|1140  |    shift_register_unit_18_18_inst_4               |shift_register_unit_18_18_216           |     74|
|1141  |    shift_register_unit_18_18_inst_5               |shift_register_unit_18_18_217           |     74|
|1142  |    shift_register_unit_18_18_inst_6               |shift_register_unit_18_18_218           |     74|
|1143  |    shift_register_unit_18_18_inst_7               |shift_register_unit_18_18_219           |     74|
|1144  |    shift_register_unit_18_18_inst_8               |shift_register_unit_18_18_220           |     72|
|1145  |    shift_register_unit_18_18_inst_9               |shift_register_unit_18_18_221           |     74|
|1146  |  shift_register_group_18_32_6_eltwisemult         |shift_register_group_18_32_6            |   1664|
|1147  |    shift_register_unit_18_6_inst_0                |shift_register_unit_18_6                |     52|
|1148  |    shift_register_unit_18_6_inst_1                |shift_register_unit_18_6_160            |     52|
|1149  |    shift_register_unit_18_6_inst_10               |shift_register_unit_18_6_161            |     52|
|1150  |    shift_register_unit_18_6_inst_11               |shift_register_unit_18_6_162            |     52|
|1151  |    shift_register_unit_18_6_inst_12               |shift_register_unit_18_6_163            |     52|
|1152  |    shift_register_unit_18_6_inst_13               |shift_register_unit_18_6_164            |     52|
|1153  |    shift_register_unit_18_6_inst_14               |shift_register_unit_18_6_165            |     52|
|1154  |    shift_register_unit_18_6_inst_15               |shift_register_unit_18_6_166            |     52|
|1155  |    shift_register_unit_18_6_inst_16               |shift_register_unit_18_6_167            |     52|
|1156  |    shift_register_unit_18_6_inst_17               |shift_register_unit_18_6_168            |     52|
|1157  |    shift_register_unit_18_6_inst_18               |shift_register_unit_18_6_169            |     52|
|1158  |    shift_register_unit_18_6_inst_19               |shift_register_unit_18_6_170            |     52|
|1159  |    shift_register_unit_18_6_inst_2                |shift_register_unit_18_6_171            |     52|
|1160  |    shift_register_unit_18_6_inst_20               |shift_register_unit_18_6_172            |     52|
|1161  |    shift_register_unit_18_6_inst_21               |shift_register_unit_18_6_173            |     52|
|1162  |    shift_register_unit_18_6_inst_22               |shift_register_unit_18_6_174            |     52|
|1163  |    shift_register_unit_18_6_inst_23               |shift_register_unit_18_6_175            |     52|
|1164  |    shift_register_unit_18_6_inst_24               |shift_register_unit_18_6_176            |     52|
|1165  |    shift_register_unit_18_6_inst_25               |shift_register_unit_18_6_177            |     52|
|1166  |    shift_register_unit_18_6_inst_26               |shift_register_unit_18_6_178            |     52|
|1167  |    shift_register_unit_18_6_inst_27               |shift_register_unit_18_6_179            |     52|
|1168  |    shift_register_unit_18_6_inst_28               |shift_register_unit_18_6_180            |     52|
|1169  |    shift_register_unit_18_6_inst_29               |shift_register_unit_18_6_181            |     52|
|1170  |    shift_register_unit_18_6_inst_3                |shift_register_unit_18_6_182            |     52|
|1171  |    shift_register_unit_18_6_inst_30               |shift_register_unit_18_6_183            |     52|
|1172  |    shift_register_unit_18_6_inst_31               |shift_register_unit_18_6_184            |     52|
|1173  |    shift_register_unit_18_6_inst_4                |shift_register_unit_18_6_185            |     52|
|1174  |    shift_register_unit_18_6_inst_5                |shift_register_unit_18_6_186            |     52|
|1175  |    shift_register_unit_18_6_inst_6                |shift_register_unit_18_6_187            |     52|
|1176  |    shift_register_unit_18_6_inst_7                |shift_register_unit_18_6_188            |     52|
|1177  |    shift_register_unit_18_6_inst_8                |shift_register_unit_18_6_189            |     52|
|1178  |    shift_register_unit_18_6_inst_9                |shift_register_unit_18_6_190            |     52|
|1179  |  tanh_core_18_18_10_32_1_inst_0                   |tanh_core_18_18_10_32_1                 |    627|
|1180  |    abs_unit_18_inst                               |abs_unit_18_156                         |     41|
|1181  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_157          |    480|
|1182  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_158            |     81|
|1183  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_159             |      4|
|1184  |  tanh_core_18_18_10_32_1_inst_1                   |tanh_core_18_18_10_32_1_5               |    661|
|1185  |    abs_unit_18_inst                               |abs_unit_18_152                         |     62|
|1186  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_153          |    415|
|1187  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_154            |     78|
|1188  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_155             |      4|
|1189  |  tanh_core_18_18_10_32_1_inst_10                  |tanh_core_18_18_10_32_1_6               |    622|
|1190  |    abs_unit_18_inst                               |abs_unit_18_148                         |     41|
|1191  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_149          |    480|
|1192  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_150            |     78|
|1193  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_151             |      4|
|1194  |  tanh_core_18_18_10_32_1_inst_11                  |tanh_core_18_18_10_32_1_7               |    622|
|1195  |    abs_unit_18_inst                               |abs_unit_18_144                         |     41|
|1196  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_145          |    480|
|1197  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_146            |     78|
|1198  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_147             |      4|
|1199  |  tanh_core_18_18_10_32_1_inst_12                  |tanh_core_18_18_10_32_1_8               |    622|
|1200  |    abs_unit_18_inst                               |abs_unit_18_140                         |     41|
|1201  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_141          |    480|
|1202  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_142            |     78|
|1203  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_143             |      4|
|1204  |  tanh_core_18_18_10_32_1_inst_13                  |tanh_core_18_18_10_32_1_9               |    248|
|1205  |    abs_unit_18_inst                               |abs_unit_18_136                         |     50|
|1206  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_137          |     78|
|1207  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_138            |     78|
|1208  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_139             |      4|
|1209  |  tanh_core_18_18_10_32_1_inst_14                  |tanh_core_18_18_10_32_1_10              |    248|
|1210  |    abs_unit_18_inst                               |abs_unit_18_132                         |     50|
|1211  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_133          |     13|
|1212  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_134            |     78|
|1213  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_135             |      4|
|1214  |  tanh_core_18_18_10_32_1_inst_15                  |tanh_core_18_18_10_32_1_11              |    644|
|1215  |    abs_unit_18_inst                               |abs_unit_18_128                         |     62|
|1216  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_129          |    415|
|1217  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_130            |     78|
|1218  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_131             |      4|
|1219  |  tanh_core_18_18_10_32_1_inst_16                  |tanh_core_18_18_10_32_1_12              |    644|
|1220  |    abs_unit_18_inst                               |abs_unit_18_124                         |     62|
|1221  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_125          |    415|
|1222  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_126            |     78|
|1223  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_127             |      4|
|1224  |  tanh_core_18_18_10_32_1_inst_17                  |tanh_core_18_18_10_32_1_13              |    644|
|1225  |    abs_unit_18_inst                               |abs_unit_18_120                         |     62|
|1226  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_121          |    415|
|1227  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_122            |     78|
|1228  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_123             |      4|
|1229  |  tanh_core_18_18_10_32_1_inst_18                  |tanh_core_18_18_10_32_1_14              |    622|
|1230  |    abs_unit_18_inst                               |abs_unit_18_116                         |     41|
|1231  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_117          |    480|
|1232  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_118            |     78|
|1233  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_119             |      4|
|1234  |  tanh_core_18_18_10_32_1_inst_19                  |tanh_core_18_18_10_32_1_15              |    622|
|1235  |    abs_unit_18_inst                               |abs_unit_18_112                         |     41|
|1236  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_113          |    480|
|1237  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_114            |     78|
|1238  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_115             |      4|
|1239  |  tanh_core_18_18_10_32_1_inst_2                   |tanh_core_18_18_10_32_1_16              |    661|
|1240  |    abs_unit_18_inst                               |abs_unit_18_108                         |     62|
|1241  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_109          |    415|
|1242  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_110            |     78|
|1243  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_111             |      4|
|1244  |  tanh_core_18_18_10_32_1_inst_20                  |tanh_core_18_18_10_32_1_17              |    622|
|1245  |    abs_unit_18_inst                               |abs_unit_18_104                         |     41|
|1246  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_105          |    480|
|1247  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_106            |     78|
|1248  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_107             |      4|
|1249  |  tanh_core_18_18_10_32_1_inst_21                  |tanh_core_18_18_10_32_1_18              |    622|
|1250  |    abs_unit_18_inst                               |abs_unit_18_100                         |     41|
|1251  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_101          |    480|
|1252  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_102            |     78|
|1253  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_103             |      4|
|1254  |  tanh_core_18_18_10_32_1_inst_22                  |tanh_core_18_18_10_32_1_19              |    622|
|1255  |    abs_unit_18_inst                               |abs_unit_18_96                          |     41|
|1256  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_97           |    480|
|1257  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_98             |     78|
|1258  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_99              |      4|
|1259  |  tanh_core_18_18_10_32_1_inst_23                  |tanh_core_18_18_10_32_1_20              |    622|
|1260  |    abs_unit_18_inst                               |abs_unit_18_92                          |     41|
|1261  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_93           |    480|
|1262  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_94             |     78|
|1263  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_95              |      4|
|1264  |  tanh_core_18_18_10_32_1_inst_24                  |tanh_core_18_18_10_32_1_21              |    622|
|1265  |    abs_unit_18_inst                               |abs_unit_18_88                          |     41|
|1266  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_89           |    480|
|1267  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_90             |     78|
|1268  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_91              |      4|
|1269  |  tanh_core_18_18_10_32_1_inst_25                  |tanh_core_18_18_10_32_1_22              |    622|
|1270  |    abs_unit_18_inst                               |abs_unit_18_84                          |     41|
|1271  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_85           |    480|
|1272  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_86             |     78|
|1273  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_87              |      4|
|1274  |  tanh_core_18_18_10_32_1_inst_26                  |tanh_core_18_18_10_32_1_23              |    622|
|1275  |    abs_unit_18_inst                               |abs_unit_18_80                          |     41|
|1276  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_81           |    480|
|1277  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_82             |     78|
|1278  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_83              |      4|
|1279  |  tanh_core_18_18_10_32_1_inst_27                  |tanh_core_18_18_10_32_1_24              |    622|
|1280  |    abs_unit_18_inst                               |abs_unit_18_76                          |     41|
|1281  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_77           |    480|
|1282  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_78             |     78|
|1283  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_79              |      4|
|1284  |  tanh_core_18_18_10_32_1_inst_28                  |tanh_core_18_18_10_32_1_25              |    622|
|1285  |    abs_unit_18_inst                               |abs_unit_18_72                          |     41|
|1286  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_73           |    480|
|1287  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_74             |     78|
|1288  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_75              |      4|
|1289  |  tanh_core_18_18_10_32_1_inst_29                  |tanh_core_18_18_10_32_1_26              |    622|
|1290  |    abs_unit_18_inst                               |abs_unit_18_68                          |     41|
|1291  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_69           |    480|
|1292  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_70             |     78|
|1293  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_71              |      4|
|1294  |  tanh_core_18_18_10_32_1_inst_3                   |tanh_core_18_18_10_32_1_27              |    247|
|1295  |    abs_unit_18_inst                               |abs_unit_18_64                          |     50|
|1296  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_65           |     13|
|1297  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_66             |     78|
|1298  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_67              |      4|
|1299  |  tanh_core_18_18_10_32_1_inst_30                  |tanh_core_18_18_10_32_1_28              |    248|
|1300  |    abs_unit_18_inst                               |abs_unit_18_60                          |     50|
|1301  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_61           |     78|
|1302  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_62             |     78|
|1303  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_63              |      4|
|1304  |  tanh_core_18_18_10_32_1_inst_31                  |tanh_core_18_18_10_32_1_29              |    662|
|1305  |    abs_unit_18_inst                               |abs_unit_18_56                          |     62|
|1306  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_57           |    415|
|1307  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_58             |     78|
|1308  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_59              |      4|
|1309  |  tanh_core_18_18_10_32_1_inst_4                   |tanh_core_18_18_10_32_1_30              |    622|
|1310  |    abs_unit_18_inst                               |abs_unit_18_52                          |     41|
|1311  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_53           |    480|
|1312  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_54             |     78|
|1313  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_55              |      4|
|1314  |  tanh_core_18_18_10_32_1_inst_5                   |tanh_core_18_18_10_32_1_31              |    622|
|1315  |    abs_unit_18_inst                               |abs_unit_18_48                          |     41|
|1316  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_49           |    480|
|1317  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_50             |     78|
|1318  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_51              |      4|
|1319  |  tanh_core_18_18_10_32_1_inst_6                   |tanh_core_18_18_10_32_1_32              |    622|
|1320  |    abs_unit_18_inst                               |abs_unit_18_44                          |     41|
|1321  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_45           |    480|
|1322  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_46             |     78|
|1323  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_47              |      4|
|1324  |  tanh_core_18_18_10_32_1_inst_7                   |tanh_core_18_18_10_32_1_33              |    622|
|1325  |    abs_unit_18_inst                               |abs_unit_18_40                          |     41|
|1326  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_41           |    480|
|1327  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_42             |     78|
|1328  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_43              |      4|
|1329  |  tanh_core_18_18_10_32_1_inst_8                   |tanh_core_18_18_10_32_1_34              |    622|
|1330  |    abs_unit_18_inst                               |abs_unit_18_36                          |     41|
|1331  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32_37           |    480|
|1332  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11_38             |     78|
|1333  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3_39              |      4|
|1334  |  tanh_core_18_18_10_32_1_inst_9                   |tanh_core_18_18_10_32_1_35              |    248|
|1335  |    abs_unit_18_inst                               |abs_unit_18                             |     50|
|1336  |    dsp_signed_mac_18_13_23_32_inst                |dsp_signed_mac_18_13_23_32              |     78|
|1337  |    fp_rounding_unit_1_32_11_inst                  |fp_rounding_unit_1_32_11                |     78|
|1338  |    shift_register_unit_1_3_inst                   |shift_register_unit_1_3                 |      4|
+------+---------------------------------------------------+----------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:21 . Memory (MB): peak = 2209.422 ; gain = 779.316 ; free physical = 234150 ; free virtual = 299035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2213.328 ; gain = 783.223 ; free physical = 237338 ; free virtual = 302341
Synthesis Optimization Complete : Time (s): cpu = 00:01:40 ; elapsed = 00:02:25 . Memory (MB): peak = 2213.328 ; gain = 783.223 ; free physical = 237350 ; free virtual = 302336
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10595 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2282.703 ; gain = 0.000 ; free physical = 236698 ; free virtual = 301693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
461 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:01 ; elapsed = 00:02:46 . Memory (MB): peak = 2282.703 ; gain = 852.695 ; free physical = 236892 ; free virtual = 301886
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2916.820 ; gain = 634.117 ; free physical = 235808 ; free virtual = 300808
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2916.820 ; gain = 0.000 ; free physical = 235805 ; free virtual = 300804
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2940.832 ; gain = 0.000 ; free physical = 235659 ; free virtual = 300758
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 2942.801 ; gain = 25.980 ; free physical = 238201 ; free virtual = 302925
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3153.375 ; gain = 210.574 ; free physical = 237806 ; free virtual = 302531
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/C_LSTM_stage_2_18_10_32_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:24 ; elapsed = 00:00:07 . Memory (MB): peak = 3241.605 ; gain = 88.230 ; free physical = 238610 ; free virtual = 303331
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3241.609 ; gain = 0.004 ; free physical = 238907 ; free virtual = 303628

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e72d266d

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 238863 ; free virtual = 303585

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e72d266d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 238670 ; free virtual = 303392
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 69dfc3c7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 238553 ; free virtual = 303288
INFO: [Opt 31-389] Phase Constant propagation created 426 cells and removed 2166 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7bb20395

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 238084 ; free virtual = 302809
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7bb20395

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237948 ; free virtual = 302672
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 8a45a645

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237622 ; free virtual = 302347
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 8a45a645

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237577 ; free virtual = 302302
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |             426  |            2166  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237543 ; free virtual = 302268
Ending Logic Optimization Task | Checksum: 8a45a645

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237533 ; free virtual = 302258

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 8a45a645

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237525 ; free virtual = 302250

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 8a45a645

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237494 ; free virtual = 302219

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237488 ; free virtual = 302213
Ending Netlist Obfuscation Task | Checksum: 8a45a645

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3241.609 ; gain = 0.000 ; free physical = 237500 ; free virtual = 302225
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:33 . Memory (MB): peak = 3241.609 ; gain = 0.004 ; free physical = 237489 ; free virtual = 302214
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 8a45a645
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module C_LSTM_stage_2_18_10_32_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Pre-processing: Time (s): cpu = 00:00:31 ; elapsed = 00:00:07 . Memory (MB): peak = 3773.906 ; gain = 264.305 ; free physical = 235534 ; free virtual = 300259
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.990 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 3777.906 ; gain = 268.305 ; free physical = 235517 ; free virtual = 300242
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
IDT: Time (s): cpu = 00:00:35 ; elapsed = 00:00:10 . Memory (MB): peak = 4132.531 ; gain = 354.629 ; free physical = 235720 ; free virtual = 300553
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 235964 ; free virtual = 300817
Power optimization passes: Time (s): cpu = 00:01:22 ; elapsed = 00:00:32 . Memory (MB): peak = 4132.531 ; gain = 622.930 ; free physical = 235964 ; free virtual = 300817

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 236709 ; free virtual = 301566


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design C_LSTM_stage_2_18_10_32_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 63011
Number of SRLs augmented: 0  newly gated: 0 Total: 4069
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 8a45a645

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 236710 ; free virtual = 301568
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 8a45a645
Power optimization: Time (s): cpu = 00:01:32 ; elapsed = 00:00:43 . Memory (MB): peak = 4132.531 ; gain = 890.922 ; free physical = 236812 ; free virtual = 301669
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: -2686024 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 8a45a645

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237036 ; free virtual = 301895
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 8a45a645

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237019 ; free virtual = 301879
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 8a45a645

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237030 ; free virtual = 301891
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 8a45a645

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237030 ; free virtual = 301891
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 8a45a645

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237031 ; free virtual = 301893

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237051 ; free virtual = 301913
Ending Netlist Obfuscation Task | Checksum: 8a45a645

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237053 ; free virtual = 301915
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:01:58 ; elapsed = 00:00:59 . Memory (MB): peak = 4132.531 ; gain = 890.922 ; free physical = 237053 ; free virtual = 301915
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 238142 ; free virtual = 303003
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7186917c

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 238142 ; free virtual = 303003
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 238128 ; free virtual = 302988

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9980f9bd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237969 ; free virtual = 302832
Phase 1 Placer Initialization | Checksum: 9980f9bd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237970 ; free virtual = 302833
Ending Placer Task | Checksum: 9980f9bd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 4132.531 ; gain = 0.000 ; free physical = 237971 ; free virtual = 302834
INFO: [Common 17-83] Releasing license: Implementation
10 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
place_design failed
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 00:12:12 2022...
