===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.1317 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.3336 ( 21.6%)   10.3336 ( 29.4%)  FIR Parser
   20.3284 ( 42.5%)   11.8304 ( 33.7%)  'firrtl.circuit' Pipeline
    2.9023 (  6.1%)    1.6329 (  4.6%)    'firrtl.module' Pipeline
    2.9023 (  6.1%)    1.6329 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.2735 (  0.6%)    0.2735 (  0.8%)    InferWidths
    1.7815 (  3.7%)    1.7815 (  5.1%)    LowerBundleVector
   12.3226 ( 25.7%)    6.8269 ( 19.4%)    'firrtl.module' Pipeline
    3.9664 (  8.3%)    2.1776 (  6.2%)      ExpandWhens
    8.3562 ( 17.5%)    4.6493 ( 13.2%)      SimpleCanonicalizer
    1.2732 (  2.7%)    1.2732 (  3.6%)    IMConstProp
    0.0545 (  0.1%)    0.0545 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0704 (  0.1%)    0.0382 (  0.1%)    'firrtl.module' Pipeline
    0.0704 (  0.1%)    0.0382 (  0.1%)      CheckWidths
    2.4932 (  5.2%)    2.4932 (  7.1%)  LowerFIRRTLToHW
    1.5417 (  3.2%)    1.5417 (  4.4%)  HWMemSimImpl
    5.9307 ( 12.4%)    2.9958 (  8.5%)  'hw.module' Pipeline
    0.1695 (  0.4%)    0.0858 (  0.2%)    HWCleanup
    2.9047 (  6.1%)    1.4803 (  4.2%)    CSE
    0.0075 (  0.0%)    0.0038 (  0.0%)      (A) DominanceInfo
    2.7997 (  5.9%)    1.4036 (  4.0%)    SimpleCanonicalizer
    1.5095 (  3.2%)    1.5095 (  4.3%)  HWLegalizeNames
    2.3201 (  4.8%)    1.2914 (  3.7%)  'hw.module' Pipeline
    2.2777 (  4.8%)    1.2709 (  3.6%)    PrettifyVerilog
    3.1038 (  6.5%)    3.1038 (  8.8%)  Output
    0.0028 (  0.0%)    0.0028 (  0.0%)  Rest
   47.8559 (100.0%)   35.1317 (100.0%)  Total

{
  totalTime: 35.182,
  maxMemory: 1072160768
}
