Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\18.0\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MAC -c MAC --vector_source="C:/intelFPGA_lite/18.0/MAC/Waveform.vwf" --testbench_file="C:/intelFPGA_lite/18.0/MAC/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Jul 26 14:39:32 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off MAC -c MAC --vector_source=C:/intelFPGA_lite/18.0/MAC/Waveform.vwf --testbench_file=C:/intelFPGA_lite/18.0/MAC/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/intelFPGA_lite/18.0/MAC/simulation/qsim/" MAC -c MAC

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Jul 26 14:39:34 2022
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/intelFPGA_lite/18.0/MAC/simulation/qsim/ MAC -c MAC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file MAC.vo in folder "C:/intelFPGA_lite/18.0/MAC/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4726 megabytes
    Info: Processing ended: Tue Jul 26 14:39:35 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/intelFPGA_lite/18.0/MAC/simulation/qsim/MAC.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vsim -c -do MAC.do

Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do MAC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:35 on Jul 26,2022
# vlog -work work MAC.vo 
# -- Compiling module Mul

# 
# Top level modules:
# 	Mul
# End time: 14:39:35 on Jul 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:35 on Jul 26,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module Mul_vlg_vec_tst
# 
# Top level modules:
# 	Mul_vlg_vec_tst
# End time: 14:39:36 on Jul 26,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.multest3_vlg_vec_tst 
# Start time: 14:39:36 on Jul 26,2022
# Loading work.multest3_vlg_vec_tst
# Loading work.multest3
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_mac
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# ** Warning: (vsim-3015) MAC.vo(725): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4326).
#    Time: 0 ps  Iteration: 0  Instance: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) MAC.vo(725): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4328).
#    Time: 0 ps  Iteration: 0  Instance: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) MAC.vo(725): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4329).
#    Time: 0 ps  Iteration: 0  Instance: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) MAC.vo(725): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4330).
#    Time: 0 ps  Iteration: 0  Instance: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) MAC.vo(725): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4332).
#    Time: 0 ps  Iteration: 0  Instance: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) MAC.vo(725): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v(4333).
#    Time: 0 ps  Iteration: 0  Instance: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac  File: /build/swbuild/SJ/nightly/18.0std/614/l64/work/modelsim/eda/sim_lib/cyclonev_atoms.v
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac /inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /multest3_vlg_vec_tst/i1/\lpm_mult_component|auto_generated|Mult0~mac /inst/ File: nofile
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform.vwf.vt(50)
#    Time: 1 us  Iteration: 0  Instance: /multest3_vlg_vec_tst
# End time: 14:39:36 on Jul 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/intelFPGA_lite/18.0/MAC/Waveform.vwf...

Reading C:/intelFPGA_lite/18.0/MAC/simulation/qsim/MAC.msim.vcd...

Processing channel transitions... 

Warning: aclr - signal not found in VCD.

Warning: clock - signal not found in VCD.

Warning: dataa[7] - signal not found in VCD.

Warning: dataa[6] - signal not found in VCD.

Warning: dataa[5] - signal not found in VCD.

Warning: dataa[4] - signal not found in VCD.

Warning: dataa[3] - signal not found in VCD.

Warning: dataa[2] - signal not found in VCD.

Warning: dataa[1] - signal not found in VCD.

Warning: dataa[0] - signal not found in VCD.

Warning: datab[7] - signal not found in VCD.

Warning: datab[6] - signal not found in VCD.

Warning: datab[5] - signal not found in VCD.

Warning: datab[4] - signal not found in VCD.

Warning: datab[3] - signal not found in VCD.

Warning: datab[2] - signal not found in VCD.

Warning: datab[1] - signal not found in VCD.

Warning: datab[0] - signal not found in VCD.

Warning: result[15] - signal not found in VCD.

Warning: result[14] - signal not found in VCD.

Warning: result[13] - signal not found in VCD.

Warning: result[12] - signal not found in VCD.

Warning: result[11] - signal not found in VCD.

Warning: result[10] - signal not found in VCD.

Warning: result[9] - signal not found in VCD.

Warning: result[8] - signal not found in VCD.

Warning: result[7] - signal not found in VCD.

Warning: result[6] - signal not found in VCD.

Warning: result[5] - signal not found in VCD.

Warning: result[4] - signal not found in VCD.

Warning: result[3] - signal not found in VCD.

Warning: result[2] - signal not found in VCD.

Warning: result[1] - signal not found in VCD.

Warning: result[0] - signal not found in VCD.

Writing the resulting VWF to C:/intelFPGA_lite/18.0/MAC/simulation/qsim/MAC_20220726143936.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.