<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_fu_474_p2" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="add_ln165" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln169_fu_371_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="sub_ln169" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln165_fu_333_p2" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="icmp_ln165" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln167_fu_383_p2" SOURCE="edge_detect_tasks_V0.c:167" VARIABLE="icmp_ln167" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln165_fu_572_p3" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="select_ln165" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln165_1_fu_389_p3" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="select_ln165_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln165_2_fu_1024_p3" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="select_ln165_2" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln165_1_fu_339_p2" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="add_ln165_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln169_1_fu_419_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="sub_ln169_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln165_3_fu_425_p3" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="select_ln165_3" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln165_4_fu_497_p3" SOURCE="edge_detect_tasks_V0.c:165" VARIABLE="select_ln165_4" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_fu_437_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_1_fu_459_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_2_fu_589_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_2" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln169_fu_702_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="lshr_ln169" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_3_fu_515_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_3" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_4_fu_537_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_4" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_6_fu_611_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_6" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln169_1_fu_723_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="lshr_ln169_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_7_fu_552_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_7" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_5_fu_634_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_5" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln169_8_fu_649_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="add_ln169_8" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln169_2_fu_744_p2" SOURCE="edge_detect_tasks_V0.c:169" VARIABLE="lshr_ln169_2" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitodp" ID="" IMPL="auto" LATENCY="3" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_4_no_dsp_1_U5" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="conv" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="meddsp" LATENCY="3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_med_dsp_1_U4" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="mul" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="6" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitodp" ID="" IMPL="auto" LATENCY="3" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_4_no_dsp_1_U5" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="conv1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="meddsp" LATENCY="3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_med_dsp_1_U4" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="mul1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="6" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fabric" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_no_dsp_1_U3" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="add" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sitodp" ID="" IMPL="auto" LATENCY="3" OPTYPE="sitodp" PRAGMA="" RTLNAME="sitodp_32ns_64_4_no_dsp_1_U5" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="conv2" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dmul" ID="" IMPL="meddsp" LATENCY="3" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_4_med_dsp_1_U4" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="mul2" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="6" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op dadd" ID="" IMPL="fabric" LATENCY="4" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_5_no_dsp_1_U3" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="add1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fptrunc" ID="" IMPL="auto" LATENCY="0" OPTYPE="fptrunc" PRAGMA="" RTLNAME="fptrunc_64ns_32_1_no_dsp_1_U1" SOURCE="edge_detect_tasks_V0.c:173" VARIABLE="gray" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U2" SOURCE="edge_detect_tasks_V0.c:174" VARIABLE="dc" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_fu_799_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1035" VARIABLE="icmp_ln1035" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1035_1_fu_804_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1035" VARIABLE="icmp_ln1035_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="data_V_1_fu_827_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186" VARIABLE="data_V_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln779_fu_847_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:779" VARIABLE="and_ln779" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xs_exp_V_5_fu_860_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:779" VARIABLE="xs_exp_V_5" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="xs_sig_V_1_fu_866_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_ref.h:779" VARIABLE="xs_sig_V_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1497_fu_872_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1497" VARIABLE="xor_ln1497" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="xs_sig_V_4_fu_878_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:186" VARIABLE="xs_sig_V_4" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln1035_fu_894_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1035" VARIABLE="or_ln1035" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1035_fu_900_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1035" VARIABLE="select_ln1035" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_fu_912_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19" VARIABLE="icmp_ln19" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln19_1_fu_917_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19" VARIABLE="icmp_ln19_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln19_fu_922_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19" VARIABLE="or_ln19" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_fu_928_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19" VARIABLE="and_ln19" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln19_1_fu_933_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19" VARIABLE="and_ln19_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln19_fu_939_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_floor.h:19" VARIABLE="select_ln19" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln1035_fu_947_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1035" VARIABLE="xor_ln1035" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln1035_fu_953_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1035" VARIABLE="and_ln1035" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="dc_1_fu_959_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_int_base.h:1035" VARIABLE="dc_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln515_fu_996_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:515" VARIABLE="add_ln515" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1512_fu_1010_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512" VARIABLE="sub_ln1512" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="ush_fu_1047_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1512" VARIABLE="ush" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="r_V_fu_1061_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1488" VARIABLE="r_V" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="r_V_1_fu_1067_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1454" VARIABLE="r_V_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="val_fu_1095_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:1513" VARIABLE="val" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="result_V_2_fu_1102_p2" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/include/header_files\ap_fixed_base.h:813" VARIABLE="result_V_2" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="result_V_fu_1108_p3" SOURCE="r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" VARIABLE="result_V" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln174_fu_654_p2" SOURCE="edge_detect_tasks_V0.c:174" VARIABLE="icmp_ln174" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_fu_660_p2" SOURCE="edge_detect_tasks_V0.c:167" VARIABLE="add_ln167" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln167_1_fu_666_p2" SOURCE="edge_detect_tasks_V0.c:167" VARIABLE="add_ln167_1" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln174_fu_1138_p3" SOURCE="edge_detect_tasks_V0.c:174" VARIABLE="select_ln174" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="VITIS_LOOP_165_1_VITIS_LOOP_167_2" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="mask_table_U" SOURCE="" VARIABLE="mask_table" MODULE="rgbToGrayscale_Pipeline_VITIS_LOOP_165_1_VITIS_LOOP_167_2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="rgbToGrayscale" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="rgbToGrayscale" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
