
RTC_LCD.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003314  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800349c  0800349c  0000449c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080034f4  080034f4  00005070  2**0
                  CONTENTS
  4 .ARM          00000008  080034f4  080034f4  000044f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080034fc  080034fc  00005070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080034fc  080034fc  000044fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003500  08003500  00004500  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08003504  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005070  2**0
                  CONTENTS
 10 .bss          0000028c  20000070  20000070  00005070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002fc  200002fc  00005070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006c03  00000000  00000000  000050a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000184c  00000000  00000000  0000bca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000700  00000000  00000000  0000d4f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000052a  00000000  00000000  0000dbf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020e0a  00000000  00000000  0000e11a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00009111  00000000  00000000  0002ef24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c6954  00000000  00000000  00038035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fe989  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002348  00000000  00000000  000fe9cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  00100d14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08003484 	.word	0x08003484

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08003484 	.word	0x08003484

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b96a 	b.w	80004c4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	460c      	mov	r4, r1
 8000210:	2b00      	cmp	r3, #0
 8000212:	d14e      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000214:	4694      	mov	ip, r2
 8000216:	458c      	cmp	ip, r1
 8000218:	4686      	mov	lr, r0
 800021a:	fab2 f282 	clz	r2, r2
 800021e:	d962      	bls.n	80002e6 <__udivmoddi4+0xde>
 8000220:	b14a      	cbz	r2, 8000236 <__udivmoddi4+0x2e>
 8000222:	f1c2 0320 	rsb	r3, r2, #32
 8000226:	4091      	lsls	r1, r2
 8000228:	fa20 f303 	lsr.w	r3, r0, r3
 800022c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000230:	4319      	orrs	r1, r3
 8000232:	fa00 fe02 	lsl.w	lr, r0, r2
 8000236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800023a:	fa1f f68c 	uxth.w	r6, ip
 800023e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000242:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000246:	fb07 1114 	mls	r1, r7, r4, r1
 800024a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800024e:	fb04 f106 	mul.w	r1, r4, r6
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f104 30ff 	add.w	r0, r4, #4294967295
 800025e:	f080 8112 	bcs.w	8000486 <__udivmoddi4+0x27e>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 810f 	bls.w	8000486 <__udivmoddi4+0x27e>
 8000268:	3c02      	subs	r4, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a59      	subs	r1, r3, r1
 800026e:	fa1f f38e 	uxth.w	r3, lr
 8000272:	fbb1 f0f7 	udiv	r0, r1, r7
 8000276:	fb07 1110 	mls	r1, r7, r0, r1
 800027a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800027e:	fb00 f606 	mul.w	r6, r0, r6
 8000282:	429e      	cmp	r6, r3
 8000284:	d90a      	bls.n	800029c <__udivmoddi4+0x94>
 8000286:	eb1c 0303 	adds.w	r3, ip, r3
 800028a:	f100 31ff 	add.w	r1, r0, #4294967295
 800028e:	f080 80fc 	bcs.w	800048a <__udivmoddi4+0x282>
 8000292:	429e      	cmp	r6, r3
 8000294:	f240 80f9 	bls.w	800048a <__udivmoddi4+0x282>
 8000298:	4463      	add	r3, ip
 800029a:	3802      	subs	r0, #2
 800029c:	1b9b      	subs	r3, r3, r6
 800029e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002a2:	2100      	movs	r1, #0
 80002a4:	b11d      	cbz	r5, 80002ae <__udivmoddi4+0xa6>
 80002a6:	40d3      	lsrs	r3, r2
 80002a8:	2200      	movs	r2, #0
 80002aa:	e9c5 3200 	strd	r3, r2, [r5]
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d905      	bls.n	80002c2 <__udivmoddi4+0xba>
 80002b6:	b10d      	cbz	r5, 80002bc <__udivmoddi4+0xb4>
 80002b8:	e9c5 0100 	strd	r0, r1, [r5]
 80002bc:	2100      	movs	r1, #0
 80002be:	4608      	mov	r0, r1
 80002c0:	e7f5      	b.n	80002ae <__udivmoddi4+0xa6>
 80002c2:	fab3 f183 	clz	r1, r3
 80002c6:	2900      	cmp	r1, #0
 80002c8:	d146      	bne.n	8000358 <__udivmoddi4+0x150>
 80002ca:	42a3      	cmp	r3, r4
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xcc>
 80002ce:	4290      	cmp	r0, r2
 80002d0:	f0c0 80f0 	bcc.w	80004b4 <__udivmoddi4+0x2ac>
 80002d4:	1a86      	subs	r6, r0, r2
 80002d6:	eb64 0303 	sbc.w	r3, r4, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	2d00      	cmp	r5, #0
 80002de:	d0e6      	beq.n	80002ae <__udivmoddi4+0xa6>
 80002e0:	e9c5 6300 	strd	r6, r3, [r5]
 80002e4:	e7e3      	b.n	80002ae <__udivmoddi4+0xa6>
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	f040 8090 	bne.w	800040c <__udivmoddi4+0x204>
 80002ec:	eba1 040c 	sub.w	r4, r1, ip
 80002f0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002f4:	fa1f f78c 	uxth.w	r7, ip
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb4 f6f8 	udiv	r6, r4, r8
 80002fe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000302:	fb08 4416 	mls	r4, r8, r6, r4
 8000306:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800030a:	fb07 f006 	mul.w	r0, r7, r6
 800030e:	4298      	cmp	r0, r3
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x11c>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f106 34ff 	add.w	r4, r6, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x11a>
 800031c:	4298      	cmp	r0, r3
 800031e:	f200 80cd 	bhi.w	80004bc <__udivmoddi4+0x2b4>
 8000322:	4626      	mov	r6, r4
 8000324:	1a1c      	subs	r4, r3, r0
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb4 f0f8 	udiv	r0, r4, r8
 800032e:	fb08 4410 	mls	r4, r8, r0, r4
 8000332:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000336:	fb00 f707 	mul.w	r7, r0, r7
 800033a:	429f      	cmp	r7, r3
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x148>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 34ff 	add.w	r4, r0, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x146>
 8000348:	429f      	cmp	r7, r3
 800034a:	f200 80b0 	bhi.w	80004ae <__udivmoddi4+0x2a6>
 800034e:	4620      	mov	r0, r4
 8000350:	1bdb      	subs	r3, r3, r7
 8000352:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000356:	e7a5      	b.n	80002a4 <__udivmoddi4+0x9c>
 8000358:	f1c1 0620 	rsb	r6, r1, #32
 800035c:	408b      	lsls	r3, r1
 800035e:	fa22 f706 	lsr.w	r7, r2, r6
 8000362:	431f      	orrs	r7, r3
 8000364:	fa20 fc06 	lsr.w	ip, r0, r6
 8000368:	fa04 f301 	lsl.w	r3, r4, r1
 800036c:	ea43 030c 	orr.w	r3, r3, ip
 8000370:	40f4      	lsrs	r4, r6
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	0c38      	lsrs	r0, r7, #16
 8000378:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800037c:	fbb4 fef0 	udiv	lr, r4, r0
 8000380:	fa1f fc87 	uxth.w	ip, r7
 8000384:	fb00 441e 	mls	r4, r0, lr, r4
 8000388:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800038c:	fb0e f90c 	mul.w	r9, lr, ip
 8000390:	45a1      	cmp	r9, r4
 8000392:	fa02 f201 	lsl.w	r2, r2, r1
 8000396:	d90a      	bls.n	80003ae <__udivmoddi4+0x1a6>
 8000398:	193c      	adds	r4, r7, r4
 800039a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800039e:	f080 8084 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 80003a2:	45a1      	cmp	r9, r4
 80003a4:	f240 8081 	bls.w	80004aa <__udivmoddi4+0x2a2>
 80003a8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ac:	443c      	add	r4, r7
 80003ae:	eba4 0409 	sub.w	r4, r4, r9
 80003b2:	fa1f f983 	uxth.w	r9, r3
 80003b6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003ba:	fb00 4413 	mls	r4, r0, r3, r4
 80003be:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003c2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d907      	bls.n	80003da <__udivmoddi4+0x1d2>
 80003ca:	193c      	adds	r4, r7, r4
 80003cc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003d0:	d267      	bcs.n	80004a2 <__udivmoddi4+0x29a>
 80003d2:	45a4      	cmp	ip, r4
 80003d4:	d965      	bls.n	80004a2 <__udivmoddi4+0x29a>
 80003d6:	3b02      	subs	r3, #2
 80003d8:	443c      	add	r4, r7
 80003da:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003de:	fba0 9302 	umull	r9, r3, r0, r2
 80003e2:	eba4 040c 	sub.w	r4, r4, ip
 80003e6:	429c      	cmp	r4, r3
 80003e8:	46ce      	mov	lr, r9
 80003ea:	469c      	mov	ip, r3
 80003ec:	d351      	bcc.n	8000492 <__udivmoddi4+0x28a>
 80003ee:	d04e      	beq.n	800048e <__udivmoddi4+0x286>
 80003f0:	b155      	cbz	r5, 8000408 <__udivmoddi4+0x200>
 80003f2:	ebb8 030e 	subs.w	r3, r8, lr
 80003f6:	eb64 040c 	sbc.w	r4, r4, ip
 80003fa:	fa04 f606 	lsl.w	r6, r4, r6
 80003fe:	40cb      	lsrs	r3, r1
 8000400:	431e      	orrs	r6, r3
 8000402:	40cc      	lsrs	r4, r1
 8000404:	e9c5 6400 	strd	r6, r4, [r5]
 8000408:	2100      	movs	r1, #0
 800040a:	e750      	b.n	80002ae <__udivmoddi4+0xa6>
 800040c:	f1c2 0320 	rsb	r3, r2, #32
 8000410:	fa20 f103 	lsr.w	r1, r0, r3
 8000414:	fa0c fc02 	lsl.w	ip, ip, r2
 8000418:	fa24 f303 	lsr.w	r3, r4, r3
 800041c:	4094      	lsls	r4, r2
 800041e:	430c      	orrs	r4, r1
 8000420:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000424:	fa00 fe02 	lsl.w	lr, r0, r2
 8000428:	fa1f f78c 	uxth.w	r7, ip
 800042c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000430:	fb08 3110 	mls	r1, r8, r0, r3
 8000434:	0c23      	lsrs	r3, r4, #16
 8000436:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800043a:	fb00 f107 	mul.w	r1, r0, r7
 800043e:	4299      	cmp	r1, r3
 8000440:	d908      	bls.n	8000454 <__udivmoddi4+0x24c>
 8000442:	eb1c 0303 	adds.w	r3, ip, r3
 8000446:	f100 36ff 	add.w	r6, r0, #4294967295
 800044a:	d22c      	bcs.n	80004a6 <__udivmoddi4+0x29e>
 800044c:	4299      	cmp	r1, r3
 800044e:	d92a      	bls.n	80004a6 <__udivmoddi4+0x29e>
 8000450:	3802      	subs	r0, #2
 8000452:	4463      	add	r3, ip
 8000454:	1a5b      	subs	r3, r3, r1
 8000456:	b2a4      	uxth	r4, r4
 8000458:	fbb3 f1f8 	udiv	r1, r3, r8
 800045c:	fb08 3311 	mls	r3, r8, r1, r3
 8000460:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000464:	fb01 f307 	mul.w	r3, r1, r7
 8000468:	42a3      	cmp	r3, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x276>
 800046c:	eb1c 0404 	adds.w	r4, ip, r4
 8000470:	f101 36ff 	add.w	r6, r1, #4294967295
 8000474:	d213      	bcs.n	800049e <__udivmoddi4+0x296>
 8000476:	42a3      	cmp	r3, r4
 8000478:	d911      	bls.n	800049e <__udivmoddi4+0x296>
 800047a:	3902      	subs	r1, #2
 800047c:	4464      	add	r4, ip
 800047e:	1ae4      	subs	r4, r4, r3
 8000480:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000484:	e739      	b.n	80002fa <__udivmoddi4+0xf2>
 8000486:	4604      	mov	r4, r0
 8000488:	e6f0      	b.n	800026c <__udivmoddi4+0x64>
 800048a:	4608      	mov	r0, r1
 800048c:	e706      	b.n	800029c <__udivmoddi4+0x94>
 800048e:	45c8      	cmp	r8, r9
 8000490:	d2ae      	bcs.n	80003f0 <__udivmoddi4+0x1e8>
 8000492:	ebb9 0e02 	subs.w	lr, r9, r2
 8000496:	eb63 0c07 	sbc.w	ip, r3, r7
 800049a:	3801      	subs	r0, #1
 800049c:	e7a8      	b.n	80003f0 <__udivmoddi4+0x1e8>
 800049e:	4631      	mov	r1, r6
 80004a0:	e7ed      	b.n	800047e <__udivmoddi4+0x276>
 80004a2:	4603      	mov	r3, r0
 80004a4:	e799      	b.n	80003da <__udivmoddi4+0x1d2>
 80004a6:	4630      	mov	r0, r6
 80004a8:	e7d4      	b.n	8000454 <__udivmoddi4+0x24c>
 80004aa:	46d6      	mov	lr, sl
 80004ac:	e77f      	b.n	80003ae <__udivmoddi4+0x1a6>
 80004ae:	4463      	add	r3, ip
 80004b0:	3802      	subs	r0, #2
 80004b2:	e74d      	b.n	8000350 <__udivmoddi4+0x148>
 80004b4:	4606      	mov	r6, r0
 80004b6:	4623      	mov	r3, r4
 80004b8:	4608      	mov	r0, r1
 80004ba:	e70f      	b.n	80002dc <__udivmoddi4+0xd4>
 80004bc:	3e02      	subs	r6, #2
 80004be:	4463      	add	r3, ip
 80004c0:	e730      	b.n	8000324 <__udivmoddi4+0x11c>
 80004c2:	bf00      	nop

080004c4 <__aeabi_idiv0>:
 80004c4:	4770      	bx	lr
 80004c6:	bf00      	nop

080004c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	b082      	sub	sp, #8
 80004cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	initialise_monitor_handles();
 80004ce:	f002 ff79 	bl	80033c4 <initialise_monitor_handles>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d2:	f000 fb9f 	bl	8000c14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004d6:	f000 f87f 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004da:	f000 f967 	bl	80007ac <MX_GPIO_Init>
  MX_RTC_Init();
 80004de:	f000 f8dd 	bl	800069c <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  char *time;
  char *date;
  lcd_init();
 80004e2:	f002 f975 	bl	80027d0 <lcd_init>
  lcd_display_clear();
 80004e6:	f002 f9d7 	bl	8002898 <lcd_display_clear>
  lcd_set_cursor(1,1);
 80004ea:	2101      	movs	r1, #1
 80004ec:	2001      	movs	r0, #1
 80004ee:	f002 f947 	bl	8002780 <lcd_set_cursor>
  lcd_print_string("RTC ....\n");
 80004f2:	4823      	ldr	r0, [pc, #140]	@ (8000580 <main+0xb8>)
 80004f4:	f002 f930 	bl	8002758 <lcd_print_string>
  HAL_Delay(2000);
 80004f8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80004fc:	f000 fbfc 	bl	8000cf8 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  lcd_display_clear();
 8000500:	f002 f9ca 	bl	8002898 <lcd_display_clear>
	  lcd_set_cursor(1,1);
 8000504:	2101      	movs	r1, #1
 8000506:	2001      	movs	r0, #1
 8000508:	f002 f93a 	bl	8002780 <lcd_set_cursor>
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 800050c:	2200      	movs	r2, #0
 800050e:	491d      	ldr	r1, [pc, #116]	@ (8000584 <main+0xbc>)
 8000510:	481d      	ldr	r0, [pc, #116]	@ (8000588 <main+0xc0>)
 8000512:	f001 fd5a 	bl	8001fca <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8000516:	2200      	movs	r2, #0
 8000518:	491c      	ldr	r1, [pc, #112]	@ (800058c <main+0xc4>)
 800051a:	481b      	ldr	r0, [pc, #108]	@ (8000588 <main+0xc0>)
 800051c:	f001 fe37 	bl	800218e <HAL_RTC_GetDate>
	  lcd_print_string("Time");
 8000520:	481b      	ldr	r0, [pc, #108]	@ (8000590 <main+0xc8>)
 8000522:	f002 f919 	bl	8002758 <lcd_print_string>
	  lcd_set_cursor(1,6);
 8000526:	2106      	movs	r1, #6
 8000528:	2001      	movs	r0, #1
 800052a:	f002 f929 	bl	8002780 <lcd_set_cursor>
	  time=time_to_string(&sTime);
 800052e:	4815      	ldr	r0, [pc, #84]	@ (8000584 <main+0xbc>)
 8000530:	f002 fa3e 	bl	80029b0 <time_to_string>
 8000534:	6078      	str	r0, [r7, #4]
	  lcd_print_string(time);
 8000536:	6878      	ldr	r0, [r7, #4]
 8000538:	f002 f90e 	bl	8002758 <lcd_print_string>
	  lcd_set_cursor(2, 1);
 800053c:	2101      	movs	r1, #1
 800053e:	2002      	movs	r0, #2
 8000540:	f002 f91e 	bl	8002780 <lcd_set_cursor>
	  lcd_print_string("Date");
 8000544:	4813      	ldr	r0, [pc, #76]	@ (8000594 <main+0xcc>)
 8000546:	f002 f907 	bl	8002758 <lcd_print_string>
	  lcd_set_cursor(2,6);
 800054a:	2106      	movs	r1, #6
 800054c:	2002      	movs	r0, #2
 800054e:	f002 f917 	bl	8002780 <lcd_set_cursor>
	  date=date_to_string(&sDate);
 8000552:	480e      	ldr	r0, [pc, #56]	@ (800058c <main+0xc4>)
 8000554:	f002 fa02 	bl	800295c <date_to_string>
 8000558:	6038      	str	r0, [r7, #0]
	  lcd_print_string(date);
 800055a:	6838      	ldr	r0, [r7, #0]
 800055c:	f002 f8fc 	bl	8002758 <lcd_print_string>
//	  printf("%d : %d: %d \n",sTime.Hours,sTime.Minutes,sTime.Seconds);
	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000560:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000564:	480c      	ldr	r0, [pc, #48]	@ (8000598 <main+0xd0>)
 8000566:	f000 feb2 	bl	80012ce <HAL_GPIO_TogglePin>
	  HAL_Delay(999);
 800056a:	f240 30e7 	movw	r0, #999	@ 0x3e7
 800056e:	f000 fbc3 	bl	8000cf8 <HAL_Delay>
	  lcd_display_clear();
 8000572:	f002 f991 	bl	8002898 <lcd_display_clear>
	  lcd_display_return_home();
 8000576:	f002 f999 	bl	80028ac <lcd_display_return_home>
	  lcd_display_clear();
 800057a:	bf00      	nop
 800057c:	e7c0      	b.n	8000500 <main+0x38>
 800057e:	bf00      	nop
 8000580:	0800349c 	.word	0x0800349c
 8000584:	200000ac 	.word	0x200000ac
 8000588:	2000008c 	.word	0x2000008c
 800058c:	200000c0 	.word	0x200000c0
 8000590:	080034a8 	.word	0x080034a8
 8000594:	080034b0 	.word	0x080034b0
 8000598:	40020c00 	.word	0x40020c00

0800059c <HAL_RTC_AlarmAEventCallback>:
    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
  lcd_display_clear();
 80005a4:	f002 f978 	bl	8002898 <lcd_display_clear>
  lcd_set_cursor(1,1);
 80005a8:	2101      	movs	r1, #1
 80005aa:	2001      	movs	r0, #1
 80005ac:	f002 f8e8 	bl	8002780 <lcd_set_cursor>
  lcd_print_string("Alarm Called");
 80005b0:	4807      	ldr	r0, [pc, #28]	@ (80005d0 <HAL_RTC_AlarmAEventCallback+0x34>)
 80005b2:	f002 f8d1 	bl	8002758 <lcd_print_string>
  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 80005b6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80005ba:	4806      	ldr	r0, [pc, #24]	@ (80005d4 <HAL_RTC_AlarmAEventCallback+0x38>)
 80005bc:	f000 fe87 	bl	80012ce <HAL_GPIO_TogglePin>
  HAL_Delay(100);
 80005c0:	2064      	movs	r0, #100	@ 0x64
 80005c2:	f000 fb99 	bl	8000cf8 <HAL_Delay>
}
 80005c6:	bf00      	nop
 80005c8:	3708      	adds	r7, #8
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
 80005ce:	bf00      	nop
 80005d0:	080034b8 	.word	0x080034b8
 80005d4:	40020c00 	.word	0x40020c00

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b094      	sub	sp, #80	@ 0x50
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 0320 	add.w	r3, r7, #32
 80005e2:	2230      	movs	r2, #48	@ 0x30
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f002 fb63 	bl	8002cb2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
 8000600:	4b24      	ldr	r3, [pc, #144]	@ (8000694 <SystemClock_Config+0xbc>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000604:	4a23      	ldr	r2, [pc, #140]	@ (8000694 <SystemClock_Config+0xbc>)
 8000606:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800060a:	6413      	str	r3, [r2, #64]	@ 0x40
 800060c:	4b21      	ldr	r3, [pc, #132]	@ (8000694 <SystemClock_Config+0xbc>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000610:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000618:	2300      	movs	r3, #0
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	4b1e      	ldr	r3, [pc, #120]	@ (8000698 <SystemClock_Config+0xc0>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	4a1d      	ldr	r2, [pc, #116]	@ (8000698 <SystemClock_Config+0xc0>)
 8000622:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000626:	6013      	str	r3, [r2, #0]
 8000628:	4b1b      	ldr	r3, [pc, #108]	@ (8000698 <SystemClock_Config+0xc0>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000630:	607b      	str	r3, [r7, #4]
 8000632:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000634:	230a      	movs	r3, #10
 8000636:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000638:	2301      	movs	r3, #1
 800063a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800063c:	2310      	movs	r3, #16
 800063e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000640:	2301      	movs	r3, #1
 8000642:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000644:	2300      	movs	r3, #0
 8000646:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000648:	f107 0320 	add.w	r3, r7, #32
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fe59 	bl	8001304 <HAL_RCC_OscConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000658:	f000 fa06 	bl	8000a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800065c:	230f      	movs	r3, #15
 800065e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000660:	2300      	movs	r3, #0
 8000662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000668:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800066c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800066e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000672:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000674:	f107 030c 	add.w	r3, r7, #12
 8000678:	2100      	movs	r1, #0
 800067a:	4618      	mov	r0, r3
 800067c:	f001 f8ba 	bl	80017f4 <HAL_RCC_ClockConfig>
 8000680:	4603      	mov	r3, r0
 8000682:	2b00      	cmp	r3, #0
 8000684:	d001      	beq.n	800068a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000686:	f000 f9ef 	bl	8000a68 <Error_Handler>
  }
}
 800068a:	bf00      	nop
 800068c:	3750      	adds	r7, #80	@ 0x50
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	40023800 	.word	0x40023800
 8000698:	40007000 	.word	0x40007000

0800069c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006a0:	4b3d      	ldr	r3, [pc, #244]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006a2:	4a3e      	ldr	r2, [pc, #248]	@ (800079c <MX_RTC_Init+0x100>)
 80006a4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006a6:	4b3c      	ldr	r3, [pc, #240]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006ac:	4b3a      	ldr	r3, [pc, #232]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006ae:	227f      	movs	r2, #127	@ 0x7f
 80006b0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006b2:	4b39      	ldr	r3, [pc, #228]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006b4:	22ff      	movs	r2, #255	@ 0xff
 80006b6:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006b8:	4b37      	ldr	r3, [pc, #220]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80006be:	4b36      	ldr	r3, [pc, #216]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80006c4:	4b34      	ldr	r3, [pc, #208]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80006ca:	4833      	ldr	r0, [pc, #204]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006cc:	f001 fb60 	bl	8001d90 <HAL_RTC_Init>
 80006d0:	4603      	mov	r3, r0
 80006d2:	2b00      	cmp	r3, #0
 80006d4:	d001      	beq.n	80006da <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80006d6:	f000 f9c7 	bl	8000a68 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 13;
 80006da:	4b31      	ldr	r3, [pc, #196]	@ (80007a0 <MX_RTC_Init+0x104>)
 80006dc:	220d      	movs	r2, #13
 80006de:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 59;
 80006e0:	4b2f      	ldr	r3, [pc, #188]	@ (80007a0 <MX_RTC_Init+0x104>)
 80006e2:	223b      	movs	r2, #59	@ 0x3b
 80006e4:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 3;
 80006e6:	4b2e      	ldr	r3, [pc, #184]	@ (80007a0 <MX_RTC_Init+0x104>)
 80006e8:	2203      	movs	r2, #3
 80006ea:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80006ec:	4b2c      	ldr	r3, [pc, #176]	@ (80007a0 <MX_RTC_Init+0x104>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80006f2:	4b2b      	ldr	r3, [pc, #172]	@ (80007a0 <MX_RTC_Init+0x104>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80006f8:	2200      	movs	r2, #0
 80006fa:	4929      	ldr	r1, [pc, #164]	@ (80007a0 <MX_RTC_Init+0x104>)
 80006fc:	4826      	ldr	r0, [pc, #152]	@ (8000798 <MX_RTC_Init+0xfc>)
 80006fe:	f001 fbca 	bl	8001e96 <HAL_RTC_SetTime>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <MX_RTC_Init+0x70>
  {
    Error_Handler();
 8000708:	f000 f9ae 	bl	8000a68 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800070c:	4b25      	ldr	r3, [pc, #148]	@ (80007a4 <MX_RTC_Init+0x108>)
 800070e:	2201      	movs	r2, #1
 8000710:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JULY;
 8000712:	4b24      	ldr	r3, [pc, #144]	@ (80007a4 <MX_RTC_Init+0x108>)
 8000714:	2207      	movs	r2, #7
 8000716:	705a      	strb	r2, [r3, #1]
  sDate.Date = 8;
 8000718:	4b22      	ldr	r3, [pc, #136]	@ (80007a4 <MX_RTC_Init+0x108>)
 800071a:	2208      	movs	r2, #8
 800071c:	709a      	strb	r2, [r3, #2]
  sDate.Year = 24;
 800071e:	4b21      	ldr	r3, [pc, #132]	@ (80007a4 <MX_RTC_Init+0x108>)
 8000720:	2218      	movs	r2, #24
 8000722:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000724:	2200      	movs	r2, #0
 8000726:	491f      	ldr	r1, [pc, #124]	@ (80007a4 <MX_RTC_Init+0x108>)
 8000728:	481b      	ldr	r0, [pc, #108]	@ (8000798 <MX_RTC_Init+0xfc>)
 800072a:	f001 fcac 	bl	8002086 <HAL_RTC_SetDate>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_RTC_Init+0x9c>
  {
    Error_Handler();
 8000734:	f000 f998 	bl	8000a68 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 14;
 8000738:	4b1b      	ldr	r3, [pc, #108]	@ (80007a8 <MX_RTC_Init+0x10c>)
 800073a:	220e      	movs	r2, #14
 800073c:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0;
 800073e:	4b1a      	ldr	r3, [pc, #104]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000740:	2200      	movs	r2, #0
 8000742:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 3;
 8000744:	4b18      	ldr	r3, [pc, #96]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000746:	2203      	movs	r2, #3
 8000748:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0;
 800074a:	4b17      	ldr	r3, [pc, #92]	@ (80007a8 <MX_RTC_Init+0x10c>)
 800074c:	2200      	movs	r2, #0
 800074e:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000750:	4b15      	ldr	r3, [pc, #84]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000756:	4b14      	ldr	r3, [pc, #80]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800075c:	4b12      	ldr	r3, [pc, #72]	@ (80007a8 <MX_RTC_Init+0x10c>)
 800075e:	2200      	movs	r2, #0
 8000760:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000762:	4b11      	ldr	r3, [pc, #68]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000768:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <MX_RTC_Init+0x10c>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  sAlarm.AlarmDateWeekDay = 8;
 800076e:	4b0e      	ldr	r3, [pc, #56]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000770:	2208      	movs	r2, #8
 8000772:	f883 2020 	strb.w	r2, [r3, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000776:	4b0c      	ldr	r3, [pc, #48]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000778:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800077c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800077e:	2200      	movs	r2, #0
 8000780:	4909      	ldr	r1, [pc, #36]	@ (80007a8 <MX_RTC_Init+0x10c>)
 8000782:	4805      	ldr	r0, [pc, #20]	@ (8000798 <MX_RTC_Init+0xfc>)
 8000784:	f001 fd52 	bl	800222c <HAL_RTC_SetAlarm_IT>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_RTC_Init+0xf6>
  {
    Error_Handler();
 800078e:	f000 f96b 	bl	8000a68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000792:	bf00      	nop
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	2000008c 	.word	0x2000008c
 800079c:	40002800 	.word	0x40002800
 80007a0:	200000ac 	.word	0x200000ac
 80007a4:	200000c0 	.word	0x200000c0
 80007a8:	200000c4 	.word	0x200000c4

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08c      	sub	sp, #48	@ 0x30
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 031c 	add.w	r3, r7, #28
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	61bb      	str	r3, [r7, #24]
 80007c6:	4ba2      	ldr	r3, [pc, #648]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ca:	4aa1      	ldr	r2, [pc, #644]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 80007cc:	f043 0310 	orr.w	r3, r3, #16
 80007d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007d2:	4b9f      	ldr	r3, [pc, #636]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007d6:	f003 0310 	and.w	r3, r3, #16
 80007da:	61bb      	str	r3, [r7, #24]
 80007dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
 80007e2:	4b9b      	ldr	r3, [pc, #620]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e6:	4a9a      	ldr	r2, [pc, #616]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ee:	4b98      	ldr	r3, [pc, #608]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007f2:	f003 0304 	and.w	r3, r3, #4
 80007f6:	617b      	str	r3, [r7, #20]
 80007f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	4b94      	ldr	r3, [pc, #592]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000802:	4a93      	ldr	r2, [pc, #588]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000808:	6313      	str	r3, [r2, #48]	@ 0x30
 800080a:	4b91      	ldr	r3, [pc, #580]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800080e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	4b8d      	ldr	r3, [pc, #564]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800081e:	4a8c      	ldr	r2, [pc, #560]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6313      	str	r3, [r2, #48]	@ 0x30
 8000826:	4b8a      	ldr	r3, [pc, #552]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60bb      	str	r3, [r7, #8]
 8000836:	4b86      	ldr	r3, [pc, #536]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083a:	4a85      	ldr	r2, [pc, #532]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	6313      	str	r3, [r2, #48]	@ 0x30
 8000842:	4b83      	ldr	r3, [pc, #524]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	607b      	str	r3, [r7, #4]
 8000852:	4b7f      	ldr	r3, [pc, #508]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000856:	4a7e      	ldr	r2, [pc, #504]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000858:	f043 0308 	orr.w	r3, r3, #8
 800085c:	6313      	str	r3, [r2, #48]	@ 0x30
 800085e:	4b7c      	ldr	r3, [pc, #496]	@ (8000a50 <MX_GPIO_Init+0x2a4>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000862:	f003 0308 	and.w	r3, r3, #8
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2108      	movs	r1, #8
 800086e:	4879      	ldr	r0, [pc, #484]	@ (8000a54 <MX_GPIO_Init+0x2a8>)
 8000870:	f000 fd14 	bl	800129c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000874:	2201      	movs	r2, #1
 8000876:	2101      	movs	r1, #1
 8000878:	4877      	ldr	r0, [pc, #476]	@ (8000a58 <MX_GPIO_Init+0x2ac>)
 800087a:	f000 fd0f 	bl	800129c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800087e:	2200      	movs	r2, #0
 8000880:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8000884:	4875      	ldr	r0, [pc, #468]	@ (8000a5c <MX_GPIO_Init+0x2b0>)
 8000886:	f000 fd09 	bl	800129c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800088a:	2308      	movs	r3, #8
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800088e:	2301      	movs	r3, #1
 8000890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000896:	2300      	movs	r3, #0
 8000898:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	4619      	mov	r1, r3
 80008a0:	486c      	ldr	r0, [pc, #432]	@ (8000a54 <MX_GPIO_Init+0x2a8>)
 80008a2:	f000 fb5f 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008a6:	2301      	movs	r3, #1
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008aa:	2301      	movs	r3, #1
 80008ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008b2:	2300      	movs	r3, #0
 80008b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008b6:	f107 031c 	add.w	r3, r7, #28
 80008ba:	4619      	mov	r1, r3
 80008bc:	4866      	ldr	r0, [pc, #408]	@ (8000a58 <MX_GPIO_Init+0x2ac>)
 80008be:	f000 fb51 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80008c2:	2308      	movs	r3, #8
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c6:	2302      	movs	r3, #2
 80008c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	2300      	movs	r3, #0
 80008cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ce:	2300      	movs	r3, #0
 80008d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d2:	2305      	movs	r3, #5
 80008d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80008d6:	f107 031c 	add.w	r3, r7, #28
 80008da:	4619      	mov	r1, r3
 80008dc:	485e      	ldr	r0, [pc, #376]	@ (8000a58 <MX_GPIO_Init+0x2ac>)
 80008de:	f000 fb41 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008e2:	2301      	movs	r3, #1
 80008e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008e6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ec:	2300      	movs	r3, #0
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008f0:	f107 031c 	add.w	r3, r7, #28
 80008f4:	4619      	mov	r1, r3
 80008f6:	485a      	ldr	r0, [pc, #360]	@ (8000a60 <MX_GPIO_Init+0x2b4>)
 80008f8:	f000 fb34 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80008fc:	2310      	movs	r3, #16
 80008fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000900:	2302      	movs	r3, #2
 8000902:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000908:	2300      	movs	r3, #0
 800090a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800090c:	2306      	movs	r3, #6
 800090e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000910:	f107 031c 	add.w	r3, r7, #28
 8000914:	4619      	mov	r1, r3
 8000916:	4852      	ldr	r0, [pc, #328]	@ (8000a60 <MX_GPIO_Init+0x2b4>)
 8000918:	f000 fb24 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 800091c:	23e0      	movs	r3, #224	@ 0xe0
 800091e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000920:	2302      	movs	r3, #2
 8000922:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000924:	2300      	movs	r3, #0
 8000926:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000928:	2300      	movs	r3, #0
 800092a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800092c:	2305      	movs	r3, #5
 800092e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000930:	f107 031c 	add.w	r3, r7, #28
 8000934:	4619      	mov	r1, r3
 8000936:	484a      	ldr	r0, [pc, #296]	@ (8000a60 <MX_GPIO_Init+0x2b4>)
 8000938:	f000 fb14 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800093c:	2304      	movs	r3, #4
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000940:	2300      	movs	r3, #0
 8000942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000948:	f107 031c 	add.w	r3, r7, #28
 800094c:	4619      	mov	r1, r3
 800094e:	4845      	ldr	r0, [pc, #276]	@ (8000a64 <MX_GPIO_Init+0x2b8>)
 8000950:	f000 fb08 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000954:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000958:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	2302      	movs	r3, #2
 800095c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095e:	2300      	movs	r3, #0
 8000960:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000962:	2300      	movs	r3, #0
 8000964:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000966:	2305      	movs	r3, #5
 8000968:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800096a:	f107 031c 	add.w	r3, r7, #28
 800096e:	4619      	mov	r1, r3
 8000970:	483c      	ldr	r0, [pc, #240]	@ (8000a64 <MX_GPIO_Init+0x2b8>)
 8000972:	f000 faf7 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000976:	f24f 0310 	movw	r3, #61456	@ 0xf010
 800097a:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800097c:	2301      	movs	r3, #1
 800097e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000980:	2300      	movs	r3, #0
 8000982:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000984:	2300      	movs	r3, #0
 8000986:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000988:	f107 031c 	add.w	r3, r7, #28
 800098c:	4619      	mov	r1, r3
 800098e:	4833      	ldr	r0, [pc, #204]	@ (8000a5c <MX_GPIO_Init+0x2b0>)
 8000990:	f000 fae8 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000994:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800099a:	2302      	movs	r3, #2
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009a2:	2300      	movs	r3, #0
 80009a4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009a6:	2306      	movs	r3, #6
 80009a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	4829      	ldr	r0, [pc, #164]	@ (8000a58 <MX_GPIO_Init+0x2ac>)
 80009b2:	f000 fad7 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80009b6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009bc:	2300      	movs	r3, #0
 80009be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c0:	2300      	movs	r3, #0
 80009c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 031c 	add.w	r3, r7, #28
 80009c8:	4619      	mov	r1, r3
 80009ca:	4825      	ldr	r0, [pc, #148]	@ (8000a60 <MX_GPIO_Init+0x2b4>)
 80009cc:	f000 faca 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80009d0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80009d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d6:	2302      	movs	r3, #2
 80009d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009de:	2300      	movs	r3, #0
 80009e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80009e2:	230a      	movs	r3, #10
 80009e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009e6:	f107 031c 	add.w	r3, r7, #28
 80009ea:	4619      	mov	r1, r3
 80009ec:	481c      	ldr	r0, [pc, #112]	@ (8000a60 <MX_GPIO_Init+0x2b4>)
 80009ee:	f000 fab9 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80009f2:	2320      	movs	r3, #32
 80009f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f6:	2300      	movs	r3, #0
 80009f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009fe:	f107 031c 	add.w	r3, r7, #28
 8000a02:	4619      	mov	r1, r3
 8000a04:	4815      	ldr	r0, [pc, #84]	@ (8000a5c <MX_GPIO_Init+0x2b0>)
 8000a06:	f000 faad 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000a0a:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8000a0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a10:	2312      	movs	r3, #18
 8000a12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a18:	2300      	movs	r3, #0
 8000a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a1c:	2304      	movs	r3, #4
 8000a1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a20:	f107 031c 	add.w	r3, r7, #28
 8000a24:	4619      	mov	r1, r3
 8000a26:	480f      	ldr	r0, [pc, #60]	@ (8000a64 <MX_GPIO_Init+0x2b8>)
 8000a28:	f000 fa9c 	bl	8000f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000a2c:	2302      	movs	r3, #2
 8000a2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000a30:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8000a34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a36:	2300      	movs	r3, #0
 8000a38:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000a3a:	f107 031c 	add.w	r3, r7, #28
 8000a3e:	4619      	mov	r1, r3
 8000a40:	4804      	ldr	r0, [pc, #16]	@ (8000a54 <MX_GPIO_Init+0x2a8>)
 8000a42:	f000 fa8f 	bl	8000f64 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a46:	bf00      	nop
 8000a48:	3730      	adds	r7, #48	@ 0x30
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	40023800 	.word	0x40023800
 8000a54:	40021000 	.word	0x40021000
 8000a58:	40020800 	.word	0x40020800
 8000a5c:	40020c00 	.word	0x40020c00
 8000a60:	40020000 	.word	0x40020000
 8000a64:	40020400 	.word	0x40020400

08000a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a6c:	b672      	cpsid	i
}
 8000a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a70:	bf00      	nop
 8000a72:	e7fd      	b.n	8000a70 <Error_Handler+0x8>

08000a74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a74:	b580      	push	{r7, lr}
 8000a76:	b082      	sub	sp, #8
 8000a78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	607b      	str	r3, [r7, #4]
 8000a7e:	4b10      	ldr	r3, [pc, #64]	@ (8000ac0 <HAL_MspInit+0x4c>)
 8000a80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a82:	4a0f      	ldr	r2, [pc, #60]	@ (8000ac0 <HAL_MspInit+0x4c>)
 8000a84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a88:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000ac0 <HAL_MspInit+0x4c>)
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a92:	607b      	str	r3, [r7, #4]
 8000a94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a96:	2300      	movs	r3, #0
 8000a98:	603b      	str	r3, [r7, #0]
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <HAL_MspInit+0x4c>)
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	4a08      	ldr	r2, [pc, #32]	@ (8000ac0 <HAL_MspInit+0x4c>)
 8000aa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000aa4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000aa6:	4b06      	ldr	r3, [pc, #24]	@ (8000ac0 <HAL_MspInit+0x4c>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ab2:	2007      	movs	r0, #7
 8000ab4:	f000 fa14 	bl	8000ee0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab8:	bf00      	nop
 8000aba:	3708      	adds	r7, #8
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}
 8000ac0:	40023800 	.word	0x40023800

08000ac4 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000acc:	f107 0308 	add.w	r3, r7, #8
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
  if(hrtc->Instance==RTC)
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	4a10      	ldr	r2, [pc, #64]	@ (8000b20 <HAL_RTC_MspInit+0x5c>)
 8000ae0:	4293      	cmp	r3, r2
 8000ae2:	d119      	bne.n	8000b18 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000ae4:	2302      	movs	r3, #2
 8000ae6:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8000ae8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000aec:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000aee:	f107 0308 	add.w	r3, r7, #8
 8000af2:	4618      	mov	r0, r3
 8000af4:	f001 f86a 	bl	8001bcc <HAL_RCCEx_PeriphCLKConfig>
 8000af8:	4603      	mov	r3, r0
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d001      	beq.n	8000b02 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000afe:	f7ff ffb3 	bl	8000a68 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000b02:	4b08      	ldr	r3, [pc, #32]	@ (8000b24 <HAL_RTC_MspInit+0x60>)
 8000b04:	2201      	movs	r2, #1
 8000b06:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8000b08:	2200      	movs	r2, #0
 8000b0a:	2100      	movs	r1, #0
 8000b0c:	2029      	movs	r0, #41	@ 0x29
 8000b0e:	f000 f9f2 	bl	8000ef6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000b12:	2029      	movs	r0, #41	@ 0x29
 8000b14:	f000 fa0b 	bl	8000f2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8000b18:	bf00      	nop
 8000b1a:	3718      	adds	r7, #24
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	40002800 	.word	0x40002800
 8000b24:	42470e3c 	.word	0x42470e3c

08000b28 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b2c:	bf00      	nop
 8000b2e:	e7fd      	b.n	8000b2c <NMI_Handler+0x4>

08000b30 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b30:	b480      	push	{r7}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b34:	bf00      	nop
 8000b36:	e7fd      	b.n	8000b34 <HardFault_Handler+0x4>

08000b38 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b38:	b480      	push	{r7}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b3c:	bf00      	nop
 8000b3e:	e7fd      	b.n	8000b3c <MemManage_Handler+0x4>

08000b40 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b44:	bf00      	nop
 8000b46:	e7fd      	b.n	8000b44 <BusFault_Handler+0x4>

08000b48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <UsageFault_Handler+0x4>

08000b50 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b54:	bf00      	nop
 8000b56:	46bd      	mov	sp, r7
 8000b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5c:	4770      	bx	lr

08000b5e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b62:	bf00      	nop
 8000b64:	46bd      	mov	sp, r7
 8000b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6a:	4770      	bx	lr

08000b6c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7a:	b580      	push	{r7, lr}
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b7e:	f000 f89b 	bl	8000cb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
	...

08000b88 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8000b8c:	4802      	ldr	r0, [pc, #8]	@ (8000b98 <RTC_Alarm_IRQHandler+0x10>)
 8000b8e:	f001 fc91 	bl	80024b4 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	2000008c 	.word	0x2000008c

08000b9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ba0:	4b06      	ldr	r3, [pc, #24]	@ (8000bbc <SystemInit+0x20>)
 8000ba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ba6:	4a05      	ldr	r2, [pc, #20]	@ (8000bbc <SystemInit+0x20>)
 8000ba8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bb0:	bf00      	nop
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop
 8000bbc:	e000ed00 	.word	0xe000ed00

08000bc0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000bc0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bf8 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bc4:	f7ff ffea 	bl	8000b9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bc8:	480c      	ldr	r0, [pc, #48]	@ (8000bfc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bca:	490d      	ldr	r1, [pc, #52]	@ (8000c00 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8000c04 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd0:	e002      	b.n	8000bd8 <LoopCopyDataInit>

08000bd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bd6:	3304      	adds	r3, #4

08000bd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bdc:	d3f9      	bcc.n	8000bd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bde:	4a0a      	ldr	r2, [pc, #40]	@ (8000c08 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000be0:	4c0a      	ldr	r4, [pc, #40]	@ (8000c0c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000be2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be4:	e001      	b.n	8000bea <LoopFillZerobss>

08000be6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000be6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000be8:	3204      	adds	r2, #4

08000bea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bec:	d3fb      	bcc.n	8000be6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bee:	f002 f8b5 	bl	8002d5c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bf2:	f7ff fc69 	bl	80004c8 <main>
  bx  lr    
 8000bf6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bf8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c00:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c04:	08003504 	.word	0x08003504
  ldr r2, =_sbss
 8000c08:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c0c:	200002fc 	.word	0x200002fc

08000c10 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c10:	e7fe      	b.n	8000c10 <ADC_IRQHandler>
	...

08000c14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c18:	4b0e      	ldr	r3, [pc, #56]	@ (8000c54 <HAL_Init+0x40>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8000c54 <HAL_Init+0x40>)
 8000c1e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c24:	4b0b      	ldr	r3, [pc, #44]	@ (8000c54 <HAL_Init+0x40>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	4a0a      	ldr	r2, [pc, #40]	@ (8000c54 <HAL_Init+0x40>)
 8000c2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c30:	4b08      	ldr	r3, [pc, #32]	@ (8000c54 <HAL_Init+0x40>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	4a07      	ldr	r2, [pc, #28]	@ (8000c54 <HAL_Init+0x40>)
 8000c36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c3c:	2003      	movs	r0, #3
 8000c3e:	f000 f94f 	bl	8000ee0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c42:	2000      	movs	r0, #0
 8000c44:	f000 f808 	bl	8000c58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c48:	f7ff ff14 	bl	8000a74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c4c:	2300      	movs	r3, #0
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	40023c00 	.word	0x40023c00

08000c58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c60:	4b12      	ldr	r3, [pc, #72]	@ (8000cac <HAL_InitTick+0x54>)
 8000c62:	681a      	ldr	r2, [r3, #0]
 8000c64:	4b12      	ldr	r3, [pc, #72]	@ (8000cb0 <HAL_InitTick+0x58>)
 8000c66:	781b      	ldrb	r3, [r3, #0]
 8000c68:	4619      	mov	r1, r3
 8000c6a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c76:	4618      	mov	r0, r3
 8000c78:	f000 f967 	bl	8000f4a <HAL_SYSTICK_Config>
 8000c7c:	4603      	mov	r3, r0
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d001      	beq.n	8000c86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c82:	2301      	movs	r3, #1
 8000c84:	e00e      	b.n	8000ca4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c86:	687b      	ldr	r3, [r7, #4]
 8000c88:	2b0f      	cmp	r3, #15
 8000c8a:	d80a      	bhi.n	8000ca2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	6879      	ldr	r1, [r7, #4]
 8000c90:	f04f 30ff 	mov.w	r0, #4294967295
 8000c94:	f000 f92f 	bl	8000ef6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c98:	4a06      	ldr	r2, [pc, #24]	@ (8000cb4 <HAL_InitTick+0x5c>)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	e000      	b.n	8000ca4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ca2:	2301      	movs	r3, #1
}
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	20000000 	.word	0x20000000
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	20000004 	.word	0x20000004

08000cb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cbc:	4b06      	ldr	r3, [pc, #24]	@ (8000cd8 <HAL_IncTick+0x20>)
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	4b06      	ldr	r3, [pc, #24]	@ (8000cdc <HAL_IncTick+0x24>)
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4413      	add	r3, r2
 8000cc8:	4a04      	ldr	r2, [pc, #16]	@ (8000cdc <HAL_IncTick+0x24>)
 8000cca:	6013      	str	r3, [r2, #0]
}
 8000ccc:	bf00      	nop
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop
 8000cd8:	20000008 	.word	0x20000008
 8000cdc:	200000ec 	.word	0x200000ec

08000ce0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ce4:	4b03      	ldr	r3, [pc, #12]	@ (8000cf4 <HAL_GetTick+0x14>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	46bd      	mov	sp, r7
 8000cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf0:	4770      	bx	lr
 8000cf2:	bf00      	nop
 8000cf4:	200000ec 	.word	0x200000ec

08000cf8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b084      	sub	sp, #16
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d00:	f7ff ffee 	bl	8000ce0 <HAL_GetTick>
 8000d04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d10:	d005      	beq.n	8000d1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d12:	4b0a      	ldr	r3, [pc, #40]	@ (8000d3c <HAL_Delay+0x44>)
 8000d14:	781b      	ldrb	r3, [r3, #0]
 8000d16:	461a      	mov	r2, r3
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4413      	add	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d1e:	bf00      	nop
 8000d20:	f7ff ffde 	bl	8000ce0 <HAL_GetTick>
 8000d24:	4602      	mov	r2, r0
 8000d26:	68bb      	ldr	r3, [r7, #8]
 8000d28:	1ad3      	subs	r3, r2, r3
 8000d2a:	68fa      	ldr	r2, [r7, #12]
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	d8f7      	bhi.n	8000d20 <HAL_Delay+0x28>
  {
  }
}
 8000d30:	bf00      	nop
 8000d32:	bf00      	nop
 8000d34:	3710      	adds	r7, #16
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop
 8000d3c:	20000008 	.word	0x20000008

08000d40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b085      	sub	sp, #20
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	f003 0307 	and.w	r3, r3, #7
 8000d4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <__NVIC_SetPriorityGrouping+0x44>)
 8000d52:	68db      	ldr	r3, [r3, #12]
 8000d54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d56:	68ba      	ldr	r2, [r7, #8]
 8000d58:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d60:	68fb      	ldr	r3, [r7, #12]
 8000d62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d64:	68bb      	ldr	r3, [r7, #8]
 8000d66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d68:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d72:	4a04      	ldr	r2, [pc, #16]	@ (8000d84 <__NVIC_SetPriorityGrouping+0x44>)
 8000d74:	68bb      	ldr	r3, [r7, #8]
 8000d76:	60d3      	str	r3, [r2, #12]
}
 8000d78:	bf00      	nop
 8000d7a:	3714      	adds	r7, #20
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d82:	4770      	bx	lr
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d8c:	4b04      	ldr	r3, [pc, #16]	@ (8000da0 <__NVIC_GetPriorityGrouping+0x18>)
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	0a1b      	lsrs	r3, r3, #8
 8000d92:	f003 0307 	and.w	r3, r3, #7
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9e:	4770      	bx	lr
 8000da0:	e000ed00 	.word	0xe000ed00

08000da4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000da4:	b480      	push	{r7}
 8000da6:	b083      	sub	sp, #12
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	4603      	mov	r3, r0
 8000dac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	db0b      	blt.n	8000dce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	f003 021f 	and.w	r2, r3, #31
 8000dbc:	4907      	ldr	r1, [pc, #28]	@ (8000ddc <__NVIC_EnableIRQ+0x38>)
 8000dbe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc2:	095b      	lsrs	r3, r3, #5
 8000dc4:	2001      	movs	r0, #1
 8000dc6:	fa00 f202 	lsl.w	r2, r0, r2
 8000dca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000dce:	bf00      	nop
 8000dd0:	370c      	adds	r7, #12
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	e000e100 	.word	0xe000e100

08000de0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b083      	sub	sp, #12
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	4603      	mov	r3, r0
 8000de8:	6039      	str	r1, [r7, #0]
 8000dea:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	db0a      	blt.n	8000e0a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	b2da      	uxtb	r2, r3
 8000df8:	490c      	ldr	r1, [pc, #48]	@ (8000e2c <__NVIC_SetPriority+0x4c>)
 8000dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dfe:	0112      	lsls	r2, r2, #4
 8000e00:	b2d2      	uxtb	r2, r2
 8000e02:	440b      	add	r3, r1
 8000e04:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e08:	e00a      	b.n	8000e20 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	4908      	ldr	r1, [pc, #32]	@ (8000e30 <__NVIC_SetPriority+0x50>)
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	f003 030f 	and.w	r3, r3, #15
 8000e16:	3b04      	subs	r3, #4
 8000e18:	0112      	lsls	r2, r2, #4
 8000e1a:	b2d2      	uxtb	r2, r2
 8000e1c:	440b      	add	r3, r1
 8000e1e:	761a      	strb	r2, [r3, #24]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr
 8000e2c:	e000e100 	.word	0xe000e100
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b089      	sub	sp, #36	@ 0x24
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	60f8      	str	r0, [r7, #12]
 8000e3c:	60b9      	str	r1, [r7, #8]
 8000e3e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e48:	69fb      	ldr	r3, [r7, #28]
 8000e4a:	f1c3 0307 	rsb	r3, r3, #7
 8000e4e:	2b04      	cmp	r3, #4
 8000e50:	bf28      	it	cs
 8000e52:	2304      	movcs	r3, #4
 8000e54:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3304      	adds	r3, #4
 8000e5a:	2b06      	cmp	r3, #6
 8000e5c:	d902      	bls.n	8000e64 <NVIC_EncodePriority+0x30>
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	3b03      	subs	r3, #3
 8000e62:	e000      	b.n	8000e66 <NVIC_EncodePriority+0x32>
 8000e64:	2300      	movs	r3, #0
 8000e66:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e68:	f04f 32ff 	mov.w	r2, #4294967295
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e72:	43da      	mvns	r2, r3
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	401a      	ands	r2, r3
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e7c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	fa01 f303 	lsl.w	r3, r1, r3
 8000e86:	43d9      	mvns	r1, r3
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e8c:	4313      	orrs	r3, r2
         );
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3724      	adds	r7, #36	@ 0x24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e98:	4770      	bx	lr
	...

08000e9c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b082      	sub	sp, #8
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000eac:	d301      	bcc.n	8000eb2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eae:	2301      	movs	r3, #1
 8000eb0:	e00f      	b.n	8000ed2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb2:	4a0a      	ldr	r2, [pc, #40]	@ (8000edc <SysTick_Config+0x40>)
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	3b01      	subs	r3, #1
 8000eb8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eba:	210f      	movs	r1, #15
 8000ebc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec0:	f7ff ff8e 	bl	8000de0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec4:	4b05      	ldr	r3, [pc, #20]	@ (8000edc <SysTick_Config+0x40>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eca:	4b04      	ldr	r3, [pc, #16]	@ (8000edc <SysTick_Config+0x40>)
 8000ecc:	2207      	movs	r2, #7
 8000ece:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed0:	2300      	movs	r3, #0
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3708      	adds	r7, #8
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	bd80      	pop	{r7, pc}
 8000eda:	bf00      	nop
 8000edc:	e000e010 	.word	0xe000e010

08000ee0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f7ff ff29 	bl	8000d40 <__NVIC_SetPriorityGrouping>
}
 8000eee:	bf00      	nop
 8000ef0:	3708      	adds	r7, #8
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b086      	sub	sp, #24
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	4603      	mov	r3, r0
 8000efe:	60b9      	str	r1, [r7, #8]
 8000f00:	607a      	str	r2, [r7, #4]
 8000f02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f04:	2300      	movs	r3, #0
 8000f06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f08:	f7ff ff3e 	bl	8000d88 <__NVIC_GetPriorityGrouping>
 8000f0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f0e:	687a      	ldr	r2, [r7, #4]
 8000f10:	68b9      	ldr	r1, [r7, #8]
 8000f12:	6978      	ldr	r0, [r7, #20]
 8000f14:	f7ff ff8e 	bl	8000e34 <NVIC_EncodePriority>
 8000f18:	4602      	mov	r2, r0
 8000f1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f1e:	4611      	mov	r1, r2
 8000f20:	4618      	mov	r0, r3
 8000f22:	f7ff ff5d 	bl	8000de0 <__NVIC_SetPriority>
}
 8000f26:	bf00      	nop
 8000f28:	3718      	adds	r7, #24
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f2e:	b580      	push	{r7, lr}
 8000f30:	b082      	sub	sp, #8
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	4603      	mov	r3, r0
 8000f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f7ff ff31 	bl	8000da4 <__NVIC_EnableIRQ>
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}

08000f4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	b082      	sub	sp, #8
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f52:	6878      	ldr	r0, [r7, #4]
 8000f54:	f7ff ffa2 	bl	8000e9c <SysTick_Config>
 8000f58:	4603      	mov	r3, r0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	3708      	adds	r7, #8
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
	...

08000f64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b089      	sub	sp, #36	@ 0x24
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
 8000f6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f72:	2300      	movs	r3, #0
 8000f74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
 8000f7e:	e16b      	b.n	8001258 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f80:	2201      	movs	r2, #1
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	fa02 f303 	lsl.w	r3, r2, r3
 8000f88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	681b      	ldr	r3, [r3, #0]
 8000f8e:	697a      	ldr	r2, [r7, #20]
 8000f90:	4013      	ands	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f94:	693a      	ldr	r2, [r7, #16]
 8000f96:	697b      	ldr	r3, [r7, #20]
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	f040 815a 	bne.w	8001252 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9e:	683b      	ldr	r3, [r7, #0]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	2b01      	cmp	r3, #1
 8000fa8:	d005      	beq.n	8000fb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	685b      	ldr	r3, [r3, #4]
 8000fae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fb2:	2b02      	cmp	r3, #2
 8000fb4:	d130      	bne.n	8001018 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	689b      	ldr	r3, [r3, #8]
 8000fba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fbc:	69fb      	ldr	r3, [r7, #28]
 8000fbe:	005b      	lsls	r3, r3, #1
 8000fc0:	2203      	movs	r2, #3
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	43db      	mvns	r3, r3
 8000fc8:	69ba      	ldr	r2, [r7, #24]
 8000fca:	4013      	ands	r3, r2
 8000fcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fce:	683b      	ldr	r3, [r7, #0]
 8000fd0:	68da      	ldr	r2, [r3, #12]
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	005b      	lsls	r3, r3, #1
 8000fd6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fec:	2201      	movs	r2, #1
 8000fee:	69fb      	ldr	r3, [r7, #28]
 8000ff0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff4:	43db      	mvns	r3, r3
 8000ff6:	69ba      	ldr	r2, [r7, #24]
 8000ff8:	4013      	ands	r3, r2
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	091b      	lsrs	r3, r3, #4
 8001002:	f003 0201 	and.w	r2, r3, #1
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	4313      	orrs	r3, r2
 8001010:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	69ba      	ldr	r2, [r7, #24]
 8001016:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f003 0303 	and.w	r3, r3, #3
 8001020:	2b03      	cmp	r3, #3
 8001022:	d017      	beq.n	8001054 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	68db      	ldr	r3, [r3, #12]
 8001028:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800102a:	69fb      	ldr	r3, [r7, #28]
 800102c:	005b      	lsls	r3, r3, #1
 800102e:	2203      	movs	r2, #3
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	689a      	ldr	r2, [r3, #8]
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	fa02 f303 	lsl.w	r3, r2, r3
 8001048:	69ba      	ldr	r2, [r7, #24]
 800104a:	4313      	orrs	r3, r2
 800104c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	69ba      	ldr	r2, [r7, #24]
 8001052:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	f003 0303 	and.w	r3, r3, #3
 800105c:	2b02      	cmp	r3, #2
 800105e:	d123      	bne.n	80010a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001060:	69fb      	ldr	r3, [r7, #28]
 8001062:	08da      	lsrs	r2, r3, #3
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3208      	adds	r2, #8
 8001068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800106c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800106e:	69fb      	ldr	r3, [r7, #28]
 8001070:	f003 0307 	and.w	r3, r3, #7
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	220f      	movs	r2, #15
 8001078:	fa02 f303 	lsl.w	r3, r2, r3
 800107c:	43db      	mvns	r3, r3
 800107e:	69ba      	ldr	r2, [r7, #24]
 8001080:	4013      	ands	r3, r2
 8001082:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	691a      	ldr	r2, [r3, #16]
 8001088:	69fb      	ldr	r3, [r7, #28]
 800108a:	f003 0307 	and.w	r3, r3, #7
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	69ba      	ldr	r2, [r7, #24]
 8001096:	4313      	orrs	r3, r2
 8001098:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	08da      	lsrs	r2, r3, #3
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3208      	adds	r2, #8
 80010a2:	69b9      	ldr	r1, [r7, #24]
 80010a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	005b      	lsls	r3, r3, #1
 80010b2:	2203      	movs	r2, #3
 80010b4:	fa02 f303 	lsl.w	r3, r2, r3
 80010b8:	43db      	mvns	r3, r3
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4013      	ands	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 0203 	and.w	r2, r3, #3
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	005b      	lsls	r3, r3, #1
 80010cc:	fa02 f303 	lsl.w	r3, r2, r3
 80010d0:	69ba      	ldr	r2, [r7, #24]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	f000 80b4 	beq.w	8001252 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ea:	2300      	movs	r3, #0
 80010ec:	60fb      	str	r3, [r7, #12]
 80010ee:	4b60      	ldr	r3, [pc, #384]	@ (8001270 <HAL_GPIO_Init+0x30c>)
 80010f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010f2:	4a5f      	ldr	r2, [pc, #380]	@ (8001270 <HAL_GPIO_Init+0x30c>)
 80010f4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010f8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001270 <HAL_GPIO_Init+0x30c>)
 80010fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001102:	60fb      	str	r3, [r7, #12]
 8001104:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001106:	4a5b      	ldr	r2, [pc, #364]	@ (8001274 <HAL_GPIO_Init+0x310>)
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	089b      	lsrs	r3, r3, #2
 800110c:	3302      	adds	r3, #2
 800110e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001114:	69fb      	ldr	r3, [r7, #28]
 8001116:	f003 0303 	and.w	r3, r3, #3
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	220f      	movs	r2, #15
 800111e:	fa02 f303 	lsl.w	r3, r2, r3
 8001122:	43db      	mvns	r3, r3
 8001124:	69ba      	ldr	r2, [r7, #24]
 8001126:	4013      	ands	r3, r2
 8001128:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a52      	ldr	r2, [pc, #328]	@ (8001278 <HAL_GPIO_Init+0x314>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d02b      	beq.n	800118a <HAL_GPIO_Init+0x226>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a51      	ldr	r2, [pc, #324]	@ (800127c <HAL_GPIO_Init+0x318>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d025      	beq.n	8001186 <HAL_GPIO_Init+0x222>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a50      	ldr	r2, [pc, #320]	@ (8001280 <HAL_GPIO_Init+0x31c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d01f      	beq.n	8001182 <HAL_GPIO_Init+0x21e>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a4f      	ldr	r2, [pc, #316]	@ (8001284 <HAL_GPIO_Init+0x320>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d019      	beq.n	800117e <HAL_GPIO_Init+0x21a>
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4a4e      	ldr	r2, [pc, #312]	@ (8001288 <HAL_GPIO_Init+0x324>)
 800114e:	4293      	cmp	r3, r2
 8001150:	d013      	beq.n	800117a <HAL_GPIO_Init+0x216>
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a4d      	ldr	r2, [pc, #308]	@ (800128c <HAL_GPIO_Init+0x328>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d00d      	beq.n	8001176 <HAL_GPIO_Init+0x212>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a4c      	ldr	r2, [pc, #304]	@ (8001290 <HAL_GPIO_Init+0x32c>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d007      	beq.n	8001172 <HAL_GPIO_Init+0x20e>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a4b      	ldr	r2, [pc, #300]	@ (8001294 <HAL_GPIO_Init+0x330>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d101      	bne.n	800116e <HAL_GPIO_Init+0x20a>
 800116a:	2307      	movs	r3, #7
 800116c:	e00e      	b.n	800118c <HAL_GPIO_Init+0x228>
 800116e:	2308      	movs	r3, #8
 8001170:	e00c      	b.n	800118c <HAL_GPIO_Init+0x228>
 8001172:	2306      	movs	r3, #6
 8001174:	e00a      	b.n	800118c <HAL_GPIO_Init+0x228>
 8001176:	2305      	movs	r3, #5
 8001178:	e008      	b.n	800118c <HAL_GPIO_Init+0x228>
 800117a:	2304      	movs	r3, #4
 800117c:	e006      	b.n	800118c <HAL_GPIO_Init+0x228>
 800117e:	2303      	movs	r3, #3
 8001180:	e004      	b.n	800118c <HAL_GPIO_Init+0x228>
 8001182:	2302      	movs	r3, #2
 8001184:	e002      	b.n	800118c <HAL_GPIO_Init+0x228>
 8001186:	2301      	movs	r3, #1
 8001188:	e000      	b.n	800118c <HAL_GPIO_Init+0x228>
 800118a:	2300      	movs	r3, #0
 800118c:	69fa      	ldr	r2, [r7, #28]
 800118e:	f002 0203 	and.w	r2, r2, #3
 8001192:	0092      	lsls	r2, r2, #2
 8001194:	4093      	lsls	r3, r2
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800119c:	4935      	ldr	r1, [pc, #212]	@ (8001274 <HAL_GPIO_Init+0x310>)
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	089b      	lsrs	r3, r3, #2
 80011a2:	3302      	adds	r3, #2
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001298 <HAL_GPIO_Init+0x334>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	43db      	mvns	r3, r3
 80011b4:	69ba      	ldr	r2, [r7, #24]
 80011b6:	4013      	ands	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d003      	beq.n	80011ce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011c6:	69ba      	ldr	r2, [r7, #24]
 80011c8:	693b      	ldr	r3, [r7, #16]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ce:	4a32      	ldr	r2, [pc, #200]	@ (8001298 <HAL_GPIO_Init+0x334>)
 80011d0:	69bb      	ldr	r3, [r7, #24]
 80011d2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011d4:	4b30      	ldr	r3, [pc, #192]	@ (8001298 <HAL_GPIO_Init+0x334>)
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	43db      	mvns	r3, r3
 80011de:	69ba      	ldr	r2, [r7, #24]
 80011e0:	4013      	ands	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d003      	beq.n	80011f8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	693b      	ldr	r3, [r7, #16]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011f8:	4a27      	ldr	r2, [pc, #156]	@ (8001298 <HAL_GPIO_Init+0x334>)
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011fe:	4b26      	ldr	r3, [pc, #152]	@ (8001298 <HAL_GPIO_Init+0x334>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	43db      	mvns	r3, r3
 8001208:	69ba      	ldr	r2, [r7, #24]
 800120a:	4013      	ands	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	685b      	ldr	r3, [r3, #4]
 8001212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001216:	2b00      	cmp	r3, #0
 8001218:	d003      	beq.n	8001222 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800121a:	69ba      	ldr	r2, [r7, #24]
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	4313      	orrs	r3, r2
 8001220:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001222:	4a1d      	ldr	r2, [pc, #116]	@ (8001298 <HAL_GPIO_Init+0x334>)
 8001224:	69bb      	ldr	r3, [r7, #24]
 8001226:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001228:	4b1b      	ldr	r3, [pc, #108]	@ (8001298 <HAL_GPIO_Init+0x334>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800122e:	693b      	ldr	r3, [r7, #16]
 8001230:	43db      	mvns	r3, r3
 8001232:	69ba      	ldr	r2, [r7, #24]
 8001234:	4013      	ands	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001238:	683b      	ldr	r3, [r7, #0]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001240:	2b00      	cmp	r3, #0
 8001242:	d003      	beq.n	800124c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	693b      	ldr	r3, [r7, #16]
 8001248:	4313      	orrs	r3, r2
 800124a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800124c:	4a12      	ldr	r2, [pc, #72]	@ (8001298 <HAL_GPIO_Init+0x334>)
 800124e:	69bb      	ldr	r3, [r7, #24]
 8001250:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	3301      	adds	r3, #1
 8001256:	61fb      	str	r3, [r7, #28]
 8001258:	69fb      	ldr	r3, [r7, #28]
 800125a:	2b0f      	cmp	r3, #15
 800125c:	f67f ae90 	bls.w	8000f80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001260:	bf00      	nop
 8001262:	bf00      	nop
 8001264:	3724      	adds	r7, #36	@ 0x24
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	40023800 	.word	0x40023800
 8001274:	40013800 	.word	0x40013800
 8001278:	40020000 	.word	0x40020000
 800127c:	40020400 	.word	0x40020400
 8001280:	40020800 	.word	0x40020800
 8001284:	40020c00 	.word	0x40020c00
 8001288:	40021000 	.word	0x40021000
 800128c:	40021400 	.word	0x40021400
 8001290:	40021800 	.word	0x40021800
 8001294:	40021c00 	.word	0x40021c00
 8001298:	40013c00 	.word	0x40013c00

0800129c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800129c:	b480      	push	{r7}
 800129e:	b083      	sub	sp, #12
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	460b      	mov	r3, r1
 80012a6:	807b      	strh	r3, [r7, #2]
 80012a8:	4613      	mov	r3, r2
 80012aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012ac:	787b      	ldrb	r3, [r7, #1]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012b2:	887a      	ldrh	r2, [r7, #2]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012b8:	e003      	b.n	80012c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ba:	887b      	ldrh	r3, [r7, #2]
 80012bc:	041a      	lsls	r2, r3, #16
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	619a      	str	r2, [r3, #24]
}
 80012c2:	bf00      	nop
 80012c4:	370c      	adds	r7, #12
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr

080012ce <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012ce:	b480      	push	{r7}
 80012d0:	b085      	sub	sp, #20
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	6078      	str	r0, [r7, #4]
 80012d6:	460b      	mov	r3, r1
 80012d8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	695b      	ldr	r3, [r3, #20]
 80012de:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012e0:	887a      	ldrh	r2, [r7, #2]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4013      	ands	r3, r2
 80012e6:	041a      	lsls	r2, r3, #16
 80012e8:	68fb      	ldr	r3, [r7, #12]
 80012ea:	43d9      	mvns	r1, r3
 80012ec:	887b      	ldrh	r3, [r7, #2]
 80012ee:	400b      	ands	r3, r1
 80012f0:	431a      	orrs	r2, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	619a      	str	r2, [r3, #24]
}
 80012f6:	bf00      	nop
 80012f8:	3714      	adds	r7, #20
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr
	...

08001304 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b086      	sub	sp, #24
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d101      	bne.n	8001316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e267      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f003 0301 	and.w	r3, r3, #1
 800131e:	2b00      	cmp	r3, #0
 8001320:	d075      	beq.n	800140e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001322:	4b88      	ldr	r3, [pc, #544]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 030c 	and.w	r3, r3, #12
 800132a:	2b04      	cmp	r3, #4
 800132c:	d00c      	beq.n	8001348 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800132e:	4b85      	ldr	r3, [pc, #532]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001330:	689b      	ldr	r3, [r3, #8]
 8001332:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001336:	2b08      	cmp	r3, #8
 8001338:	d112      	bne.n	8001360 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800133a:	4b82      	ldr	r3, [pc, #520]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001342:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001346:	d10b      	bne.n	8001360 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001348:	4b7e      	ldr	r3, [pc, #504]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d05b      	beq.n	800140c <HAL_RCC_OscConfig+0x108>
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	685b      	ldr	r3, [r3, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d157      	bne.n	800140c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e242      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	685b      	ldr	r3, [r3, #4]
 8001364:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001368:	d106      	bne.n	8001378 <HAL_RCC_OscConfig+0x74>
 800136a:	4b76      	ldr	r3, [pc, #472]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a75      	ldr	r2, [pc, #468]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001370:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e01d      	b.n	80013b4 <HAL_RCC_OscConfig+0xb0>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001380:	d10c      	bne.n	800139c <HAL_RCC_OscConfig+0x98>
 8001382:	4b70      	ldr	r3, [pc, #448]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	4a6f      	ldr	r2, [pc, #444]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001388:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800138c:	6013      	str	r3, [r2, #0]
 800138e:	4b6d      	ldr	r3, [pc, #436]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a6c      	ldr	r2, [pc, #432]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001394:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001398:	6013      	str	r3, [r2, #0]
 800139a:	e00b      	b.n	80013b4 <HAL_RCC_OscConfig+0xb0>
 800139c:	4b69      	ldr	r3, [pc, #420]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a68      	ldr	r2, [pc, #416]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013a2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013a6:	6013      	str	r3, [r2, #0]
 80013a8:	4b66      	ldr	r3, [pc, #408]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a65      	ldr	r2, [pc, #404]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013ae:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d013      	beq.n	80013e4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013bc:	f7ff fc90 	bl	8000ce0 <HAL_GetTick>
 80013c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013c2:	e008      	b.n	80013d6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013c4:	f7ff fc8c 	bl	8000ce0 <HAL_GetTick>
 80013c8:	4602      	mov	r2, r0
 80013ca:	693b      	ldr	r3, [r7, #16]
 80013cc:	1ad3      	subs	r3, r2, r3
 80013ce:	2b64      	cmp	r3, #100	@ 0x64
 80013d0:	d901      	bls.n	80013d6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80013d2:	2303      	movs	r3, #3
 80013d4:	e207      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013d6:	4b5b      	ldr	r3, [pc, #364]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d0f0      	beq.n	80013c4 <HAL_RCC_OscConfig+0xc0>
 80013e2:	e014      	b.n	800140e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013e4:	f7ff fc7c 	bl	8000ce0 <HAL_GetTick>
 80013e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013ec:	f7ff fc78 	bl	8000ce0 <HAL_GetTick>
 80013f0:	4602      	mov	r2, r0
 80013f2:	693b      	ldr	r3, [r7, #16]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b64      	cmp	r3, #100	@ 0x64
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e1f3      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013fe:	4b51      	ldr	r3, [pc, #324]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001406:	2b00      	cmp	r3, #0
 8001408:	d1f0      	bne.n	80013ec <HAL_RCC_OscConfig+0xe8>
 800140a:	e000      	b.n	800140e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800140c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f003 0302 	and.w	r3, r3, #2
 8001416:	2b00      	cmp	r3, #0
 8001418:	d063      	beq.n	80014e2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800141a:	4b4a      	ldr	r3, [pc, #296]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	f003 030c 	and.w	r3, r3, #12
 8001422:	2b00      	cmp	r3, #0
 8001424:	d00b      	beq.n	800143e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001426:	4b47      	ldr	r3, [pc, #284]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800142e:	2b08      	cmp	r3, #8
 8001430:	d11c      	bne.n	800146c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001432:	4b44      	ldr	r3, [pc, #272]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d116      	bne.n	800146c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800143e:	4b41      	ldr	r3, [pc, #260]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f003 0302 	and.w	r3, r3, #2
 8001446:	2b00      	cmp	r3, #0
 8001448:	d005      	beq.n	8001456 <HAL_RCC_OscConfig+0x152>
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	68db      	ldr	r3, [r3, #12]
 800144e:	2b01      	cmp	r3, #1
 8001450:	d001      	beq.n	8001456 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	e1c7      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001456:	4b3b      	ldr	r3, [pc, #236]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	691b      	ldr	r3, [r3, #16]
 8001462:	00db      	lsls	r3, r3, #3
 8001464:	4937      	ldr	r1, [pc, #220]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001466:	4313      	orrs	r3, r2
 8001468:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800146a:	e03a      	b.n	80014e2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68db      	ldr	r3, [r3, #12]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d020      	beq.n	80014b6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001474:	4b34      	ldr	r3, [pc, #208]	@ (8001548 <HAL_RCC_OscConfig+0x244>)
 8001476:	2201      	movs	r2, #1
 8001478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800147a:	f7ff fc31 	bl	8000ce0 <HAL_GetTick>
 800147e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001480:	e008      	b.n	8001494 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001482:	f7ff fc2d 	bl	8000ce0 <HAL_GetTick>
 8001486:	4602      	mov	r2, r0
 8001488:	693b      	ldr	r3, [r7, #16]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	2b02      	cmp	r3, #2
 800148e:	d901      	bls.n	8001494 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001490:	2303      	movs	r3, #3
 8001492:	e1a8      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001494:	4b2b      	ldr	r3, [pc, #172]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f003 0302 	and.w	r3, r3, #2
 800149c:	2b00      	cmp	r3, #0
 800149e:	d0f0      	beq.n	8001482 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014a0:	4b28      	ldr	r3, [pc, #160]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	691b      	ldr	r3, [r3, #16]
 80014ac:	00db      	lsls	r3, r3, #3
 80014ae:	4925      	ldr	r1, [pc, #148]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80014b0:	4313      	orrs	r3, r2
 80014b2:	600b      	str	r3, [r1, #0]
 80014b4:	e015      	b.n	80014e2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014b6:	4b24      	ldr	r3, [pc, #144]	@ (8001548 <HAL_RCC_OscConfig+0x244>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014bc:	f7ff fc10 	bl	8000ce0 <HAL_GetTick>
 80014c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014c2:	e008      	b.n	80014d6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014c4:	f7ff fc0c 	bl	8000ce0 <HAL_GetTick>
 80014c8:	4602      	mov	r2, r0
 80014ca:	693b      	ldr	r3, [r7, #16]
 80014cc:	1ad3      	subs	r3, r2, r3
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e187      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	4b1b      	ldr	r3, [pc, #108]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 80014d8:	681b      	ldr	r3, [r3, #0]
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d1f0      	bne.n	80014c4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f003 0308 	and.w	r3, r3, #8
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d036      	beq.n	800155c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	695b      	ldr	r3, [r3, #20]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d016      	beq.n	8001524 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f6:	4b15      	ldr	r3, [pc, #84]	@ (800154c <HAL_RCC_OscConfig+0x248>)
 80014f8:	2201      	movs	r2, #1
 80014fa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014fc:	f7ff fbf0 	bl	8000ce0 <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001504:	f7ff fbec 	bl	8000ce0 <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e167      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001516:	4b0b      	ldr	r3, [pc, #44]	@ (8001544 <HAL_RCC_OscConfig+0x240>)
 8001518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800151a:	f003 0302 	and.w	r3, r3, #2
 800151e:	2b00      	cmp	r3, #0
 8001520:	d0f0      	beq.n	8001504 <HAL_RCC_OscConfig+0x200>
 8001522:	e01b      	b.n	800155c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001524:	4b09      	ldr	r3, [pc, #36]	@ (800154c <HAL_RCC_OscConfig+0x248>)
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800152a:	f7ff fbd9 	bl	8000ce0 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001530:	e00e      	b.n	8001550 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001532:	f7ff fbd5 	bl	8000ce0 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d907      	bls.n	8001550 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e150      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
 8001544:	40023800 	.word	0x40023800
 8001548:	42470000 	.word	0x42470000
 800154c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001550:	4b88      	ldr	r3, [pc, #544]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001552:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001554:	f003 0302 	and.w	r3, r3, #2
 8001558:	2b00      	cmp	r3, #0
 800155a:	d1ea      	bne.n	8001532 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0304 	and.w	r3, r3, #4
 8001564:	2b00      	cmp	r3, #0
 8001566:	f000 8097 	beq.w	8001698 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800156a:	2300      	movs	r3, #0
 800156c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800156e:	4b81      	ldr	r3, [pc, #516]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001570:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001572:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d10f      	bne.n	800159a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800157a:	2300      	movs	r3, #0
 800157c:	60bb      	str	r3, [r7, #8]
 800157e:	4b7d      	ldr	r3, [pc, #500]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001582:	4a7c      	ldr	r2, [pc, #496]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001584:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001588:	6413      	str	r3, [r2, #64]	@ 0x40
 800158a:	4b7a      	ldr	r3, [pc, #488]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800158c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800158e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001592:	60bb      	str	r3, [r7, #8]
 8001594:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001596:	2301      	movs	r3, #1
 8001598:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800159a:	4b77      	ldr	r3, [pc, #476]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d118      	bne.n	80015d8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80015a6:	4b74      	ldr	r3, [pc, #464]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a73      	ldr	r2, [pc, #460]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 80015ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015b2:	f7ff fb95 	bl	8000ce0 <HAL_GetTick>
 80015b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ba:	f7ff fb91 	bl	8000ce0 <HAL_GetTick>
 80015be:	4602      	mov	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e10c      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80015cc:	4b6a      	ldr	r3, [pc, #424]	@ (8001778 <HAL_RCC_OscConfig+0x474>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d0f0      	beq.n	80015ba <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d106      	bne.n	80015ee <HAL_RCC_OscConfig+0x2ea>
 80015e0:	4b64      	ldr	r3, [pc, #400]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015e4:	4a63      	ldr	r2, [pc, #396]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80015ec:	e01c      	b.n	8001628 <HAL_RCC_OscConfig+0x324>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	2b05      	cmp	r3, #5
 80015f4:	d10c      	bne.n	8001610 <HAL_RCC_OscConfig+0x30c>
 80015f6:	4b5f      	ldr	r3, [pc, #380]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015fa:	4a5e      	ldr	r2, [pc, #376]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6713      	str	r3, [r2, #112]	@ 0x70
 8001602:	4b5c      	ldr	r3, [pc, #368]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001606:	4a5b      	ldr	r2, [pc, #364]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001608:	f043 0301 	orr.w	r3, r3, #1
 800160c:	6713      	str	r3, [r2, #112]	@ 0x70
 800160e:	e00b      	b.n	8001628 <HAL_RCC_OscConfig+0x324>
 8001610:	4b58      	ldr	r3, [pc, #352]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001614:	4a57      	ldr	r2, [pc, #348]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001616:	f023 0301 	bic.w	r3, r3, #1
 800161a:	6713      	str	r3, [r2, #112]	@ 0x70
 800161c:	4b55      	ldr	r3, [pc, #340]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800161e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001620:	4a54      	ldr	r2, [pc, #336]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001622:	f023 0304 	bic.w	r3, r3, #4
 8001626:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d015      	beq.n	800165c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001630:	f7ff fb56 	bl	8000ce0 <HAL_GetTick>
 8001634:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001636:	e00a      	b.n	800164e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001638:	f7ff fb52 	bl	8000ce0 <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e0cb      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800164e:	4b49      	ldr	r3, [pc, #292]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001652:	f003 0302 	and.w	r3, r3, #2
 8001656:	2b00      	cmp	r3, #0
 8001658:	d0ee      	beq.n	8001638 <HAL_RCC_OscConfig+0x334>
 800165a:	e014      	b.n	8001686 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800165c:	f7ff fb40 	bl	8000ce0 <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001662:	e00a      	b.n	800167a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001664:	f7ff fb3c 	bl	8000ce0 <HAL_GetTick>
 8001668:	4602      	mov	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001672:	4293      	cmp	r3, r2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e0b5      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800167a:	4b3e      	ldr	r3, [pc, #248]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800167c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	2b00      	cmp	r3, #0
 8001684:	d1ee      	bne.n	8001664 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001686:	7dfb      	ldrb	r3, [r7, #23]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d105      	bne.n	8001698 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800168c:	4b39      	ldr	r3, [pc, #228]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800168e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001690:	4a38      	ldr	r2, [pc, #224]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001692:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001696:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	2b00      	cmp	r3, #0
 800169e:	f000 80a1 	beq.w	80017e4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80016a2:	4b34      	ldr	r3, [pc, #208]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	f003 030c 	and.w	r3, r3, #12
 80016aa:	2b08      	cmp	r3, #8
 80016ac:	d05c      	beq.n	8001768 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	699b      	ldr	r3, [r3, #24]
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d141      	bne.n	800173a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b6:	4b31      	ldr	r3, [pc, #196]	@ (800177c <HAL_RCC_OscConfig+0x478>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016bc:	f7ff fb10 	bl	8000ce0 <HAL_GetTick>
 80016c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016c2:	e008      	b.n	80016d6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016c4:	f7ff fb0c 	bl	8000ce0 <HAL_GetTick>
 80016c8:	4602      	mov	r2, r0
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	1ad3      	subs	r3, r2, r3
 80016ce:	2b02      	cmp	r3, #2
 80016d0:	d901      	bls.n	80016d6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80016d2:	2303      	movs	r3, #3
 80016d4:	e087      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d6:	4b27      	ldr	r3, [pc, #156]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d1f0      	bne.n	80016c4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	69da      	ldr	r2, [r3, #28]
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	431a      	orrs	r2, r3
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016f0:	019b      	lsls	r3, r3, #6
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80016f8:	085b      	lsrs	r3, r3, #1
 80016fa:	3b01      	subs	r3, #1
 80016fc:	041b      	lsls	r3, r3, #16
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001704:	061b      	lsls	r3, r3, #24
 8001706:	491b      	ldr	r1, [pc, #108]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 8001708:	4313      	orrs	r3, r2
 800170a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800170c:	4b1b      	ldr	r3, [pc, #108]	@ (800177c <HAL_RCC_OscConfig+0x478>)
 800170e:	2201      	movs	r2, #1
 8001710:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001712:	f7ff fae5 	bl	8000ce0 <HAL_GetTick>
 8001716:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001718:	e008      	b.n	800172c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800171a:	f7ff fae1 	bl	8000ce0 <HAL_GetTick>
 800171e:	4602      	mov	r2, r0
 8001720:	693b      	ldr	r3, [r7, #16]
 8001722:	1ad3      	subs	r3, r2, r3
 8001724:	2b02      	cmp	r3, #2
 8001726:	d901      	bls.n	800172c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001728:	2303      	movs	r3, #3
 800172a:	e05c      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800172c:	4b11      	ldr	r3, [pc, #68]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d0f0      	beq.n	800171a <HAL_RCC_OscConfig+0x416>
 8001738:	e054      	b.n	80017e4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800173a:	4b10      	ldr	r3, [pc, #64]	@ (800177c <HAL_RCC_OscConfig+0x478>)
 800173c:	2200      	movs	r2, #0
 800173e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001740:	f7ff face 	bl	8000ce0 <HAL_GetTick>
 8001744:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001746:	e008      	b.n	800175a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001748:	f7ff faca 	bl	8000ce0 <HAL_GetTick>
 800174c:	4602      	mov	r2, r0
 800174e:	693b      	ldr	r3, [r7, #16]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	2b02      	cmp	r3, #2
 8001754:	d901      	bls.n	800175a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001756:	2303      	movs	r3, #3
 8001758:	e045      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800175a:	4b06      	ldr	r3, [pc, #24]	@ (8001774 <HAL_RCC_OscConfig+0x470>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d1f0      	bne.n	8001748 <HAL_RCC_OscConfig+0x444>
 8001766:	e03d      	b.n	80017e4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	2b01      	cmp	r3, #1
 800176e:	d107      	bne.n	8001780 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001770:	2301      	movs	r3, #1
 8001772:	e038      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
 8001774:	40023800 	.word	0x40023800
 8001778:	40007000 	.word	0x40007000
 800177c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001780:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 8001782:	685b      	ldr	r3, [r3, #4]
 8001784:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	699b      	ldr	r3, [r3, #24]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d028      	beq.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001798:	429a      	cmp	r2, r3
 800179a:	d121      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d11a      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017b0:	4013      	ands	r3, r2
 80017b2:	687a      	ldr	r2, [r7, #4]
 80017b4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017b6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80017b8:	4293      	cmp	r3, r2
 80017ba:	d111      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017c6:	085b      	lsrs	r3, r3, #1
 80017c8:	3b01      	subs	r3, #1
 80017ca:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d107      	bne.n	80017e0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80017da:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80017dc:	429a      	cmp	r2, r3
 80017de:	d001      	beq.n	80017e4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e000      	b.n	80017e6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80017e4:	2300      	movs	r3, #0
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3718      	adds	r7, #24
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40023800 	.word	0x40023800

080017f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d101      	bne.n	8001808 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001804:	2301      	movs	r3, #1
 8001806:	e0cc      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001808:	4b68      	ldr	r3, [pc, #416]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	f003 0307 	and.w	r3, r3, #7
 8001810:	683a      	ldr	r2, [r7, #0]
 8001812:	429a      	cmp	r2, r3
 8001814:	d90c      	bls.n	8001830 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001816:	4b65      	ldr	r3, [pc, #404]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001818:	683a      	ldr	r2, [r7, #0]
 800181a:	b2d2      	uxtb	r2, r2
 800181c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800181e:	4b63      	ldr	r3, [pc, #396]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	429a      	cmp	r2, r3
 800182a:	d001      	beq.n	8001830 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e0b8      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f003 0302 	and.w	r3, r3, #2
 8001838:	2b00      	cmp	r3, #0
 800183a:	d020      	beq.n	800187e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	f003 0304 	and.w	r3, r3, #4
 8001844:	2b00      	cmp	r3, #0
 8001846:	d005      	beq.n	8001854 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001848:	4b59      	ldr	r3, [pc, #356]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800184a:	689b      	ldr	r3, [r3, #8]
 800184c:	4a58      	ldr	r2, [pc, #352]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800184e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001852:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0308 	and.w	r3, r3, #8
 800185c:	2b00      	cmp	r3, #0
 800185e:	d005      	beq.n	800186c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001860:	4b53      	ldr	r3, [pc, #332]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	4a52      	ldr	r2, [pc, #328]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001866:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800186a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800186c:	4b50      	ldr	r3, [pc, #320]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	494d      	ldr	r1, [pc, #308]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800187a:	4313      	orrs	r3, r2
 800187c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f003 0301 	and.w	r3, r3, #1
 8001886:	2b00      	cmp	r3, #0
 8001888:	d044      	beq.n	8001914 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	2b01      	cmp	r3, #1
 8001890:	d107      	bne.n	80018a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	4b47      	ldr	r3, [pc, #284]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d119      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800189e:	2301      	movs	r3, #1
 80018a0:	e07f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d003      	beq.n	80018b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ae:	2b03      	cmp	r3, #3
 80018b0:	d107      	bne.n	80018c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b2:	4b3f      	ldr	r3, [pc, #252]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d109      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e06f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c2:	4b3b      	ldr	r3, [pc, #236]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f003 0302 	and.w	r3, r3, #2
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d101      	bne.n	80018d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018ce:	2301      	movs	r3, #1
 80018d0:	e067      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018d2:	4b37      	ldr	r3, [pc, #220]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018d4:	689b      	ldr	r3, [r3, #8]
 80018d6:	f023 0203 	bic.w	r2, r3, #3
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	4934      	ldr	r1, [pc, #208]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	4313      	orrs	r3, r2
 80018e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018e4:	f7ff f9fc 	bl	8000ce0 <HAL_GetTick>
 80018e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018ea:	e00a      	b.n	8001902 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018ec:	f7ff f9f8 	bl	8000ce0 <HAL_GetTick>
 80018f0:	4602      	mov	r2, r0
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	1ad3      	subs	r3, r2, r3
 80018f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80018fa:	4293      	cmp	r3, r2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e04f      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001902:	4b2b      	ldr	r3, [pc, #172]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001904:	689b      	ldr	r3, [r3, #8]
 8001906:	f003 020c 	and.w	r2, r3, #12
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	429a      	cmp	r2, r3
 8001912:	d1eb      	bne.n	80018ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001914:	4b25      	ldr	r3, [pc, #148]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0307 	and.w	r3, r3, #7
 800191c:	683a      	ldr	r2, [r7, #0]
 800191e:	429a      	cmp	r2, r3
 8001920:	d20c      	bcs.n	800193c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001922:	4b22      	ldr	r3, [pc, #136]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 8001924:	683a      	ldr	r2, [r7, #0]
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800192a:	4b20      	ldr	r3, [pc, #128]	@ (80019ac <HAL_RCC_ClockConfig+0x1b8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0307 	and.w	r3, r3, #7
 8001932:	683a      	ldr	r2, [r7, #0]
 8001934:	429a      	cmp	r2, r3
 8001936:	d001      	beq.n	800193c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e032      	b.n	80019a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 0304 	and.w	r3, r3, #4
 8001944:	2b00      	cmp	r3, #0
 8001946:	d008      	beq.n	800195a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001948:	4b19      	ldr	r3, [pc, #100]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 800194a:	689b      	ldr	r3, [r3, #8]
 800194c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	4916      	ldr	r1, [pc, #88]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001956:	4313      	orrs	r3, r2
 8001958:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0308 	and.w	r3, r3, #8
 8001962:	2b00      	cmp	r3, #0
 8001964:	d009      	beq.n	800197a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001966:	4b12      	ldr	r3, [pc, #72]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	691b      	ldr	r3, [r3, #16]
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	490e      	ldr	r1, [pc, #56]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001976:	4313      	orrs	r3, r2
 8001978:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800197a:	f000 f821 	bl	80019c0 <HAL_RCC_GetSysClockFreq>
 800197e:	4602      	mov	r2, r0
 8001980:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	689b      	ldr	r3, [r3, #8]
 8001984:	091b      	lsrs	r3, r3, #4
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	490a      	ldr	r1, [pc, #40]	@ (80019b4 <HAL_RCC_ClockConfig+0x1c0>)
 800198c:	5ccb      	ldrb	r3, [r1, r3]
 800198e:	fa22 f303 	lsr.w	r3, r2, r3
 8001992:	4a09      	ldr	r2, [pc, #36]	@ (80019b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001994:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_RCC_ClockConfig+0x1c8>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff f95c 	bl	8000c58 <HAL_InitTick>

  return HAL_OK;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3710      	adds	r7, #16
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	40023c00 	.word	0x40023c00
 80019b0:	40023800 	.word	0x40023800
 80019b4:	080034c8 	.word	0x080034c8
 80019b8:	20000000 	.word	0x20000000
 80019bc:	20000004 	.word	0x20000004

080019c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80019c4:	b094      	sub	sp, #80	@ 0x50
 80019c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019c8:	2300      	movs	r3, #0
 80019ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80019cc:	2300      	movs	r3, #0
 80019ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80019d0:	2300      	movs	r3, #0
 80019d2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80019d4:	2300      	movs	r3, #0
 80019d6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019d8:	4b79      	ldr	r3, [pc, #484]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f003 030c 	and.w	r3, r3, #12
 80019e0:	2b08      	cmp	r3, #8
 80019e2:	d00d      	beq.n	8001a00 <HAL_RCC_GetSysClockFreq+0x40>
 80019e4:	2b08      	cmp	r3, #8
 80019e6:	f200 80e1 	bhi.w	8001bac <HAL_RCC_GetSysClockFreq+0x1ec>
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d002      	beq.n	80019f4 <HAL_RCC_GetSysClockFreq+0x34>
 80019ee:	2b04      	cmp	r3, #4
 80019f0:	d003      	beq.n	80019fa <HAL_RCC_GetSysClockFreq+0x3a>
 80019f2:	e0db      	b.n	8001bac <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019f4:	4b73      	ldr	r3, [pc, #460]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x204>)
 80019f6:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80019f8:	e0db      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80019fa:	4b73      	ldr	r3, [pc, #460]	@ (8001bc8 <HAL_RCC_GetSysClockFreq+0x208>)
 80019fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80019fe:	e0d8      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a00:	4b6f      	ldr	r3, [pc, #444]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a02:	685b      	ldr	r3, [r3, #4]
 8001a04:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a08:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0a:	4b6d      	ldr	r3, [pc, #436]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d063      	beq.n	8001ade <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a16:	4b6a      	ldr	r3, [pc, #424]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	099b      	lsrs	r3, r3, #6
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001a20:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001a24:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001a28:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a2e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001a32:	4622      	mov	r2, r4
 8001a34:	462b      	mov	r3, r5
 8001a36:	f04f 0000 	mov.w	r0, #0
 8001a3a:	f04f 0100 	mov.w	r1, #0
 8001a3e:	0159      	lsls	r1, r3, #5
 8001a40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a44:	0150      	lsls	r0, r2, #5
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4621      	mov	r1, r4
 8001a4c:	1a51      	subs	r1, r2, r1
 8001a4e:	6139      	str	r1, [r7, #16]
 8001a50:	4629      	mov	r1, r5
 8001a52:	eb63 0301 	sbc.w	r3, r3, r1
 8001a56:	617b      	str	r3, [r7, #20]
 8001a58:	f04f 0200 	mov.w	r2, #0
 8001a5c:	f04f 0300 	mov.w	r3, #0
 8001a60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001a64:	4659      	mov	r1, fp
 8001a66:	018b      	lsls	r3, r1, #6
 8001a68:	4651      	mov	r1, sl
 8001a6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001a6e:	4651      	mov	r1, sl
 8001a70:	018a      	lsls	r2, r1, #6
 8001a72:	4651      	mov	r1, sl
 8001a74:	ebb2 0801 	subs.w	r8, r2, r1
 8001a78:	4659      	mov	r1, fp
 8001a7a:	eb63 0901 	sbc.w	r9, r3, r1
 8001a7e:	f04f 0200 	mov.w	r2, #0
 8001a82:	f04f 0300 	mov.w	r3, #0
 8001a86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a92:	4690      	mov	r8, r2
 8001a94:	4699      	mov	r9, r3
 8001a96:	4623      	mov	r3, r4
 8001a98:	eb18 0303 	adds.w	r3, r8, r3
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	462b      	mov	r3, r5
 8001aa0:	eb49 0303 	adc.w	r3, r9, r3
 8001aa4:	60fb      	str	r3, [r7, #12]
 8001aa6:	f04f 0200 	mov.w	r2, #0
 8001aaa:	f04f 0300 	mov.w	r3, #0
 8001aae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001ab2:	4629      	mov	r1, r5
 8001ab4:	024b      	lsls	r3, r1, #9
 8001ab6:	4621      	mov	r1, r4
 8001ab8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001abc:	4621      	mov	r1, r4
 8001abe:	024a      	lsls	r2, r1, #9
 8001ac0:	4610      	mov	r0, r2
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001aca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001acc:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001ad0:	f7fe fb82 	bl	80001d8 <__aeabi_uldivmod>
 8001ad4:	4602      	mov	r2, r0
 8001ad6:	460b      	mov	r3, r1
 8001ad8:	4613      	mov	r3, r2
 8001ada:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001adc:	e058      	b.n	8001b90 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ade:	4b38      	ldr	r3, [pc, #224]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	099b      	lsrs	r3, r3, #6
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	4611      	mov	r1, r2
 8001aea:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001aee:	623b      	str	r3, [r7, #32]
 8001af0:	2300      	movs	r3, #0
 8001af2:	627b      	str	r3, [r7, #36]	@ 0x24
 8001af4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001af8:	4642      	mov	r2, r8
 8001afa:	464b      	mov	r3, r9
 8001afc:	f04f 0000 	mov.w	r0, #0
 8001b00:	f04f 0100 	mov.w	r1, #0
 8001b04:	0159      	lsls	r1, r3, #5
 8001b06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b0a:	0150      	lsls	r0, r2, #5
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4641      	mov	r1, r8
 8001b12:	ebb2 0a01 	subs.w	sl, r2, r1
 8001b16:	4649      	mov	r1, r9
 8001b18:	eb63 0b01 	sbc.w	fp, r3, r1
 8001b1c:	f04f 0200 	mov.w	r2, #0
 8001b20:	f04f 0300 	mov.w	r3, #0
 8001b24:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001b28:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001b2c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001b30:	ebb2 040a 	subs.w	r4, r2, sl
 8001b34:	eb63 050b 	sbc.w	r5, r3, fp
 8001b38:	f04f 0200 	mov.w	r2, #0
 8001b3c:	f04f 0300 	mov.w	r3, #0
 8001b40:	00eb      	lsls	r3, r5, #3
 8001b42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b46:	00e2      	lsls	r2, r4, #3
 8001b48:	4614      	mov	r4, r2
 8001b4a:	461d      	mov	r5, r3
 8001b4c:	4643      	mov	r3, r8
 8001b4e:	18e3      	adds	r3, r4, r3
 8001b50:	603b      	str	r3, [r7, #0]
 8001b52:	464b      	mov	r3, r9
 8001b54:	eb45 0303 	adc.w	r3, r5, r3
 8001b58:	607b      	str	r3, [r7, #4]
 8001b5a:	f04f 0200 	mov.w	r2, #0
 8001b5e:	f04f 0300 	mov.w	r3, #0
 8001b62:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b66:	4629      	mov	r1, r5
 8001b68:	028b      	lsls	r3, r1, #10
 8001b6a:	4621      	mov	r1, r4
 8001b6c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b70:	4621      	mov	r1, r4
 8001b72:	028a      	lsls	r2, r1, #10
 8001b74:	4610      	mov	r0, r2
 8001b76:	4619      	mov	r1, r3
 8001b78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	61bb      	str	r3, [r7, #24]
 8001b7e:	61fa      	str	r2, [r7, #28]
 8001b80:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b84:	f7fe fb28 	bl	80001d8 <__aeabi_uldivmod>
 8001b88:	4602      	mov	r2, r0
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b90:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b92:	685b      	ldr	r3, [r3, #4]
 8001b94:	0c1b      	lsrs	r3, r3, #16
 8001b96:	f003 0303 	and.w	r3, r3, #3
 8001b9a:	3301      	adds	r3, #1
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8001ba0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001ba2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001ba4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ba8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001baa:	e002      	b.n	8001bb2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001bac:	4b05      	ldr	r3, [pc, #20]	@ (8001bc4 <HAL_RCC_GetSysClockFreq+0x204>)
 8001bae:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001bb0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001bb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3750      	adds	r7, #80	@ 0x50
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001bbe:	bf00      	nop
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	00f42400 	.word	0x00f42400
 8001bc8:	007a1200 	.word	0x007a1200

08001bcc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b086      	sub	sp, #24
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f003 0301 	and.w	r3, r3, #1
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d105      	bne.n	8001bf4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d035      	beq.n	8001c60 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001bf4:	4b62      	ldr	r3, [pc, #392]	@ (8001d80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001bfa:	f7ff f871 	bl	8000ce0 <HAL_GetTick>
 8001bfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c00:	e008      	b.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c02:	f7ff f86d 	bl	8000ce0 <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d901      	bls.n	8001c14 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e0b0      	b.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c14:	4b5b      	ldr	r3, [pc, #364]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d1f0      	bne.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	019a      	lsls	r2, r3, #6
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	071b      	lsls	r3, r3, #28
 8001c2c:	4955      	ldr	r1, [pc, #340]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001c34:	4b52      	ldr	r3, [pc, #328]	@ (8001d80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001c36:	2201      	movs	r2, #1
 8001c38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001c3a:	f7ff f851 	bl	8000ce0 <HAL_GetTick>
 8001c3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c40:	e008      	b.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c42:	f7ff f84d 	bl	8000ce0 <HAL_GetTick>
 8001c46:	4602      	mov	r2, r0
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	1ad3      	subs	r3, r2, r3
 8001c4c:	2b02      	cmp	r3, #2
 8001c4e:	d901      	bls.n	8001c54 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001c50:	2303      	movs	r3, #3
 8001c52:	e090      	b.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c54:	4b4b      	ldr	r3, [pc, #300]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d0f0      	beq.n	8001c42 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f003 0302 	and.w	r3, r3, #2
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	f000 8083 	beq.w	8001d74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60fb      	str	r3, [r7, #12]
 8001c72:	4b44      	ldr	r3, [pc, #272]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c76:	4a43      	ldr	r2, [pc, #268]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c7c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c7e:	4b41      	ldr	r3, [pc, #260]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001c8a:	4b3f      	ldr	r3, [pc, #252]	@ (8001d88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a3e      	ldr	r2, [pc, #248]	@ (8001d88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001c90:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c94:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001c96:	f7ff f823 	bl	8000ce0 <HAL_GetTick>
 8001c9a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c9c:	e008      	b.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001c9e:	f7ff f81f 	bl	8000ce0 <HAL_GetTick>
 8001ca2:	4602      	mov	r2, r0
 8001ca4:	697b      	ldr	r3, [r7, #20]
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	2b02      	cmp	r3, #2
 8001caa:	d901      	bls.n	8001cb0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001cac:	2303      	movs	r3, #3
 8001cae:	e062      	b.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001cb0:	4b35      	ldr	r3, [pc, #212]	@ (8001d88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d0f0      	beq.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001cbc:	4b31      	ldr	r3, [pc, #196]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cc4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d02f      	beq.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	68db      	ldr	r3, [r3, #12]
 8001cd0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	d028      	beq.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cda:	4b2a      	ldr	r3, [pc, #168]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cde:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001ce2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001ce4:	4b29      	ldr	r3, [pc, #164]	@ (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cea:	4b28      	ldr	r3, [pc, #160]	@ (8001d8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001cf0:	4a24      	ldr	r2, [pc, #144]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cf2:	693b      	ldr	r3, [r7, #16]
 8001cf4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001cf6:	4b23      	ldr	r3, [pc, #140]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001cf8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d114      	bne.n	8001d2c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001d02:	f7fe ffed 	bl	8000ce0 <HAL_GetTick>
 8001d06:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d08:	e00a      	b.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d0a:	f7fe ffe9 	bl	8000ce0 <HAL_GetTick>
 8001d0e:	4602      	mov	r2, r0
 8001d10:	697b      	ldr	r3, [r7, #20]
 8001d12:	1ad3      	subs	r3, r2, r3
 8001d14:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e02a      	b.n	8001d76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d20:	4b18      	ldr	r3, [pc, #96]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d22:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d24:	f003 0302 	and.w	r3, r3, #2
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d0ee      	beq.n	8001d0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d34:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001d38:	d10d      	bne.n	8001d56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001d3a:	4b12      	ldr	r3, [pc, #72]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001d4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d4e:	490d      	ldr	r1, [pc, #52]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d50:	4313      	orrs	r3, r2
 8001d52:	608b      	str	r3, [r1, #8]
 8001d54:	e005      	b.n	8001d62 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001d56:	4b0b      	ldr	r3, [pc, #44]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d5c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001d60:	6093      	str	r3, [r2, #8]
 8001d62:	4b08      	ldr	r3, [pc, #32]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d64:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d6e:	4905      	ldr	r1, [pc, #20]	@ (8001d84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001d70:	4313      	orrs	r3, r2
 8001d72:	670b      	str	r3, [r1, #112]	@ 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001d74:	2300      	movs	r3, #0
}
 8001d76:	4618      	mov	r0, r3
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	42470068 	.word	0x42470068
 8001d84:	40023800 	.word	0x40023800
 8001d88:	40007000 	.word	0x40007000
 8001d8c:	42470e40 	.word	0x42470e40

08001d90 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b084      	sub	sp, #16
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001d98:	2301      	movs	r3, #1
 8001d9a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e073      	b.n	8001e8e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	7f5b      	ldrb	r3, [r3, #29]
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d105      	bne.n	8001dbc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2200      	movs	r2, #0
 8001db4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	f7fe fe84 	bl	8000ac4 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	f003 0310 	and.w	r3, r3, #16
 8001dcc:	2b10      	cmp	r3, #16
 8001dce:	d055      	beq.n	8001e7c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	22ca      	movs	r2, #202	@ 0xca
 8001dd6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2253      	movs	r2, #83	@ 0x53
 8001dde:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001de0:	6878      	ldr	r0, [r7, #4]
 8001de2:	f000 fbd3 	bl	800258c <RTC_EnterInitMode>
 8001de6:	4603      	mov	r3, r0
 8001de8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001dea:	7bfb      	ldrb	r3, [r7, #15]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d12c      	bne.n	8001e4a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	689b      	ldr	r3, [r3, #8]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	6812      	ldr	r2, [r2, #0]
 8001dfa:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8001dfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001e02:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	6899      	ldr	r1, [r3, #8]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685a      	ldr	r2, [r3, #4]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	695b      	ldr	r3, [r3, #20]
 8001e18:	431a      	orrs	r2, r3
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	430a      	orrs	r2, r1
 8001e20:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	68d2      	ldr	r2, [r2, #12]
 8001e2a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	6919      	ldr	r1, [r3, #16]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	689b      	ldr	r3, [r3, #8]
 8001e36:	041a      	lsls	r2, r3, #16
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	430a      	orrs	r2, r1
 8001e3e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001e40:	6878      	ldr	r0, [r7, #4]
 8001e42:	f000 fbda 	bl	80025fa <RTC_ExitInitMode>
 8001e46:	4603      	mov	r3, r0
 8001e48:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8001e4a:	7bfb      	ldrb	r3, [r7, #15]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d110      	bne.n	8001e72 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e5e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	699a      	ldr	r2, [r3, #24]
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	22ff      	movs	r2, #255	@ 0xff
 8001e78:	625a      	str	r2, [r3, #36]	@ 0x24
 8001e7a:	e001      	b.n	8001e80 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001e80:	7bfb      	ldrb	r3, [r7, #15]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d102      	bne.n	8001e8c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	2201      	movs	r2, #1
 8001e8a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3710      	adds	r7, #16
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}

08001e96 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001e96:	b590      	push	{r4, r7, lr}
 8001e98:	b087      	sub	sp, #28
 8001e9a:	af00      	add	r7, sp, #0
 8001e9c:	60f8      	str	r0, [r7, #12]
 8001e9e:	60b9      	str	r1, [r7, #8]
 8001ea0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	7f1b      	ldrb	r3, [r3, #28]
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d101      	bne.n	8001eb2 <HAL_RTC_SetTime+0x1c>
 8001eae:	2302      	movs	r3, #2
 8001eb0:	e087      	b.n	8001fc2 <HAL_RTC_SetTime+0x12c>
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2202      	movs	r2, #2
 8001ebc:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d126      	bne.n	8001f12 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	689b      	ldr	r3, [r3, #8]
 8001eca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d102      	bne.n	8001ed8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f000 fbb1 	bl	8002644 <RTC_ByteToBcd2>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	785b      	ldrb	r3, [r3, #1]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f000 fbaa 	bl	8002644 <RTC_ByteToBcd2>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001ef4:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001ef6:	68bb      	ldr	r3, [r7, #8]
 8001ef8:	789b      	ldrb	r3, [r3, #2]
 8001efa:	4618      	mov	r0, r3
 8001efc:	f000 fba2 	bl	8002644 <RTC_ByteToBcd2>
 8001f00:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001f02:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	78db      	ldrb	r3, [r3, #3]
 8001f0a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	e018      	b.n	8001f44 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	689b      	ldr	r3, [r3, #8]
 8001f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d102      	bne.n	8001f26 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001f20:	68bb      	ldr	r3, [r7, #8]
 8001f22:	2200      	movs	r2, #0
 8001f24:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	781b      	ldrb	r3, [r3, #0]
 8001f2a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001f2c:	68bb      	ldr	r3, [r7, #8]
 8001f2e:	785b      	ldrb	r3, [r3, #1]
 8001f30:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001f32:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001f34:	68ba      	ldr	r2, [r7, #8]
 8001f36:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001f38:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	78db      	ldrb	r3, [r3, #3]
 8001f3e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001f40:	4313      	orrs	r3, r2
 8001f42:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	22ca      	movs	r2, #202	@ 0xca
 8001f4a:	625a      	str	r2, [r3, #36]	@ 0x24
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	2253      	movs	r2, #83	@ 0x53
 8001f52:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001f54:	68f8      	ldr	r0, [r7, #12]
 8001f56:	f000 fb19 	bl	800258c <RTC_EnterInitMode>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001f5e:	7cfb      	ldrb	r3, [r7, #19]
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d120      	bne.n	8001fa6 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001f6e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001f72:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001f74:	68fb      	ldr	r3, [r7, #12]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	689a      	ldr	r2, [r3, #8]
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f82:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	6899      	ldr	r1, [r3, #8]
 8001f8a:	68bb      	ldr	r3, [r7, #8]
 8001f8c:	68da      	ldr	r2, [r3, #12]
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	691b      	ldr	r3, [r3, #16]
 8001f92:	431a      	orrs	r2, r3
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	430a      	orrs	r2, r1
 8001f9a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001f9c:	68f8      	ldr	r0, [r7, #12]
 8001f9e:	f000 fb2c 	bl	80025fa <RTC_ExitInitMode>
 8001fa2:	4603      	mov	r3, r0
 8001fa4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001fa6:	7cfb      	ldrb	r3, [r7, #19]
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d102      	bne.n	8001fb2 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	22ff      	movs	r2, #255	@ 0xff
 8001fb8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	771a      	strb	r2, [r3, #28]

  return status;
 8001fc0:	7cfb      	ldrb	r3, [r7, #19]
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	371c      	adds	r7, #28
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd90      	pop	{r4, r7, pc}

08001fca <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001fca:	b580      	push	{r7, lr}
 8001fcc:	b086      	sub	sp, #24
 8001fce:	af00      	add	r7, sp, #0
 8001fd0:	60f8      	str	r0, [r7, #12]
 8001fd2:	60b9      	str	r1, [r7, #8]
 8001fd4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	691b      	ldr	r3, [r3, #16]
 8001fea:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001fee:	68bb      	ldr	r3, [r7, #8]
 8001ff0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001ffc:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002000:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	0c1b      	lsrs	r3, r3, #16
 8002006:	b2db      	uxtb	r3, r3
 8002008:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800200c:	b2da      	uxtb	r2, r3
 800200e:	68bb      	ldr	r3, [r7, #8]
 8002010:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	0a1b      	lsrs	r3, r3, #8
 8002016:	b2db      	uxtb	r3, r3
 8002018:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800201c:	b2da      	uxtb	r2, r3
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	b2db      	uxtb	r3, r3
 8002026:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800202a:	b2da      	uxtb	r2, r3
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	0d9b      	lsrs	r3, r3, #22
 8002034:	b2db      	uxtb	r3, r3
 8002036:	f003 0301 	and.w	r3, r3, #1
 800203a:	b2da      	uxtb	r2, r3
 800203c:	68bb      	ldr	r3, [r7, #8]
 800203e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	2b00      	cmp	r3, #0
 8002044:	d11a      	bne.n	800207c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	781b      	ldrb	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f000 fb18 	bl	8002680 <RTC_Bcd2ToByte>
 8002050:	4603      	mov	r3, r0
 8002052:	461a      	mov	r2, r3
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	785b      	ldrb	r3, [r3, #1]
 800205c:	4618      	mov	r0, r3
 800205e:	f000 fb0f 	bl	8002680 <RTC_Bcd2ToByte>
 8002062:	4603      	mov	r3, r0
 8002064:	461a      	mov	r2, r3
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800206a:	68bb      	ldr	r3, [r7, #8]
 800206c:	789b      	ldrb	r3, [r3, #2]
 800206e:	4618      	mov	r0, r3
 8002070:	f000 fb06 	bl	8002680 <RTC_Bcd2ToByte>
 8002074:	4603      	mov	r3, r0
 8002076:	461a      	mov	r2, r3
 8002078:	68bb      	ldr	r3, [r7, #8]
 800207a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800207c:	2300      	movs	r3, #0
}
 800207e:	4618      	mov	r0, r3
 8002080:	3718      	adds	r7, #24
 8002082:	46bd      	mov	sp, r7
 8002084:	bd80      	pop	{r7, pc}

08002086 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8002086:	b590      	push	{r4, r7, lr}
 8002088:	b087      	sub	sp, #28
 800208a:	af00      	add	r7, sp, #0
 800208c:	60f8      	str	r0, [r7, #12]
 800208e:	60b9      	str	r1, [r7, #8]
 8002090:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	7f1b      	ldrb	r3, [r3, #28]
 800209a:	2b01      	cmp	r3, #1
 800209c:	d101      	bne.n	80020a2 <HAL_RTC_SetDate+0x1c>
 800209e:	2302      	movs	r3, #2
 80020a0:	e071      	b.n	8002186 <HAL_RTC_SetDate+0x100>
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2201      	movs	r2, #1
 80020a6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2202      	movs	r2, #2
 80020ac:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d10e      	bne.n	80020d2 <HAL_RTC_SetDate+0x4c>
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	785b      	ldrb	r3, [r3, #1]
 80020b8:	f003 0310 	and.w	r3, r3, #16
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d008      	beq.n	80020d2 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	785b      	ldrb	r3, [r3, #1]
 80020c4:	f023 0310 	bic.w	r3, r3, #16
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	330a      	adds	r3, #10
 80020cc:	b2da      	uxtb	r2, r3
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d11c      	bne.n	8002112 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	78db      	ldrb	r3, [r3, #3]
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 fab1 	bl	8002644 <RTC_ByteToBcd2>
 80020e2:	4603      	mov	r3, r0
 80020e4:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80020e6:	68bb      	ldr	r3, [r7, #8]
 80020e8:	785b      	ldrb	r3, [r3, #1]
 80020ea:	4618      	mov	r0, r3
 80020ec:	f000 faaa 	bl	8002644 <RTC_ByteToBcd2>
 80020f0:	4603      	mov	r3, r0
 80020f2:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80020f4:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	789b      	ldrb	r3, [r3, #2]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 faa2 	bl	8002644 <RTC_ByteToBcd2>
 8002100:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002102:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800210c:	4313      	orrs	r3, r2
 800210e:	617b      	str	r3, [r7, #20]
 8002110:	e00e      	b.n	8002130 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	78db      	ldrb	r3, [r3, #3]
 8002116:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	785b      	ldrb	r3, [r3, #1]
 800211c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800211e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002120:	68ba      	ldr	r2, [r7, #8]
 8002122:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002124:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	781b      	ldrb	r3, [r3, #0]
 800212a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800212c:	4313      	orrs	r3, r2
 800212e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	22ca      	movs	r2, #202	@ 0xca
 8002136:	625a      	str	r2, [r3, #36]	@ 0x24
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2253      	movs	r2, #83	@ 0x53
 800213e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002140:	68f8      	ldr	r0, [r7, #12]
 8002142:	f000 fa23 	bl	800258c <RTC_EnterInitMode>
 8002146:	4603      	mov	r3, r0
 8002148:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800214a:	7cfb      	ldrb	r3, [r7, #19]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d10c      	bne.n	800216a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	697b      	ldr	r3, [r7, #20]
 8002156:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800215a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800215e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002160:	68f8      	ldr	r0, [r7, #12]
 8002162:	f000 fa4a 	bl	80025fa <RTC_ExitInitMode>
 8002166:	4603      	mov	r3, r0
 8002168:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800216a:	7cfb      	ldrb	r3, [r7, #19]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d102      	bne.n	8002176 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	2201      	movs	r2, #1
 8002174:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	22ff      	movs	r2, #255	@ 0xff
 800217c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	2200      	movs	r2, #0
 8002182:	771a      	strb	r2, [r3, #28]

  return status;
 8002184:	7cfb      	ldrb	r3, [r7, #19]
}
 8002186:	4618      	mov	r0, r3
 8002188:	371c      	adds	r7, #28
 800218a:	46bd      	mov	sp, r7
 800218c:	bd90      	pop	{r4, r7, pc}

0800218e <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b086      	sub	sp, #24
 8002192:	af00      	add	r7, sp, #0
 8002194:	60f8      	str	r0, [r7, #12]
 8002196:	60b9      	str	r1, [r7, #8]
 8002198:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80021a8:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80021ac:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	0c1b      	lsrs	r3, r3, #16
 80021b2:	b2da      	uxtb	r2, r3
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	0a1b      	lsrs	r3, r3, #8
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	f003 031f 	and.w	r3, r3, #31
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80021d0:	b2da      	uxtb	r2, r3
 80021d2:	68bb      	ldr	r3, [r7, #8]
 80021d4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	0b5b      	lsrs	r3, r3, #13
 80021da:	b2db      	uxtb	r3, r3
 80021dc:	f003 0307 	and.w	r3, r3, #7
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d11a      	bne.n	8002222 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	78db      	ldrb	r3, [r3, #3]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f000 fa45 	bl	8002680 <RTC_Bcd2ToByte>
 80021f6:	4603      	mov	r3, r0
 80021f8:	461a      	mov	r2, r3
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	785b      	ldrb	r3, [r3, #1]
 8002202:	4618      	mov	r0, r3
 8002204:	f000 fa3c 	bl	8002680 <RTC_Bcd2ToByte>
 8002208:	4603      	mov	r3, r0
 800220a:	461a      	mov	r2, r3
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	789b      	ldrb	r3, [r3, #2]
 8002214:	4618      	mov	r0, r3
 8002216:	f000 fa33 	bl	8002680 <RTC_Bcd2ToByte>
 800221a:	4603      	mov	r3, r0
 800221c:	461a      	mov	r2, r3
 800221e:	68bb      	ldr	r3, [r7, #8]
 8002220:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002222:	2300      	movs	r3, #0
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800222c:	b590      	push	{r4, r7, lr}
 800222e:	b089      	sub	sp, #36	@ 0x24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002238:	4b9b      	ldr	r3, [pc, #620]	@ (80024a8 <HAL_RTC_SetAlarm_IT+0x27c>)
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	4a9b      	ldr	r2, [pc, #620]	@ (80024ac <HAL_RTC_SetAlarm_IT+0x280>)
 800223e:	fba2 2303 	umull	r2, r3, r2, r3
 8002242:	0adb      	lsrs	r3, r3, #11
 8002244:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002248:	fb02 f303 	mul.w	r3, r2, r3
 800224c:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 800224e:	2300      	movs	r3, #0
 8002250:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8002252:	2300      	movs	r3, #0
 8002254:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	7f1b      	ldrb	r3, [r3, #28]
 800225a:	2b01      	cmp	r3, #1
 800225c:	d101      	bne.n	8002262 <HAL_RTC_SetAlarm_IT+0x36>
 800225e:	2302      	movs	r3, #2
 8002260:	e11e      	b.n	80024a0 <HAL_RTC_SetAlarm_IT+0x274>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	2201      	movs	r2, #1
 8002266:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	2202      	movs	r2, #2
 800226c:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d137      	bne.n	80022e4 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	689b      	ldr	r3, [r3, #8]
 800227a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800227e:	2b00      	cmp	r3, #0
 8002280:	d102      	bne.n	8002288 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002282:	68bb      	ldr	r3, [r7, #8]
 8002284:	2200      	movs	r2, #0
 8002286:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 8002288:	68bb      	ldr	r3, [r7, #8]
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f000 f9d9 	bl	8002644 <RTC_ByteToBcd2>
 8002292:	4603      	mov	r3, r0
 8002294:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002296:	68bb      	ldr	r3, [r7, #8]
 8002298:	785b      	ldrb	r3, [r3, #1]
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f9d2 	bl	8002644 <RTC_ByteToBcd2>
 80022a0:	4603      	mov	r3, r0
 80022a2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80022a4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	789b      	ldrb	r3, [r3, #2]
 80022aa:	4618      	mov	r0, r3
 80022ac:	f000 f9ca 	bl	8002644 <RTC_ByteToBcd2>
 80022b0:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80022b2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	78db      	ldrb	r3, [r3, #3]
 80022ba:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80022bc:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80022c0:	68bb      	ldr	r3, [r7, #8]
 80022c2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80022c6:	4618      	mov	r0, r3
 80022c8:	f000 f9bc 	bl	8002644 <RTC_ByteToBcd2>
 80022cc:	4603      	mov	r3, r0
 80022ce:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80022d0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80022d4:	68bb      	ldr	r3, [r7, #8]
 80022d6:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80022d8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80022de:	4313      	orrs	r3, r2
 80022e0:	61fb      	str	r3, [r7, #28]
 80022e2:	e023      	b.n	800232c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d102      	bne.n	80022f8 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	2200      	movs	r2, #0
 80022f6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 80022fe:	68bb      	ldr	r3, [r7, #8]
 8002300:	785b      	ldrb	r3, [r3, #1]
 8002302:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002304:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002306:	68ba      	ldr	r2, [r7, #8]
 8002308:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800230a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	78db      	ldrb	r3, [r3, #3]
 8002310:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002312:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8002314:	68bb      	ldr	r3, [r7, #8]
 8002316:	f893 3020 	ldrb.w	r3, [r3, #32]
 800231a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800231c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8002322:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002328:	4313      	orrs	r3, r2
 800232a:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8002334:	4313      	orrs	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	22ca      	movs	r2, #202	@ 0xca
 800233e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2253      	movs	r2, #83	@ 0x53
 8002346:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800234c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002350:	d142      	bne.n	80023d8 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	689a      	ldr	r2, [r3, #8]
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002360:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	b2da      	uxtb	r2, r3
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 8002372:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002374:	697b      	ldr	r3, [r7, #20]
 8002376:	3b01      	subs	r3, #1
 8002378:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d10b      	bne.n	8002398 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	22ff      	movs	r2, #255	@ 0xff
 8002386:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	2203      	movs	r2, #3
 800238c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	2200      	movs	r2, #0
 8002392:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002394:	2303      	movs	r3, #3
 8002396:	e083      	b.n	80024a0 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68db      	ldr	r3, [r3, #12]
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d0e6      	beq.n	8002374 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	69fa      	ldr	r2, [r7, #28]
 80023ac:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	689a      	ldr	r2, [r3, #8]
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80023c4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	689a      	ldr	r2, [r3, #8]
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80023d4:	609a      	str	r2, [r3, #8]
 80023d6:	e04c      	b.n	8002472 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689a      	ldr	r2, [r3, #8]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80023e6:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68db      	ldr	r3, [r3, #12]
 80023ee:	b2da      	uxtb	r2, r3
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f462 7220 	orn	r2, r2, #640	@ 0x280
 80023f8:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80023fa:	4b2b      	ldr	r3, [pc, #172]	@ (80024a8 <HAL_RTC_SetAlarm_IT+0x27c>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	4a2b      	ldr	r2, [pc, #172]	@ (80024ac <HAL_RTC_SetAlarm_IT+0x280>)
 8002400:	fba2 2303 	umull	r2, r3, r2, r3
 8002404:	0adb      	lsrs	r3, r3, #11
 8002406:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800240a:	fb02 f303 	mul.w	r3, r2, r3
 800240e:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	3b01      	subs	r3, #1
 8002414:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d10b      	bne.n	8002434 <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	22ff      	movs	r2, #255	@ 0xff
 8002422:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	2203      	movs	r2, #3
 8002428:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2200      	movs	r2, #0
 800242e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e035      	b.n	80024a0 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	2b00      	cmp	r3, #0
 8002440:	d0e6      	beq.n	8002410 <HAL_RTC_SetAlarm_IT+0x1e4>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	69fa      	ldr	r2, [r7, #28]
 8002448:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002460:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002470:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002472:	4b0f      	ldr	r3, [pc, #60]	@ (80024b0 <HAL_RTC_SetAlarm_IT+0x284>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a0e      	ldr	r2, [pc, #56]	@ (80024b0 <HAL_RTC_SetAlarm_IT+0x284>)
 8002478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800247c:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800247e:	4b0c      	ldr	r3, [pc, #48]	@ (80024b0 <HAL_RTC_SetAlarm_IT+0x284>)
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	4a0b      	ldr	r2, [pc, #44]	@ (80024b0 <HAL_RTC_SetAlarm_IT+0x284>)
 8002484:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002488:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	22ff      	movs	r2, #255	@ 0xff
 8002490:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2201      	movs	r2, #1
 8002496:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800249e:	2300      	movs	r3, #0
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3724      	adds	r7, #36	@ 0x24
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd90      	pop	{r4, r7, pc}
 80024a8:	20000000 	.word	0x20000000
 80024ac:	10624dd3 	.word	0x10624dd3
 80024b0:	40013c00 	.word	0x40013c00

080024b4 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b082      	sub	sp, #8
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80024bc:	4b1f      	ldr	r3, [pc, #124]	@ (800253c <HAL_RTC_AlarmIRQHandler+0x88>)
 80024be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80024c2:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d012      	beq.n	80024f8 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d00b      	beq.n	80024f8 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	b2da      	uxtb	r2, r3
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 80024f0:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7fe f852 	bl	800059c <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	689b      	ldr	r3, [r3, #8]
 80024fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002502:	2b00      	cmp	r3, #0
 8002504:	d012      	beq.n	800252c <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002510:	2b00      	cmp	r3, #0
 8002512:	d00b      	beq.n	800252c <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	68db      	ldr	r3, [r3, #12]
 800251a:	b2da      	uxtb	r2, r3
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f462 7220 	orn	r2, r2, #640	@ 0x280
 8002524:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002526:	6878      	ldr	r0, [r7, #4]
 8002528:	f000 f8c8 	bl	80026bc <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2201      	movs	r2, #1
 8002530:	775a      	strb	r2, [r3, #29]
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	40013c00 	.word	0x40013c00

08002540 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b084      	sub	sp, #16
 8002544:	af00      	add	r7, sp, #0
 8002546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002548:	2300      	movs	r3, #0
 800254a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4a0d      	ldr	r2, [pc, #52]	@ (8002588 <HAL_RTC_WaitForSynchro+0x48>)
 8002552:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002554:	f7fe fbc4 	bl	8000ce0 <HAL_GetTick>
 8002558:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800255a:	e009      	b.n	8002570 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800255c:	f7fe fbc0 	bl	8000ce0 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800256a:	d901      	bls.n	8002570 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800256c:	2303      	movs	r3, #3
 800256e:	e007      	b.n	8002580 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	68db      	ldr	r3, [r3, #12]
 8002576:	f003 0320 	and.w	r3, r3, #32
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0ee      	beq.n	800255c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}
 8002588:	00017f5f 	.word	0x00017f5f

0800258c <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	b084      	sub	sp, #16
 8002590:	af00      	add	r7, sp, #0
 8002592:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002594:	2300      	movs	r3, #0
 8002596:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002598:	2300      	movs	r3, #0
 800259a:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68db      	ldr	r3, [r3, #12]
 80025a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d122      	bne.n	80025f0 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	68da      	ldr	r2, [r3, #12]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80025b8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80025ba:	f7fe fb91 	bl	8000ce0 <HAL_GetTick>
 80025be:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80025c0:	e00c      	b.n	80025dc <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80025c2:	f7fe fb8d 	bl	8000ce0 <HAL_GetTick>
 80025c6:	4602      	mov	r2, r0
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	1ad3      	subs	r3, r2, r3
 80025cc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80025d0:	d904      	bls.n	80025dc <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2204      	movs	r2, #4
 80025d6:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d102      	bne.n	80025f0 <RTC_EnterInitMode+0x64>
 80025ea:	7bfb      	ldrb	r3, [r7, #15]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d1e8      	bne.n	80025c2 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80025f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	3710      	adds	r7, #16
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b084      	sub	sp, #16
 80025fe:	af00      	add	r7, sp, #0
 8002600:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002602:	2300      	movs	r3, #0
 8002604:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002614:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 0320 	and.w	r3, r3, #32
 8002620:	2b00      	cmp	r3, #0
 8002622:	d10a      	bne.n	800263a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002624:	6878      	ldr	r0, [r7, #4]
 8002626:	f7ff ff8b 	bl	8002540 <HAL_RTC_WaitForSynchro>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d004      	beq.n	800263a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	2204      	movs	r2, #4
 8002634:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002636:	2301      	movs	r3, #1
 8002638:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800263a:	7bfb      	ldrb	r3, [r7, #15]
}
 800263c:	4618      	mov	r0, r3
 800263e:	3710      	adds	r7, #16
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}

08002644 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	4603      	mov	r3, r0
 800264c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002652:	e005      	b.n	8002660 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	3301      	adds	r3, #1
 8002658:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800265a:	79fb      	ldrb	r3, [r7, #7]
 800265c:	3b0a      	subs	r3, #10
 800265e:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002660:	79fb      	ldrb	r3, [r7, #7]
 8002662:	2b09      	cmp	r3, #9
 8002664:	d8f6      	bhi.n	8002654 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	b2db      	uxtb	r3, r3
 800266a:	011b      	lsls	r3, r3, #4
 800266c:	b2da      	uxtb	r2, r3
 800266e:	79fb      	ldrb	r3, [r7, #7]
 8002670:	4313      	orrs	r3, r2
 8002672:	b2db      	uxtb	r3, r3
}
 8002674:	4618      	mov	r0, r3
 8002676:	3714      	adds	r7, #20
 8002678:	46bd      	mov	sp, r7
 800267a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267e:	4770      	bx	lr

08002680 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002680:	b480      	push	{r7}
 8002682:	b085      	sub	sp, #20
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800268e:	79fb      	ldrb	r3, [r7, #7]
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	b2db      	uxtb	r3, r3
 8002694:	461a      	mov	r2, r3
 8002696:	4613      	mov	r3, r2
 8002698:	009b      	lsls	r3, r3, #2
 800269a:	4413      	add	r3, r2
 800269c:	005b      	lsls	r3, r3, #1
 800269e:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	b2da      	uxtb	r2, r3
 80026a4:	79fb      	ldrb	r3, [r7, #7]
 80026a6:	f003 030f 	and.w	r3, r3, #15
 80026aa:	b2db      	uxtb	r3, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	b2db      	uxtb	r3, r3
}
 80026b0:	4618      	mov	r0, r3
 80026b2:	3714      	adds	r7, #20
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80026c4:	bf00      	nop
 80026c6:	370c      	adds	r7, #12
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <lcd_send_command>:
#include "LCD.h"
static void write_4_bits(uint8_t value);
static void lcd_enable(void);
static void udelay(uint32_t cnt);

void lcd_send_command(uint8_t cmd){
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	4603      	mov	r3, r0
 80026d8:	71fb      	strb	r3, [r7, #7]
	//RS=0 for command
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RS, GPIO_PIN_RESET);
 80026da:	2200      	movs	r2, #0
 80026dc:	2101      	movs	r1, #1
 80026de:	480c      	ldr	r0, [pc, #48]	@ (8002710 <lcd_send_command+0x40>)
 80026e0:	f7fe fddc 	bl	800129c <HAL_GPIO_WritePin>
	//R/W 0 for command
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RW, GPIO_PIN_RESET);
 80026e4:	2200      	movs	r2, #0
 80026e6:	2102      	movs	r1, #2
 80026e8:	4809      	ldr	r0, [pc, #36]	@ (8002710 <lcd_send_command+0x40>)
 80026ea:	f7fe fdd7 	bl	800129c <HAL_GPIO_WritePin>
	//send the higher nibble of the command
	write_4_bits(cmd >> 4);
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	091b      	lsrs	r3, r3, #4
 80026f2:	b2db      	uxtb	r3, r3
 80026f4:	4618      	mov	r0, r3
 80026f6:	f000 f8e3 	bl	80028c0 <write_4_bits>
	//send the lower nibble of the command
	write_4_bits(cmd & 0x0F);
 80026fa:	79fb      	ldrb	r3, [r7, #7]
 80026fc:	f003 030f 	and.w	r3, r3, #15
 8002700:	b2db      	uxtb	r3, r3
 8002702:	4618      	mov	r0, r3
 8002704:	f000 f8dc 	bl	80028c0 <write_4_bits>
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40020c00 	.word	0x40020c00

08002714 <lcd_send_char>:
void lcd_send_char(uint8_t data){
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	71fb      	strb	r3, [r7, #7]
	//RS=1 for user data
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RS, GPIO_PIN_SET);
 800271e:	2201      	movs	r2, #1
 8002720:	2101      	movs	r1, #1
 8002722:	480c      	ldr	r0, [pc, #48]	@ (8002754 <lcd_send_char+0x40>)
 8002724:	f7fe fdba 	bl	800129c <HAL_GPIO_WritePin>
	//R/W 0 for command
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RW, GPIO_PIN_RESET);
 8002728:	2200      	movs	r2, #0
 800272a:	2102      	movs	r1, #2
 800272c:	4809      	ldr	r0, [pc, #36]	@ (8002754 <lcd_send_char+0x40>)
 800272e:	f7fe fdb5 	bl	800129c <HAL_GPIO_WritePin>
	//send the higher nibble of the user data
	write_4_bits(data >> 4);
 8002732:	79fb      	ldrb	r3, [r7, #7]
 8002734:	091b      	lsrs	r3, r3, #4
 8002736:	b2db      	uxtb	r3, r3
 8002738:	4618      	mov	r0, r3
 800273a:	f000 f8c1 	bl	80028c0 <write_4_bits>
	//send the lower nibble of the user data
	write_4_bits(data & 0x0F);
 800273e:	79fb      	ldrb	r3, [r7, #7]
 8002740:	f003 030f 	and.w	r3, r3, #15
 8002744:	b2db      	uxtb	r3, r3
 8002746:	4618      	mov	r0, r3
 8002748:	f000 f8ba 	bl	80028c0 <write_4_bits>
}
 800274c:	bf00      	nop
 800274e:	3708      	adds	r7, #8
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	40020c00 	.word	0x40020c00

08002758 <lcd_print_string>:
void lcd_print_string(char* message){
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
	do{
		lcd_send_char((uint8_t)*message++);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	1c5a      	adds	r2, r3, #1
 8002764:	607a      	str	r2, [r7, #4]
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff ffd3 	bl	8002714 <lcd_send_char>
	}while(*message != '\0');
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	781b      	ldrb	r3, [r3, #0]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d1f4      	bne.n	8002760 <lcd_print_string+0x8>
}
 8002776:	bf00      	nop
 8002778:	bf00      	nop
 800277a:	3708      	adds	r7, #8
 800277c:	46bd      	mov	sp, r7
 800277e:	bd80      	pop	{r7, pc}

08002780 <lcd_set_cursor>:
void lcd_set_cursor(uint8_t row,uint8_t column){
 8002780:	b580      	push	{r7, lr}
 8002782:	b082      	sub	sp, #8
 8002784:	af00      	add	r7, sp, #0
 8002786:	4603      	mov	r3, r0
 8002788:	460a      	mov	r2, r1
 800278a:	71fb      	strb	r3, [r7, #7]
 800278c:	4613      	mov	r3, r2
 800278e:	71bb      	strb	r3, [r7, #6]
	column--;
 8002790:	79bb      	ldrb	r3, [r7, #6]
 8002792:	3b01      	subs	r3, #1
 8002794:	71bb      	strb	r3, [r7, #6]
	switch(row){
 8002796:	79fb      	ldrb	r3, [r7, #7]
 8002798:	2b01      	cmp	r3, #1
 800279a:	d002      	beq.n	80027a2 <lcd_set_cursor+0x22>
 800279c:	2b02      	cmp	r3, #2
 800279e:	d009      	beq.n	80027b4 <lcd_set_cursor+0x34>
		break;
	case 2:
		lcd_send_command((column |= 0xC0));
		break;
	default:
		break;
 80027a0:	e011      	b.n	80027c6 <lcd_set_cursor+0x46>
		lcd_send_command((column |= 0x80));
 80027a2:	79bb      	ldrb	r3, [r7, #6]
 80027a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80027a8:	71bb      	strb	r3, [r7, #6]
 80027aa:	79bb      	ldrb	r3, [r7, #6]
 80027ac:	4618      	mov	r0, r3
 80027ae:	f7ff ff8f 	bl	80026d0 <lcd_send_command>
		break;
 80027b2:	e008      	b.n	80027c6 <lcd_set_cursor+0x46>
		lcd_send_command((column |= 0xC0));
 80027b4:	79bb      	ldrb	r3, [r7, #6]
 80027b6:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 80027ba:	71bb      	strb	r3, [r7, #6]
 80027bc:	79bb      	ldrb	r3, [r7, #6]
 80027be:	4618      	mov	r0, r3
 80027c0:	f7ff ff86 	bl	80026d0 <lcd_send_command>
		break;
 80027c4:	bf00      	nop
	}
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <lcd_init>:
void lcd_init(void){
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef LCD_signal;

	/*Configure GPIO pins : LCD_GPIO_RS LCD_GPIO_RW LCD_GPIO_EN
	 * 						LCD_GPIO_D4 LCD_GPIO_D5 LCD_GPIO_D6 LCD_GPIO_D7
	 */
	LCD_signal.Pin = LCD_GPIO_RS|LCD_GPIO_RW|LCD_GPIO_EN|LCD_GPIO_D4
 80027d6:	23df      	movs	r3, #223	@ 0xdf
 80027d8:	607b      	str	r3, [r7, #4]
	                          |LCD_GPIO_D5|LCD_GPIO_D6|LCD_GPIO_D7;
	LCD_signal.Mode = GPIO_MODE_OUTPUT_PP;
 80027da:	2301      	movs	r3, #1
 80027dc:	60bb      	str	r3, [r7, #8]
	LCD_signal.Pull = GPIO_NOPULL;
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
	LCD_signal.Speed = GPIO_SPEED_FREQ_LOW;
 80027e2:	2300      	movs	r3, #0
 80027e4:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOD, &LCD_signal);
 80027e6:	1d3b      	adds	r3, r7, #4
 80027e8:	4619      	mov	r1, r3
 80027ea:	482a      	ldr	r0, [pc, #168]	@ (8002894 <lcd_init+0xc4>)
 80027ec:	f7fe fbba 	bl	8000f64 <HAL_GPIO_Init>


	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RS, GPIO_PIN_RESET);
 80027f0:	2200      	movs	r2, #0
 80027f2:	2101      	movs	r1, #1
 80027f4:	4827      	ldr	r0, [pc, #156]	@ (8002894 <lcd_init+0xc4>)
 80027f6:	f7fe fd51 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RW, GPIO_PIN_RESET);
 80027fa:	2200      	movs	r2, #0
 80027fc:	2102      	movs	r1, #2
 80027fe:	4825      	ldr	r0, [pc, #148]	@ (8002894 <lcd_init+0xc4>)
 8002800:	f7fe fd4c 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_EN, GPIO_PIN_RESET);
 8002804:	2200      	movs	r2, #0
 8002806:	2104      	movs	r1, #4
 8002808:	4822      	ldr	r0, [pc, #136]	@ (8002894 <lcd_init+0xc4>)
 800280a:	f7fe fd47 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D4, GPIO_PIN_RESET);
 800280e:	2200      	movs	r2, #0
 8002810:	2108      	movs	r1, #8
 8002812:	4820      	ldr	r0, [pc, #128]	@ (8002894 <lcd_init+0xc4>)
 8002814:	f7fe fd42 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D5, GPIO_PIN_RESET);
 8002818:	2200      	movs	r2, #0
 800281a:	2110      	movs	r1, #16
 800281c:	481d      	ldr	r0, [pc, #116]	@ (8002894 <lcd_init+0xc4>)
 800281e:	f7fe fd3d 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D6, GPIO_PIN_RESET);
 8002822:	2200      	movs	r2, #0
 8002824:	2180      	movs	r1, #128	@ 0x80
 8002826:	481b      	ldr	r0, [pc, #108]	@ (8002894 <lcd_init+0xc4>)
 8002828:	f7fe fd38 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D7, GPIO_PIN_RESET);
 800282c:	2200      	movs	r2, #0
 800282e:	2140      	movs	r1, #64	@ 0x40
 8002830:	4818      	ldr	r0, [pc, #96]	@ (8002894 <lcd_init+0xc4>)
 8002832:	f7fe fd33 	bl	800129c <HAL_GPIO_WritePin>

	//initialization sequence
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RS, GPIO_PIN_RESET);
 8002836:	2200      	movs	r2, #0
 8002838:	2101      	movs	r1, #1
 800283a:	4816      	ldr	r0, [pc, #88]	@ (8002894 <lcd_init+0xc4>)
 800283c:	f7fe fd2e 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_RW, GPIO_PIN_RESET);
 8002840:	2200      	movs	r2, #0
 8002842:	2102      	movs	r1, #2
 8002844:	4813      	ldr	r0, [pc, #76]	@ (8002894 <lcd_init+0xc4>)
 8002846:	f7fe fd29 	bl	800129c <HAL_GPIO_WritePin>
	HAL_Delay(40);
 800284a:	2028      	movs	r0, #40	@ 0x28
 800284c:	f7fe fa54 	bl	8000cf8 <HAL_Delay>

	write_4_bits(0x03);
 8002850:	2003      	movs	r0, #3
 8002852:	f000 f835 	bl	80028c0 <write_4_bits>

	HAL_Delay(5);
 8002856:	2005      	movs	r0, #5
 8002858:	f7fe fa4e 	bl	8000cf8 <HAL_Delay>

	write_4_bits(0x03);
 800285c:	2003      	movs	r0, #3
 800285e:	f000 f82f 	bl	80028c0 <write_4_bits>

	udelay(150);
 8002862:	2096      	movs	r0, #150	@ 0x96
 8002864:	f000 f90a 	bl	8002a7c <udelay>

	write_4_bits(0x03);
 8002868:	2003      	movs	r0, #3
 800286a:	f000 f829 	bl	80028c0 <write_4_bits>
	write_4_bits(0x02);
 800286e:	2002      	movs	r0, #2
 8002870:	f000 f826 	bl	80028c0 <write_4_bits>

	//function set Command
	lcd_send_command(LCD_CMD_4DL_2N_5X8F);
 8002874:	2028      	movs	r0, #40	@ 0x28
 8002876:	f7ff ff2b 	bl	80026d0 <lcd_send_command>

	//Display ON and cursor ON
	lcd_send_command(LCD_CMD_DON_CURON);
 800287a:	200e      	movs	r0, #14
 800287c:	f7ff ff28 	bl	80026d0 <lcd_send_command>

	//display clear
	lcd_display_clear();
 8002880:	f000 f80a 	bl	8002898 <lcd_display_clear>

	//entry mode set
	lcd_send_command(LCD_CMD_INCADD);
 8002884:	2006      	movs	r0, #6
 8002886:	f7ff ff23 	bl	80026d0 <lcd_send_command>


}
 800288a:	bf00      	nop
 800288c:	3718      	adds	r7, #24
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	40020c00 	.word	0x40020c00

08002898 <lcd_display_clear>:
void lcd_display_clear(void){
 8002898:	b580      	push	{r7, lr}
 800289a:	af00      	add	r7, sp, #0
	lcd_send_command(LCD_CMD_DIS_CLEAR);
 800289c:	2001      	movs	r0, #1
 800289e:	f7ff ff17 	bl	80026d0 <lcd_send_command>
	HAL_Delay(2);
 80028a2:	2002      	movs	r0, #2
 80028a4:	f7fe fa28 	bl	8000cf8 <HAL_Delay>
}
 80028a8:	bf00      	nop
 80028aa:	bd80      	pop	{r7, pc}

080028ac <lcd_display_return_home>:
void lcd_display_return_home(void){
 80028ac:	b580      	push	{r7, lr}
 80028ae:	af00      	add	r7, sp, #0
	lcd_send_command(LCD_CMD_DIS_RETURN_HOME);
 80028b0:	2002      	movs	r0, #2
 80028b2:	f7ff ff0d 	bl	80026d0 <lcd_send_command>
	HAL_Delay(2);
 80028b6:	2002      	movs	r0, #2
 80028b8:	f7fe fa1e 	bl	8000cf8 <HAL_Delay>
}
 80028bc:	bf00      	nop
 80028be:	bd80      	pop	{r7, pc}

080028c0 <write_4_bits>:
static void write_4_bits(uint8_t value){
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D4, ((value >> 0) & 0x01));
 80028ca:	79fb      	ldrb	r3, [r7, #7]
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	b2db      	uxtb	r3, r3
 80028d2:	461a      	mov	r2, r3
 80028d4:	2108      	movs	r1, #8
 80028d6:	4815      	ldr	r0, [pc, #84]	@ (800292c <write_4_bits+0x6c>)
 80028d8:	f7fe fce0 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D5, ((value >> 1) & 0x01));
 80028dc:	79fb      	ldrb	r3, [r7, #7]
 80028de:	085b      	lsrs	r3, r3, #1
 80028e0:	b2db      	uxtb	r3, r3
 80028e2:	f003 0301 	and.w	r3, r3, #1
 80028e6:	b2db      	uxtb	r3, r3
 80028e8:	461a      	mov	r2, r3
 80028ea:	2110      	movs	r1, #16
 80028ec:	480f      	ldr	r0, [pc, #60]	@ (800292c <write_4_bits+0x6c>)
 80028ee:	f7fe fcd5 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D6, ((value >> 2) & 0x01));
 80028f2:	79fb      	ldrb	r3, [r7, #7]
 80028f4:	089b      	lsrs	r3, r3, #2
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	f003 0301 	and.w	r3, r3, #1
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	461a      	mov	r2, r3
 8002900:	2180      	movs	r1, #128	@ 0x80
 8002902:	480a      	ldr	r0, [pc, #40]	@ (800292c <write_4_bits+0x6c>)
 8002904:	f7fe fcca 	bl	800129c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_D7, ((value >> 3) & 0x01));
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	08db      	lsrs	r3, r3, #3
 800290c:	b2db      	uxtb	r3, r3
 800290e:	f003 0301 	and.w	r3, r3, #1
 8002912:	b2db      	uxtb	r3, r3
 8002914:	461a      	mov	r2, r3
 8002916:	2140      	movs	r1, #64	@ 0x40
 8002918:	4804      	ldr	r0, [pc, #16]	@ (800292c <write_4_bits+0x6c>)
 800291a:	f7fe fcbf 	bl	800129c <HAL_GPIO_WritePin>

	lcd_enable();
 800291e:	f000 f807 	bl	8002930 <lcd_enable>
}
 8002922:	bf00      	nop
 8002924:	3708      	adds	r7, #8
 8002926:	46bd      	mov	sp, r7
 8002928:	bd80      	pop	{r7, pc}
 800292a:	bf00      	nop
 800292c:	40020c00 	.word	0x40020c00

08002930 <lcd_enable>:
static void lcd_enable(void){
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_EN, GPIO_PIN_SET);
 8002934:	2201      	movs	r2, #1
 8002936:	2104      	movs	r1, #4
 8002938:	4807      	ldr	r0, [pc, #28]	@ (8002958 <lcd_enable+0x28>)
 800293a:	f7fe fcaf 	bl	800129c <HAL_GPIO_WritePin>
	udelay(100);
 800293e:	2064      	movs	r0, #100	@ 0x64
 8002940:	f000 f89c 	bl	8002a7c <udelay>
	HAL_GPIO_WritePin(GPIOD, LCD_GPIO_EN, GPIO_PIN_RESET);
 8002944:	2200      	movs	r2, #0
 8002946:	2104      	movs	r1, #4
 8002948:	4803      	ldr	r0, [pc, #12]	@ (8002958 <lcd_enable+0x28>)
 800294a:	f7fe fca7 	bl	800129c <HAL_GPIO_WritePin>
	udelay(100);
 800294e:	2064      	movs	r0, #100	@ 0x64
 8002950:	f000 f894 	bl	8002a7c <udelay>
}
 8002954:	bf00      	nop
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40020c00 	.word	0x40020c00

0800295c <date_to_string>:
char* date_to_string(RTC_DateTypeDef *RTC_date){
 800295c:	b580      	push	{r7, lr}
 800295e:	b082      	sub	sp, #8
 8002960:	af00      	add	r7, sp, #0
 8002962:	6078      	str	r0, [r7, #4]
	static char buf[11];

	buf[2]='/';
 8002964:	4b0f      	ldr	r3, [pc, #60]	@ (80029a4 <date_to_string+0x48>)
 8002966:	222f      	movs	r2, #47	@ 0x2f
 8002968:	709a      	strb	r2, [r3, #2]
	buf[5]='/';
 800296a:	4b0e      	ldr	r3, [pc, #56]	@ (80029a4 <date_to_string+0x48>)
 800296c:	222f      	movs	r2, #47	@ 0x2f
 800296e:	715a      	strb	r2, [r3, #5]

	number_to_string(RTC_date->Date,&buf[0]);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	789b      	ldrb	r3, [r3, #2]
 8002974:	490b      	ldr	r1, [pc, #44]	@ (80029a4 <date_to_string+0x48>)
 8002976:	4618      	mov	r0, r3
 8002978:	f000 f844 	bl	8002a04 <number_to_string>
	number_to_string(RTC_date->Month,&buf[3]);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	785b      	ldrb	r3, [r3, #1]
 8002980:	4909      	ldr	r1, [pc, #36]	@ (80029a8 <date_to_string+0x4c>)
 8002982:	4618      	mov	r0, r3
 8002984:	f000 f83e 	bl	8002a04 <number_to_string>
	number_to_string(RTC_date->Year,&buf[6]);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	78db      	ldrb	r3, [r3, #3]
 800298c:	4907      	ldr	r1, [pc, #28]	@ (80029ac <date_to_string+0x50>)
 800298e:	4618      	mov	r0, r3
 8002990:	f000 f838 	bl	8002a04 <number_to_string>

	buf[10]='\0';
 8002994:	4b03      	ldr	r3, [pc, #12]	@ (80029a4 <date_to_string+0x48>)
 8002996:	2200      	movs	r2, #0
 8002998:	729a      	strb	r2, [r3, #10]
	return buf;
 800299a:	4b02      	ldr	r3, [pc, #8]	@ (80029a4 <date_to_string+0x48>)
}
 800299c:	4618      	mov	r0, r3
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	200000f0 	.word	0x200000f0
 80029a8:	200000f3 	.word	0x200000f3
 80029ac:	200000f6 	.word	0x200000f6

080029b0 <time_to_string>:
char* time_to_string(RTC_TimeTypeDef *RTC_time){
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
	static char buf[9];

	buf[2]=':';
 80029b8:	4b0f      	ldr	r3, [pc, #60]	@ (80029f8 <time_to_string+0x48>)
 80029ba:	223a      	movs	r2, #58	@ 0x3a
 80029bc:	709a      	strb	r2, [r3, #2]
	buf[5]=':';
 80029be:	4b0e      	ldr	r3, [pc, #56]	@ (80029f8 <time_to_string+0x48>)
 80029c0:	223a      	movs	r2, #58	@ 0x3a
 80029c2:	715a      	strb	r2, [r3, #5]

	number_to_string(RTC_time->Hours,&buf[0]);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	490b      	ldr	r1, [pc, #44]	@ (80029f8 <time_to_string+0x48>)
 80029ca:	4618      	mov	r0, r3
 80029cc:	f000 f81a 	bl	8002a04 <number_to_string>
	number_to_string(RTC_time->Minutes,&buf[3]);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	785b      	ldrb	r3, [r3, #1]
 80029d4:	4909      	ldr	r1, [pc, #36]	@ (80029fc <time_to_string+0x4c>)
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f814 	bl	8002a04 <number_to_string>
	number_to_string(RTC_time->Seconds,&buf[6]);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	789b      	ldrb	r3, [r3, #2]
 80029e0:	4907      	ldr	r1, [pc, #28]	@ (8002a00 <time_to_string+0x50>)
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 f80e 	bl	8002a04 <number_to_string>

	buf[8]='\0';
 80029e8:	4b03      	ldr	r3, [pc, #12]	@ (80029f8 <time_to_string+0x48>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	721a      	strb	r2, [r3, #8]
	return buf;
 80029ee:	4b02      	ldr	r3, [pc, #8]	@ (80029f8 <time_to_string+0x48>)
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	200000fc 	.word	0x200000fc
 80029fc:	200000ff 	.word	0x200000ff
 8002a00:	20000102 	.word	0x20000102

08002a04 <number_to_string>:
void number_to_string(uint8_t num,char* buf){
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	6039      	str	r1, [r7, #0]
 8002a0e:	71fb      	strb	r3, [r7, #7]
	if(num<10){
 8002a10:	79fb      	ldrb	r3, [r7, #7]
 8002a12:	2b09      	cmp	r3, #9
 8002a14:	d809      	bhi.n	8002a2a <number_to_string+0x26>
		buf[0]='0';
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	2230      	movs	r2, #48	@ 0x30
 8002a1a:	701a      	strb	r2, [r3, #0]
		buf[1]=num+48;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	3301      	adds	r3, #1
 8002a20:	79fa      	ldrb	r2, [r7, #7]
 8002a22:	3230      	adds	r2, #48	@ 0x30
 8002a24:	b2d2      	uxtb	r2, r2
 8002a26:	701a      	strb	r2, [r3, #0]
	}else if(num >=10 && num <99){
		buf[0]=(num/10)+48;
		buf[1]=(num%10)+48;
	}
}
 8002a28:	e01f      	b.n	8002a6a <number_to_string+0x66>
	}else if(num >=10 && num <99){
 8002a2a:	79fb      	ldrb	r3, [r7, #7]
 8002a2c:	2b09      	cmp	r3, #9
 8002a2e:	d91c      	bls.n	8002a6a <number_to_string+0x66>
 8002a30:	79fb      	ldrb	r3, [r7, #7]
 8002a32:	2b62      	cmp	r3, #98	@ 0x62
 8002a34:	d819      	bhi.n	8002a6a <number_to_string+0x66>
		buf[0]=(num/10)+48;
 8002a36:	79fb      	ldrb	r3, [r7, #7]
 8002a38:	4a0f      	ldr	r2, [pc, #60]	@ (8002a78 <number_to_string+0x74>)
 8002a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3e:	08db      	lsrs	r3, r3, #3
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	3330      	adds	r3, #48	@ 0x30
 8002a44:	b2da      	uxtb	r2, r3
 8002a46:	683b      	ldr	r3, [r7, #0]
 8002a48:	701a      	strb	r2, [r3, #0]
		buf[1]=(num%10)+48;
 8002a4a:	79fa      	ldrb	r2, [r7, #7]
 8002a4c:	4b0a      	ldr	r3, [pc, #40]	@ (8002a78 <number_to_string+0x74>)
 8002a4e:	fba3 1302 	umull	r1, r3, r3, r2
 8002a52:	08d9      	lsrs	r1, r3, #3
 8002a54:	460b      	mov	r3, r1
 8002a56:	009b      	lsls	r3, r3, #2
 8002a58:	440b      	add	r3, r1
 8002a5a:	005b      	lsls	r3, r3, #1
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	b2da      	uxtb	r2, r3
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	3301      	adds	r3, #1
 8002a64:	3230      	adds	r2, #48	@ 0x30
 8002a66:	b2d2      	uxtb	r2, r2
 8002a68:	701a      	strb	r2, [r3, #0]
}
 8002a6a:	bf00      	nop
 8002a6c:	370c      	adds	r7, #12
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	cccccccd 	.word	0xcccccccd

08002a7c <udelay>:
static void udelay(uint32_t cnt){
 8002a7c:	b480      	push	{r7}
 8002a7e:	b085      	sub	sp, #20
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
	for(uint32_t i=0;i<cnt;i++);
 8002a84:	2300      	movs	r3, #0
 8002a86:	60fb      	str	r3, [r7, #12]
 8002a88:	e002      	b.n	8002a90 <udelay+0x14>
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	60fb      	str	r3, [r7, #12]
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	429a      	cmp	r2, r3
 8002a96:	d3f8      	bcc.n	8002a8a <udelay+0xe>
}
 8002a98:	bf00      	nop
 8002a9a:	bf00      	nop
 8002a9c:	3714      	adds	r7, #20
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa4:	4770      	bx	lr
	...

08002aa8 <std>:
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	b510      	push	{r4, lr}
 8002aac:	4604      	mov	r4, r0
 8002aae:	e9c0 3300 	strd	r3, r3, [r0]
 8002ab2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ab6:	6083      	str	r3, [r0, #8]
 8002ab8:	8181      	strh	r1, [r0, #12]
 8002aba:	6643      	str	r3, [r0, #100]	@ 0x64
 8002abc:	81c2      	strh	r2, [r0, #14]
 8002abe:	6183      	str	r3, [r0, #24]
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	2208      	movs	r2, #8
 8002ac4:	305c      	adds	r0, #92	@ 0x5c
 8002ac6:	f000 f8f4 	bl	8002cb2 <memset>
 8002aca:	4b0d      	ldr	r3, [pc, #52]	@ (8002b00 <std+0x58>)
 8002acc:	6263      	str	r3, [r4, #36]	@ 0x24
 8002ace:	4b0d      	ldr	r3, [pc, #52]	@ (8002b04 <std+0x5c>)
 8002ad0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002ad2:	4b0d      	ldr	r3, [pc, #52]	@ (8002b08 <std+0x60>)
 8002ad4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b0c <std+0x64>)
 8002ad8:	6323      	str	r3, [r4, #48]	@ 0x30
 8002ada:	4b0d      	ldr	r3, [pc, #52]	@ (8002b10 <std+0x68>)
 8002adc:	6224      	str	r4, [r4, #32]
 8002ade:	429c      	cmp	r4, r3
 8002ae0:	d006      	beq.n	8002af0 <std+0x48>
 8002ae2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002ae6:	4294      	cmp	r4, r2
 8002ae8:	d002      	beq.n	8002af0 <std+0x48>
 8002aea:	33d0      	adds	r3, #208	@ 0xd0
 8002aec:	429c      	cmp	r4, r3
 8002aee:	d105      	bne.n	8002afc <std+0x54>
 8002af0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002af4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002af8:	f000 b954 	b.w	8002da4 <__retarget_lock_init_recursive>
 8002afc:	bd10      	pop	{r4, pc}
 8002afe:	bf00      	nop
 8002b00:	08002c2d 	.word	0x08002c2d
 8002b04:	08002c4f 	.word	0x08002c4f
 8002b08:	08002c87 	.word	0x08002c87
 8002b0c:	08002cab 	.word	0x08002cab
 8002b10:	20000108 	.word	0x20000108

08002b14 <stdio_exit_handler>:
 8002b14:	4a02      	ldr	r2, [pc, #8]	@ (8002b20 <stdio_exit_handler+0xc>)
 8002b16:	4903      	ldr	r1, [pc, #12]	@ (8002b24 <stdio_exit_handler+0x10>)
 8002b18:	4803      	ldr	r0, [pc, #12]	@ (8002b28 <stdio_exit_handler+0x14>)
 8002b1a:	f000 b869 	b.w	8002bf0 <_fwalk_sglue>
 8002b1e:	bf00      	nop
 8002b20:	2000000c 	.word	0x2000000c
 8002b24:	08002f61 	.word	0x08002f61
 8002b28:	2000001c 	.word	0x2000001c

08002b2c <cleanup_stdio>:
 8002b2c:	6841      	ldr	r1, [r0, #4]
 8002b2e:	4b0c      	ldr	r3, [pc, #48]	@ (8002b60 <cleanup_stdio+0x34>)
 8002b30:	4299      	cmp	r1, r3
 8002b32:	b510      	push	{r4, lr}
 8002b34:	4604      	mov	r4, r0
 8002b36:	d001      	beq.n	8002b3c <cleanup_stdio+0x10>
 8002b38:	f000 fa12 	bl	8002f60 <_fflush_r>
 8002b3c:	68a1      	ldr	r1, [r4, #8]
 8002b3e:	4b09      	ldr	r3, [pc, #36]	@ (8002b64 <cleanup_stdio+0x38>)
 8002b40:	4299      	cmp	r1, r3
 8002b42:	d002      	beq.n	8002b4a <cleanup_stdio+0x1e>
 8002b44:	4620      	mov	r0, r4
 8002b46:	f000 fa0b 	bl	8002f60 <_fflush_r>
 8002b4a:	68e1      	ldr	r1, [r4, #12]
 8002b4c:	4b06      	ldr	r3, [pc, #24]	@ (8002b68 <cleanup_stdio+0x3c>)
 8002b4e:	4299      	cmp	r1, r3
 8002b50:	d004      	beq.n	8002b5c <cleanup_stdio+0x30>
 8002b52:	4620      	mov	r0, r4
 8002b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b58:	f000 ba02 	b.w	8002f60 <_fflush_r>
 8002b5c:	bd10      	pop	{r4, pc}
 8002b5e:	bf00      	nop
 8002b60:	20000108 	.word	0x20000108
 8002b64:	20000170 	.word	0x20000170
 8002b68:	200001d8 	.word	0x200001d8

08002b6c <global_stdio_init.part.0>:
 8002b6c:	b510      	push	{r4, lr}
 8002b6e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b9c <global_stdio_init.part.0+0x30>)
 8002b70:	4c0b      	ldr	r4, [pc, #44]	@ (8002ba0 <global_stdio_init.part.0+0x34>)
 8002b72:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba4 <global_stdio_init.part.0+0x38>)
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	4620      	mov	r0, r4
 8002b78:	2200      	movs	r2, #0
 8002b7a:	2104      	movs	r1, #4
 8002b7c:	f7ff ff94 	bl	8002aa8 <std>
 8002b80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002b84:	2201      	movs	r2, #1
 8002b86:	2109      	movs	r1, #9
 8002b88:	f7ff ff8e 	bl	8002aa8 <std>
 8002b8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002b90:	2202      	movs	r2, #2
 8002b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b96:	2112      	movs	r1, #18
 8002b98:	f7ff bf86 	b.w	8002aa8 <std>
 8002b9c:	20000240 	.word	0x20000240
 8002ba0:	20000108 	.word	0x20000108
 8002ba4:	08002b15 	.word	0x08002b15

08002ba8 <__sfp_lock_acquire>:
 8002ba8:	4801      	ldr	r0, [pc, #4]	@ (8002bb0 <__sfp_lock_acquire+0x8>)
 8002baa:	f000 b8fc 	b.w	8002da6 <__retarget_lock_acquire_recursive>
 8002bae:	bf00      	nop
 8002bb0:	20000249 	.word	0x20000249

08002bb4 <__sfp_lock_release>:
 8002bb4:	4801      	ldr	r0, [pc, #4]	@ (8002bbc <__sfp_lock_release+0x8>)
 8002bb6:	f000 b8f7 	b.w	8002da8 <__retarget_lock_release_recursive>
 8002bba:	bf00      	nop
 8002bbc:	20000249 	.word	0x20000249

08002bc0 <__sinit>:
 8002bc0:	b510      	push	{r4, lr}
 8002bc2:	4604      	mov	r4, r0
 8002bc4:	f7ff fff0 	bl	8002ba8 <__sfp_lock_acquire>
 8002bc8:	6a23      	ldr	r3, [r4, #32]
 8002bca:	b11b      	cbz	r3, 8002bd4 <__sinit+0x14>
 8002bcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bd0:	f7ff bff0 	b.w	8002bb4 <__sfp_lock_release>
 8002bd4:	4b04      	ldr	r3, [pc, #16]	@ (8002be8 <__sinit+0x28>)
 8002bd6:	6223      	str	r3, [r4, #32]
 8002bd8:	4b04      	ldr	r3, [pc, #16]	@ (8002bec <__sinit+0x2c>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1f5      	bne.n	8002bcc <__sinit+0xc>
 8002be0:	f7ff ffc4 	bl	8002b6c <global_stdio_init.part.0>
 8002be4:	e7f2      	b.n	8002bcc <__sinit+0xc>
 8002be6:	bf00      	nop
 8002be8:	08002b2d 	.word	0x08002b2d
 8002bec:	20000240 	.word	0x20000240

08002bf0 <_fwalk_sglue>:
 8002bf0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bf4:	4607      	mov	r7, r0
 8002bf6:	4688      	mov	r8, r1
 8002bf8:	4614      	mov	r4, r2
 8002bfa:	2600      	movs	r6, #0
 8002bfc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002c00:	f1b9 0901 	subs.w	r9, r9, #1
 8002c04:	d505      	bpl.n	8002c12 <_fwalk_sglue+0x22>
 8002c06:	6824      	ldr	r4, [r4, #0]
 8002c08:	2c00      	cmp	r4, #0
 8002c0a:	d1f7      	bne.n	8002bfc <_fwalk_sglue+0xc>
 8002c0c:	4630      	mov	r0, r6
 8002c0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c12:	89ab      	ldrh	r3, [r5, #12]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d907      	bls.n	8002c28 <_fwalk_sglue+0x38>
 8002c18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	d003      	beq.n	8002c28 <_fwalk_sglue+0x38>
 8002c20:	4629      	mov	r1, r5
 8002c22:	4638      	mov	r0, r7
 8002c24:	47c0      	blx	r8
 8002c26:	4306      	orrs	r6, r0
 8002c28:	3568      	adds	r5, #104	@ 0x68
 8002c2a:	e7e9      	b.n	8002c00 <_fwalk_sglue+0x10>

08002c2c <__sread>:
 8002c2c:	b510      	push	{r4, lr}
 8002c2e:	460c      	mov	r4, r1
 8002c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c34:	f000 f868 	bl	8002d08 <_read_r>
 8002c38:	2800      	cmp	r0, #0
 8002c3a:	bfab      	itete	ge
 8002c3c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002c3e:	89a3      	ldrhlt	r3, [r4, #12]
 8002c40:	181b      	addge	r3, r3, r0
 8002c42:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002c46:	bfac      	ite	ge
 8002c48:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002c4a:	81a3      	strhlt	r3, [r4, #12]
 8002c4c:	bd10      	pop	{r4, pc}

08002c4e <__swrite>:
 8002c4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c52:	461f      	mov	r7, r3
 8002c54:	898b      	ldrh	r3, [r1, #12]
 8002c56:	05db      	lsls	r3, r3, #23
 8002c58:	4605      	mov	r5, r0
 8002c5a:	460c      	mov	r4, r1
 8002c5c:	4616      	mov	r6, r2
 8002c5e:	d505      	bpl.n	8002c6c <__swrite+0x1e>
 8002c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c64:	2302      	movs	r3, #2
 8002c66:	2200      	movs	r2, #0
 8002c68:	f000 f83c 	bl	8002ce4 <_lseek_r>
 8002c6c:	89a3      	ldrh	r3, [r4, #12]
 8002c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c72:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c76:	81a3      	strh	r3, [r4, #12]
 8002c78:	4632      	mov	r2, r6
 8002c7a:	463b      	mov	r3, r7
 8002c7c:	4628      	mov	r0, r5
 8002c7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c82:	f000 b853 	b.w	8002d2c <_write_r>

08002c86 <__sseek>:
 8002c86:	b510      	push	{r4, lr}
 8002c88:	460c      	mov	r4, r1
 8002c8a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c8e:	f000 f829 	bl	8002ce4 <_lseek_r>
 8002c92:	1c43      	adds	r3, r0, #1
 8002c94:	89a3      	ldrh	r3, [r4, #12]
 8002c96:	bf15      	itete	ne
 8002c98:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002c9a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002c9e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002ca2:	81a3      	strheq	r3, [r4, #12]
 8002ca4:	bf18      	it	ne
 8002ca6:	81a3      	strhne	r3, [r4, #12]
 8002ca8:	bd10      	pop	{r4, pc}

08002caa <__sclose>:
 8002caa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002cae:	f000 b809 	b.w	8002cc4 <_close_r>

08002cb2 <memset>:
 8002cb2:	4402      	add	r2, r0
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d100      	bne.n	8002cbc <memset+0xa>
 8002cba:	4770      	bx	lr
 8002cbc:	f803 1b01 	strb.w	r1, [r3], #1
 8002cc0:	e7f9      	b.n	8002cb6 <memset+0x4>
	...

08002cc4 <_close_r>:
 8002cc4:	b538      	push	{r3, r4, r5, lr}
 8002cc6:	4d06      	ldr	r5, [pc, #24]	@ (8002ce0 <_close_r+0x1c>)
 8002cc8:	2300      	movs	r3, #0
 8002cca:	4604      	mov	r4, r0
 8002ccc:	4608      	mov	r0, r1
 8002cce:	602b      	str	r3, [r5, #0]
 8002cd0:	f000 fa40 	bl	8003154 <_close>
 8002cd4:	1c43      	adds	r3, r0, #1
 8002cd6:	d102      	bne.n	8002cde <_close_r+0x1a>
 8002cd8:	682b      	ldr	r3, [r5, #0]
 8002cda:	b103      	cbz	r3, 8002cde <_close_r+0x1a>
 8002cdc:	6023      	str	r3, [r4, #0]
 8002cde:	bd38      	pop	{r3, r4, r5, pc}
 8002ce0:	20000244 	.word	0x20000244

08002ce4 <_lseek_r>:
 8002ce4:	b538      	push	{r3, r4, r5, lr}
 8002ce6:	4d07      	ldr	r5, [pc, #28]	@ (8002d04 <_lseek_r+0x20>)
 8002ce8:	4604      	mov	r4, r0
 8002cea:	4608      	mov	r0, r1
 8002cec:	4611      	mov	r1, r2
 8002cee:	2200      	movs	r2, #0
 8002cf0:	602a      	str	r2, [r5, #0]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	f000 f9ef 	bl	80030d6 <_lseek>
 8002cf8:	1c43      	adds	r3, r0, #1
 8002cfa:	d102      	bne.n	8002d02 <_lseek_r+0x1e>
 8002cfc:	682b      	ldr	r3, [r5, #0]
 8002cfe:	b103      	cbz	r3, 8002d02 <_lseek_r+0x1e>
 8002d00:	6023      	str	r3, [r4, #0]
 8002d02:	bd38      	pop	{r3, r4, r5, pc}
 8002d04:	20000244 	.word	0x20000244

08002d08 <_read_r>:
 8002d08:	b538      	push	{r3, r4, r5, lr}
 8002d0a:	4d07      	ldr	r5, [pc, #28]	@ (8002d28 <_read_r+0x20>)
 8002d0c:	4604      	mov	r4, r0
 8002d0e:	4608      	mov	r0, r1
 8002d10:	4611      	mov	r1, r2
 8002d12:	2200      	movs	r2, #0
 8002d14:	602a      	str	r2, [r5, #0]
 8002d16:	461a      	mov	r2, r3
 8002d18:	f000 f987 	bl	800302a <_read>
 8002d1c:	1c43      	adds	r3, r0, #1
 8002d1e:	d102      	bne.n	8002d26 <_read_r+0x1e>
 8002d20:	682b      	ldr	r3, [r5, #0]
 8002d22:	b103      	cbz	r3, 8002d26 <_read_r+0x1e>
 8002d24:	6023      	str	r3, [r4, #0]
 8002d26:	bd38      	pop	{r3, r4, r5, pc}
 8002d28:	20000244 	.word	0x20000244

08002d2c <_write_r>:
 8002d2c:	b538      	push	{r3, r4, r5, lr}
 8002d2e:	4d07      	ldr	r5, [pc, #28]	@ (8002d4c <_write_r+0x20>)
 8002d30:	4604      	mov	r4, r0
 8002d32:	4608      	mov	r0, r1
 8002d34:	4611      	mov	r1, r2
 8002d36:	2200      	movs	r2, #0
 8002d38:	602a      	str	r2, [r5, #0]
 8002d3a:	461a      	mov	r2, r3
 8002d3c:	f000 f9dd 	bl	80030fa <_write>
 8002d40:	1c43      	adds	r3, r0, #1
 8002d42:	d102      	bne.n	8002d4a <_write_r+0x1e>
 8002d44:	682b      	ldr	r3, [r5, #0]
 8002d46:	b103      	cbz	r3, 8002d4a <_write_r+0x1e>
 8002d48:	6023      	str	r3, [r4, #0]
 8002d4a:	bd38      	pop	{r3, r4, r5, pc}
 8002d4c:	20000244 	.word	0x20000244

08002d50 <__errno>:
 8002d50:	4b01      	ldr	r3, [pc, #4]	@ (8002d58 <__errno+0x8>)
 8002d52:	6818      	ldr	r0, [r3, #0]
 8002d54:	4770      	bx	lr
 8002d56:	bf00      	nop
 8002d58:	20000018 	.word	0x20000018

08002d5c <__libc_init_array>:
 8002d5c:	b570      	push	{r4, r5, r6, lr}
 8002d5e:	4d0d      	ldr	r5, [pc, #52]	@ (8002d94 <__libc_init_array+0x38>)
 8002d60:	4c0d      	ldr	r4, [pc, #52]	@ (8002d98 <__libc_init_array+0x3c>)
 8002d62:	1b64      	subs	r4, r4, r5
 8002d64:	10a4      	asrs	r4, r4, #2
 8002d66:	2600      	movs	r6, #0
 8002d68:	42a6      	cmp	r6, r4
 8002d6a:	d109      	bne.n	8002d80 <__libc_init_array+0x24>
 8002d6c:	4d0b      	ldr	r5, [pc, #44]	@ (8002d9c <__libc_init_array+0x40>)
 8002d6e:	4c0c      	ldr	r4, [pc, #48]	@ (8002da0 <__libc_init_array+0x44>)
 8002d70:	f000 fb88 	bl	8003484 <_init>
 8002d74:	1b64      	subs	r4, r4, r5
 8002d76:	10a4      	asrs	r4, r4, #2
 8002d78:	2600      	movs	r6, #0
 8002d7a:	42a6      	cmp	r6, r4
 8002d7c:	d105      	bne.n	8002d8a <__libc_init_array+0x2e>
 8002d7e:	bd70      	pop	{r4, r5, r6, pc}
 8002d80:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d84:	4798      	blx	r3
 8002d86:	3601      	adds	r6, #1
 8002d88:	e7ee      	b.n	8002d68 <__libc_init_array+0xc>
 8002d8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d8e:	4798      	blx	r3
 8002d90:	3601      	adds	r6, #1
 8002d92:	e7f2      	b.n	8002d7a <__libc_init_array+0x1e>
 8002d94:	080034fc 	.word	0x080034fc
 8002d98:	080034fc 	.word	0x080034fc
 8002d9c:	080034fc 	.word	0x080034fc
 8002da0:	08003500 	.word	0x08003500

08002da4 <__retarget_lock_init_recursive>:
 8002da4:	4770      	bx	lr

08002da6 <__retarget_lock_acquire_recursive>:
 8002da6:	4770      	bx	lr

08002da8 <__retarget_lock_release_recursive>:
 8002da8:	4770      	bx	lr
	...

08002dac <_free_r>:
 8002dac:	b538      	push	{r3, r4, r5, lr}
 8002dae:	4605      	mov	r5, r0
 8002db0:	2900      	cmp	r1, #0
 8002db2:	d041      	beq.n	8002e38 <_free_r+0x8c>
 8002db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002db8:	1f0c      	subs	r4, r1, #4
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	bfb8      	it	lt
 8002dbe:	18e4      	addlt	r4, r4, r3
 8002dc0:	f000 f83e 	bl	8002e40 <__malloc_lock>
 8002dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8002e3c <_free_r+0x90>)
 8002dc6:	6813      	ldr	r3, [r2, #0]
 8002dc8:	b933      	cbnz	r3, 8002dd8 <_free_r+0x2c>
 8002dca:	6063      	str	r3, [r4, #4]
 8002dcc:	6014      	str	r4, [r2, #0]
 8002dce:	4628      	mov	r0, r5
 8002dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002dd4:	f000 b83a 	b.w	8002e4c <__malloc_unlock>
 8002dd8:	42a3      	cmp	r3, r4
 8002dda:	d908      	bls.n	8002dee <_free_r+0x42>
 8002ddc:	6820      	ldr	r0, [r4, #0]
 8002dde:	1821      	adds	r1, r4, r0
 8002de0:	428b      	cmp	r3, r1
 8002de2:	bf01      	itttt	eq
 8002de4:	6819      	ldreq	r1, [r3, #0]
 8002de6:	685b      	ldreq	r3, [r3, #4]
 8002de8:	1809      	addeq	r1, r1, r0
 8002dea:	6021      	streq	r1, [r4, #0]
 8002dec:	e7ed      	b.n	8002dca <_free_r+0x1e>
 8002dee:	461a      	mov	r2, r3
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	b10b      	cbz	r3, 8002df8 <_free_r+0x4c>
 8002df4:	42a3      	cmp	r3, r4
 8002df6:	d9fa      	bls.n	8002dee <_free_r+0x42>
 8002df8:	6811      	ldr	r1, [r2, #0]
 8002dfa:	1850      	adds	r0, r2, r1
 8002dfc:	42a0      	cmp	r0, r4
 8002dfe:	d10b      	bne.n	8002e18 <_free_r+0x6c>
 8002e00:	6820      	ldr	r0, [r4, #0]
 8002e02:	4401      	add	r1, r0
 8002e04:	1850      	adds	r0, r2, r1
 8002e06:	4283      	cmp	r3, r0
 8002e08:	6011      	str	r1, [r2, #0]
 8002e0a:	d1e0      	bne.n	8002dce <_free_r+0x22>
 8002e0c:	6818      	ldr	r0, [r3, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	6053      	str	r3, [r2, #4]
 8002e12:	4408      	add	r0, r1
 8002e14:	6010      	str	r0, [r2, #0]
 8002e16:	e7da      	b.n	8002dce <_free_r+0x22>
 8002e18:	d902      	bls.n	8002e20 <_free_r+0x74>
 8002e1a:	230c      	movs	r3, #12
 8002e1c:	602b      	str	r3, [r5, #0]
 8002e1e:	e7d6      	b.n	8002dce <_free_r+0x22>
 8002e20:	6820      	ldr	r0, [r4, #0]
 8002e22:	1821      	adds	r1, r4, r0
 8002e24:	428b      	cmp	r3, r1
 8002e26:	bf04      	itt	eq
 8002e28:	6819      	ldreq	r1, [r3, #0]
 8002e2a:	685b      	ldreq	r3, [r3, #4]
 8002e2c:	6063      	str	r3, [r4, #4]
 8002e2e:	bf04      	itt	eq
 8002e30:	1809      	addeq	r1, r1, r0
 8002e32:	6021      	streq	r1, [r4, #0]
 8002e34:	6054      	str	r4, [r2, #4]
 8002e36:	e7ca      	b.n	8002dce <_free_r+0x22>
 8002e38:	bd38      	pop	{r3, r4, r5, pc}
 8002e3a:	bf00      	nop
 8002e3c:	2000024c 	.word	0x2000024c

08002e40 <__malloc_lock>:
 8002e40:	4801      	ldr	r0, [pc, #4]	@ (8002e48 <__malloc_lock+0x8>)
 8002e42:	f7ff bfb0 	b.w	8002da6 <__retarget_lock_acquire_recursive>
 8002e46:	bf00      	nop
 8002e48:	20000248 	.word	0x20000248

08002e4c <__malloc_unlock>:
 8002e4c:	4801      	ldr	r0, [pc, #4]	@ (8002e54 <__malloc_unlock+0x8>)
 8002e4e:	f7ff bfab 	b.w	8002da8 <__retarget_lock_release_recursive>
 8002e52:	bf00      	nop
 8002e54:	20000248 	.word	0x20000248

08002e58 <__sflush_r>:
 8002e58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002e5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002e60:	0716      	lsls	r6, r2, #28
 8002e62:	4605      	mov	r5, r0
 8002e64:	460c      	mov	r4, r1
 8002e66:	d454      	bmi.n	8002f12 <__sflush_r+0xba>
 8002e68:	684b      	ldr	r3, [r1, #4]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	dc02      	bgt.n	8002e74 <__sflush_r+0x1c>
 8002e6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	dd48      	ble.n	8002f06 <__sflush_r+0xae>
 8002e74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002e76:	2e00      	cmp	r6, #0
 8002e78:	d045      	beq.n	8002f06 <__sflush_r+0xae>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8002e80:	682f      	ldr	r7, [r5, #0]
 8002e82:	6a21      	ldr	r1, [r4, #32]
 8002e84:	602b      	str	r3, [r5, #0]
 8002e86:	d030      	beq.n	8002eea <__sflush_r+0x92>
 8002e88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8002e8a:	89a3      	ldrh	r3, [r4, #12]
 8002e8c:	0759      	lsls	r1, r3, #29
 8002e8e:	d505      	bpl.n	8002e9c <__sflush_r+0x44>
 8002e90:	6863      	ldr	r3, [r4, #4]
 8002e92:	1ad2      	subs	r2, r2, r3
 8002e94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8002e96:	b10b      	cbz	r3, 8002e9c <__sflush_r+0x44>
 8002e98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e9a:	1ad2      	subs	r2, r2, r3
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8002ea0:	6a21      	ldr	r1, [r4, #32]
 8002ea2:	4628      	mov	r0, r5
 8002ea4:	47b0      	blx	r6
 8002ea6:	1c43      	adds	r3, r0, #1
 8002ea8:	89a3      	ldrh	r3, [r4, #12]
 8002eaa:	d106      	bne.n	8002eba <__sflush_r+0x62>
 8002eac:	6829      	ldr	r1, [r5, #0]
 8002eae:	291d      	cmp	r1, #29
 8002eb0:	d82b      	bhi.n	8002f0a <__sflush_r+0xb2>
 8002eb2:	4a2a      	ldr	r2, [pc, #168]	@ (8002f5c <__sflush_r+0x104>)
 8002eb4:	410a      	asrs	r2, r1
 8002eb6:	07d6      	lsls	r6, r2, #31
 8002eb8:	d427      	bmi.n	8002f0a <__sflush_r+0xb2>
 8002eba:	2200      	movs	r2, #0
 8002ebc:	6062      	str	r2, [r4, #4]
 8002ebe:	04d9      	lsls	r1, r3, #19
 8002ec0:	6922      	ldr	r2, [r4, #16]
 8002ec2:	6022      	str	r2, [r4, #0]
 8002ec4:	d504      	bpl.n	8002ed0 <__sflush_r+0x78>
 8002ec6:	1c42      	adds	r2, r0, #1
 8002ec8:	d101      	bne.n	8002ece <__sflush_r+0x76>
 8002eca:	682b      	ldr	r3, [r5, #0]
 8002ecc:	b903      	cbnz	r3, 8002ed0 <__sflush_r+0x78>
 8002ece:	6560      	str	r0, [r4, #84]	@ 0x54
 8002ed0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002ed2:	602f      	str	r7, [r5, #0]
 8002ed4:	b1b9      	cbz	r1, 8002f06 <__sflush_r+0xae>
 8002ed6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002eda:	4299      	cmp	r1, r3
 8002edc:	d002      	beq.n	8002ee4 <__sflush_r+0x8c>
 8002ede:	4628      	mov	r0, r5
 8002ee0:	f7ff ff64 	bl	8002dac <_free_r>
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	6363      	str	r3, [r4, #52]	@ 0x34
 8002ee8:	e00d      	b.n	8002f06 <__sflush_r+0xae>
 8002eea:	2301      	movs	r3, #1
 8002eec:	4628      	mov	r0, r5
 8002eee:	47b0      	blx	r6
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	1c50      	adds	r0, r2, #1
 8002ef4:	d1c9      	bne.n	8002e8a <__sflush_r+0x32>
 8002ef6:	682b      	ldr	r3, [r5, #0]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d0c6      	beq.n	8002e8a <__sflush_r+0x32>
 8002efc:	2b1d      	cmp	r3, #29
 8002efe:	d001      	beq.n	8002f04 <__sflush_r+0xac>
 8002f00:	2b16      	cmp	r3, #22
 8002f02:	d11e      	bne.n	8002f42 <__sflush_r+0xea>
 8002f04:	602f      	str	r7, [r5, #0]
 8002f06:	2000      	movs	r0, #0
 8002f08:	e022      	b.n	8002f50 <__sflush_r+0xf8>
 8002f0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f0e:	b21b      	sxth	r3, r3
 8002f10:	e01b      	b.n	8002f4a <__sflush_r+0xf2>
 8002f12:	690f      	ldr	r7, [r1, #16]
 8002f14:	2f00      	cmp	r7, #0
 8002f16:	d0f6      	beq.n	8002f06 <__sflush_r+0xae>
 8002f18:	0793      	lsls	r3, r2, #30
 8002f1a:	680e      	ldr	r6, [r1, #0]
 8002f1c:	bf08      	it	eq
 8002f1e:	694b      	ldreq	r3, [r1, #20]
 8002f20:	600f      	str	r7, [r1, #0]
 8002f22:	bf18      	it	ne
 8002f24:	2300      	movne	r3, #0
 8002f26:	eba6 0807 	sub.w	r8, r6, r7
 8002f2a:	608b      	str	r3, [r1, #8]
 8002f2c:	f1b8 0f00 	cmp.w	r8, #0
 8002f30:	dde9      	ble.n	8002f06 <__sflush_r+0xae>
 8002f32:	6a21      	ldr	r1, [r4, #32]
 8002f34:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8002f36:	4643      	mov	r3, r8
 8002f38:	463a      	mov	r2, r7
 8002f3a:	4628      	mov	r0, r5
 8002f3c:	47b0      	blx	r6
 8002f3e:	2800      	cmp	r0, #0
 8002f40:	dc08      	bgt.n	8002f54 <__sflush_r+0xfc>
 8002f42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002f4a:	81a3      	strh	r3, [r4, #12]
 8002f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8002f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f54:	4407      	add	r7, r0
 8002f56:	eba8 0800 	sub.w	r8, r8, r0
 8002f5a:	e7e7      	b.n	8002f2c <__sflush_r+0xd4>
 8002f5c:	dfbffffe 	.word	0xdfbffffe

08002f60 <_fflush_r>:
 8002f60:	b538      	push	{r3, r4, r5, lr}
 8002f62:	690b      	ldr	r3, [r1, #16]
 8002f64:	4605      	mov	r5, r0
 8002f66:	460c      	mov	r4, r1
 8002f68:	b913      	cbnz	r3, 8002f70 <_fflush_r+0x10>
 8002f6a:	2500      	movs	r5, #0
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	bd38      	pop	{r3, r4, r5, pc}
 8002f70:	b118      	cbz	r0, 8002f7a <_fflush_r+0x1a>
 8002f72:	6a03      	ldr	r3, [r0, #32]
 8002f74:	b90b      	cbnz	r3, 8002f7a <_fflush_r+0x1a>
 8002f76:	f7ff fe23 	bl	8002bc0 <__sinit>
 8002f7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d0f3      	beq.n	8002f6a <_fflush_r+0xa>
 8002f82:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8002f84:	07d0      	lsls	r0, r2, #31
 8002f86:	d404      	bmi.n	8002f92 <_fflush_r+0x32>
 8002f88:	0599      	lsls	r1, r3, #22
 8002f8a:	d402      	bmi.n	8002f92 <_fflush_r+0x32>
 8002f8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002f8e:	f7ff ff0a 	bl	8002da6 <__retarget_lock_acquire_recursive>
 8002f92:	4628      	mov	r0, r5
 8002f94:	4621      	mov	r1, r4
 8002f96:	f7ff ff5f 	bl	8002e58 <__sflush_r>
 8002f9a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002f9c:	07da      	lsls	r2, r3, #31
 8002f9e:	4605      	mov	r5, r0
 8002fa0:	d4e4      	bmi.n	8002f6c <_fflush_r+0xc>
 8002fa2:	89a3      	ldrh	r3, [r4, #12]
 8002fa4:	059b      	lsls	r3, r3, #22
 8002fa6:	d4e1      	bmi.n	8002f6c <_fflush_r+0xc>
 8002fa8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002faa:	f7ff fefd 	bl	8002da8 <__retarget_lock_release_recursive>
 8002fae:	e7dd      	b.n	8002f6c <_fflush_r+0xc>

08002fb0 <findslot>:
 8002fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8002fdc <findslot+0x2c>)
 8002fb2:	b510      	push	{r4, lr}
 8002fb4:	4604      	mov	r4, r0
 8002fb6:	6818      	ldr	r0, [r3, #0]
 8002fb8:	b118      	cbz	r0, 8002fc2 <findslot+0x12>
 8002fba:	6a03      	ldr	r3, [r0, #32]
 8002fbc:	b90b      	cbnz	r3, 8002fc2 <findslot+0x12>
 8002fbe:	f7ff fdff 	bl	8002bc0 <__sinit>
 8002fc2:	2c13      	cmp	r4, #19
 8002fc4:	d807      	bhi.n	8002fd6 <findslot+0x26>
 8002fc6:	4806      	ldr	r0, [pc, #24]	@ (8002fe0 <findslot+0x30>)
 8002fc8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 8002fcc:	3201      	adds	r2, #1
 8002fce:	d002      	beq.n	8002fd6 <findslot+0x26>
 8002fd0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 8002fd4:	bd10      	pop	{r4, pc}
 8002fd6:	2000      	movs	r0, #0
 8002fd8:	e7fc      	b.n	8002fd4 <findslot+0x24>
 8002fda:	bf00      	nop
 8002fdc:	20000018 	.word	0x20000018
 8002fe0:	2000025c 	.word	0x2000025c

08002fe4 <error>:
 8002fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fe6:	4604      	mov	r4, r0
 8002fe8:	f7ff feb2 	bl	8002d50 <__errno>
 8002fec:	2613      	movs	r6, #19
 8002fee:	4605      	mov	r5, r0
 8002ff0:	2700      	movs	r7, #0
 8002ff2:	4630      	mov	r0, r6
 8002ff4:	4639      	mov	r1, r7
 8002ff6:	beab      	bkpt	0x00ab
 8002ff8:	4606      	mov	r6, r0
 8002ffa:	602e      	str	r6, [r5, #0]
 8002ffc:	4620      	mov	r0, r4
 8002ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003000 <checkerror>:
 8003000:	1c43      	adds	r3, r0, #1
 8003002:	d101      	bne.n	8003008 <checkerror+0x8>
 8003004:	f7ff bfee 	b.w	8002fe4 <error>
 8003008:	4770      	bx	lr

0800300a <_swiread>:
 800300a:	b530      	push	{r4, r5, lr}
 800300c:	b085      	sub	sp, #20
 800300e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8003012:	9203      	str	r2, [sp, #12]
 8003014:	2406      	movs	r4, #6
 8003016:	ad01      	add	r5, sp, #4
 8003018:	4620      	mov	r0, r4
 800301a:	4629      	mov	r1, r5
 800301c:	beab      	bkpt	0x00ab
 800301e:	4604      	mov	r4, r0
 8003020:	4620      	mov	r0, r4
 8003022:	f7ff ffed 	bl	8003000 <checkerror>
 8003026:	b005      	add	sp, #20
 8003028:	bd30      	pop	{r4, r5, pc}

0800302a <_read>:
 800302a:	b570      	push	{r4, r5, r6, lr}
 800302c:	460e      	mov	r6, r1
 800302e:	4614      	mov	r4, r2
 8003030:	f7ff ffbe 	bl	8002fb0 <findslot>
 8003034:	4605      	mov	r5, r0
 8003036:	b930      	cbnz	r0, 8003046 <_read+0x1c>
 8003038:	f7ff fe8a 	bl	8002d50 <__errno>
 800303c:	2309      	movs	r3, #9
 800303e:	6003      	str	r3, [r0, #0]
 8003040:	f04f 30ff 	mov.w	r0, #4294967295
 8003044:	bd70      	pop	{r4, r5, r6, pc}
 8003046:	6800      	ldr	r0, [r0, #0]
 8003048:	4622      	mov	r2, r4
 800304a:	4631      	mov	r1, r6
 800304c:	f7ff ffdd 	bl	800300a <_swiread>
 8003050:	1c43      	adds	r3, r0, #1
 8003052:	d0f5      	beq.n	8003040 <_read+0x16>
 8003054:	686b      	ldr	r3, [r5, #4]
 8003056:	1a20      	subs	r0, r4, r0
 8003058:	4403      	add	r3, r0
 800305a:	606b      	str	r3, [r5, #4]
 800305c:	e7f2      	b.n	8003044 <_read+0x1a>

0800305e <_swilseek>:
 800305e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003060:	460c      	mov	r4, r1
 8003062:	4616      	mov	r6, r2
 8003064:	f7ff ffa4 	bl	8002fb0 <findslot>
 8003068:	4605      	mov	r5, r0
 800306a:	b940      	cbnz	r0, 800307e <_swilseek+0x20>
 800306c:	f7ff fe70 	bl	8002d50 <__errno>
 8003070:	2309      	movs	r3, #9
 8003072:	6003      	str	r3, [r0, #0]
 8003074:	f04f 34ff 	mov.w	r4, #4294967295
 8003078:	4620      	mov	r0, r4
 800307a:	b003      	add	sp, #12
 800307c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800307e:	2e02      	cmp	r6, #2
 8003080:	d903      	bls.n	800308a <_swilseek+0x2c>
 8003082:	f7ff fe65 	bl	8002d50 <__errno>
 8003086:	2316      	movs	r3, #22
 8003088:	e7f3      	b.n	8003072 <_swilseek+0x14>
 800308a:	2e01      	cmp	r6, #1
 800308c:	d112      	bne.n	80030b4 <_swilseek+0x56>
 800308e:	6843      	ldr	r3, [r0, #4]
 8003090:	18e4      	adds	r4, r4, r3
 8003092:	d4f6      	bmi.n	8003082 <_swilseek+0x24>
 8003094:	682b      	ldr	r3, [r5, #0]
 8003096:	260a      	movs	r6, #10
 8003098:	e9cd 3400 	strd	r3, r4, [sp]
 800309c:	466f      	mov	r7, sp
 800309e:	4630      	mov	r0, r6
 80030a0:	4639      	mov	r1, r7
 80030a2:	beab      	bkpt	0x00ab
 80030a4:	4606      	mov	r6, r0
 80030a6:	4630      	mov	r0, r6
 80030a8:	f7ff ffaa 	bl	8003000 <checkerror>
 80030ac:	2800      	cmp	r0, #0
 80030ae:	dbe1      	blt.n	8003074 <_swilseek+0x16>
 80030b0:	606c      	str	r4, [r5, #4]
 80030b2:	e7e1      	b.n	8003078 <_swilseek+0x1a>
 80030b4:	2e02      	cmp	r6, #2
 80030b6:	6803      	ldr	r3, [r0, #0]
 80030b8:	d1ec      	bne.n	8003094 <_swilseek+0x36>
 80030ba:	9300      	str	r3, [sp, #0]
 80030bc:	260c      	movs	r6, #12
 80030be:	466f      	mov	r7, sp
 80030c0:	4630      	mov	r0, r6
 80030c2:	4639      	mov	r1, r7
 80030c4:	beab      	bkpt	0x00ab
 80030c6:	4606      	mov	r6, r0
 80030c8:	4630      	mov	r0, r6
 80030ca:	f7ff ff99 	bl	8003000 <checkerror>
 80030ce:	1c43      	adds	r3, r0, #1
 80030d0:	d0d0      	beq.n	8003074 <_swilseek+0x16>
 80030d2:	4404      	add	r4, r0
 80030d4:	e7de      	b.n	8003094 <_swilseek+0x36>

080030d6 <_lseek>:
 80030d6:	f7ff bfc2 	b.w	800305e <_swilseek>

080030da <_swiwrite>:
 80030da:	b530      	push	{r4, r5, lr}
 80030dc:	b085      	sub	sp, #20
 80030de:	e9cd 0101 	strd	r0, r1, [sp, #4]
 80030e2:	9203      	str	r2, [sp, #12]
 80030e4:	2405      	movs	r4, #5
 80030e6:	ad01      	add	r5, sp, #4
 80030e8:	4620      	mov	r0, r4
 80030ea:	4629      	mov	r1, r5
 80030ec:	beab      	bkpt	0x00ab
 80030ee:	4604      	mov	r4, r0
 80030f0:	4620      	mov	r0, r4
 80030f2:	f7ff ff85 	bl	8003000 <checkerror>
 80030f6:	b005      	add	sp, #20
 80030f8:	bd30      	pop	{r4, r5, pc}

080030fa <_write>:
 80030fa:	b570      	push	{r4, r5, r6, lr}
 80030fc:	460e      	mov	r6, r1
 80030fe:	4615      	mov	r5, r2
 8003100:	f7ff ff56 	bl	8002fb0 <findslot>
 8003104:	4604      	mov	r4, r0
 8003106:	b930      	cbnz	r0, 8003116 <_write+0x1c>
 8003108:	f7ff fe22 	bl	8002d50 <__errno>
 800310c:	2309      	movs	r3, #9
 800310e:	6003      	str	r3, [r0, #0]
 8003110:	f04f 30ff 	mov.w	r0, #4294967295
 8003114:	bd70      	pop	{r4, r5, r6, pc}
 8003116:	6800      	ldr	r0, [r0, #0]
 8003118:	462a      	mov	r2, r5
 800311a:	4631      	mov	r1, r6
 800311c:	f7ff ffdd 	bl	80030da <_swiwrite>
 8003120:	1e03      	subs	r3, r0, #0
 8003122:	dbf5      	blt.n	8003110 <_write+0x16>
 8003124:	6862      	ldr	r2, [r4, #4]
 8003126:	1ae8      	subs	r0, r5, r3
 8003128:	4402      	add	r2, r0
 800312a:	42ab      	cmp	r3, r5
 800312c:	6062      	str	r2, [r4, #4]
 800312e:	d1f1      	bne.n	8003114 <_write+0x1a>
 8003130:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003134:	2000      	movs	r0, #0
 8003136:	f7ff bf55 	b.w	8002fe4 <error>

0800313a <_swiclose>:
 800313a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800313c:	2402      	movs	r4, #2
 800313e:	9001      	str	r0, [sp, #4]
 8003140:	ad01      	add	r5, sp, #4
 8003142:	4620      	mov	r0, r4
 8003144:	4629      	mov	r1, r5
 8003146:	beab      	bkpt	0x00ab
 8003148:	4604      	mov	r4, r0
 800314a:	4620      	mov	r0, r4
 800314c:	f7ff ff58 	bl	8003000 <checkerror>
 8003150:	b003      	add	sp, #12
 8003152:	bd30      	pop	{r4, r5, pc}

08003154 <_close>:
 8003154:	b538      	push	{r3, r4, r5, lr}
 8003156:	4605      	mov	r5, r0
 8003158:	f7ff ff2a 	bl	8002fb0 <findslot>
 800315c:	4604      	mov	r4, r0
 800315e:	b930      	cbnz	r0, 800316e <_close+0x1a>
 8003160:	f7ff fdf6 	bl	8002d50 <__errno>
 8003164:	2309      	movs	r3, #9
 8003166:	6003      	str	r3, [r0, #0]
 8003168:	f04f 30ff 	mov.w	r0, #4294967295
 800316c:	bd38      	pop	{r3, r4, r5, pc}
 800316e:	3d01      	subs	r5, #1
 8003170:	2d01      	cmp	r5, #1
 8003172:	d809      	bhi.n	8003188 <_close+0x34>
 8003174:	4b07      	ldr	r3, [pc, #28]	@ (8003194 <_close+0x40>)
 8003176:	689a      	ldr	r2, [r3, #8]
 8003178:	691b      	ldr	r3, [r3, #16]
 800317a:	429a      	cmp	r2, r3
 800317c:	d104      	bne.n	8003188 <_close+0x34>
 800317e:	f04f 33ff 	mov.w	r3, #4294967295
 8003182:	6023      	str	r3, [r4, #0]
 8003184:	2000      	movs	r0, #0
 8003186:	e7f1      	b.n	800316c <_close+0x18>
 8003188:	6820      	ldr	r0, [r4, #0]
 800318a:	f7ff ffd6 	bl	800313a <_swiclose>
 800318e:	2800      	cmp	r0, #0
 8003190:	d0f5      	beq.n	800317e <_close+0x2a>
 8003192:	e7eb      	b.n	800316c <_close+0x18>
 8003194:	2000025c 	.word	0x2000025c

08003198 <_swistat>:
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	460c      	mov	r4, r1
 800319c:	f7ff ff08 	bl	8002fb0 <findslot>
 80031a0:	4605      	mov	r5, r0
 80031a2:	b930      	cbnz	r0, 80031b2 <_swistat+0x1a>
 80031a4:	f7ff fdd4 	bl	8002d50 <__errno>
 80031a8:	2309      	movs	r3, #9
 80031aa:	6003      	str	r3, [r0, #0]
 80031ac:	f04f 30ff 	mov.w	r0, #4294967295
 80031b0:	bd70      	pop	{r4, r5, r6, pc}
 80031b2:	6863      	ldr	r3, [r4, #4]
 80031b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80031b8:	6063      	str	r3, [r4, #4]
 80031ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80031be:	64a3      	str	r3, [r4, #72]	@ 0x48
 80031c0:	260c      	movs	r6, #12
 80031c2:	4630      	mov	r0, r6
 80031c4:	4629      	mov	r1, r5
 80031c6:	beab      	bkpt	0x00ab
 80031c8:	4605      	mov	r5, r0
 80031ca:	4628      	mov	r0, r5
 80031cc:	f7ff ff18 	bl	8003000 <checkerror>
 80031d0:	1c43      	adds	r3, r0, #1
 80031d2:	d0eb      	beq.n	80031ac <_swistat+0x14>
 80031d4:	6120      	str	r0, [r4, #16]
 80031d6:	2000      	movs	r0, #0
 80031d8:	e7ea      	b.n	80031b0 <_swistat+0x18>

080031da <_stat>:
 80031da:	b538      	push	{r3, r4, r5, lr}
 80031dc:	460d      	mov	r5, r1
 80031de:	4604      	mov	r4, r0
 80031e0:	2258      	movs	r2, #88	@ 0x58
 80031e2:	2100      	movs	r1, #0
 80031e4:	4628      	mov	r0, r5
 80031e6:	f7ff fd64 	bl	8002cb2 <memset>
 80031ea:	4620      	mov	r0, r4
 80031ec:	2100      	movs	r1, #0
 80031ee:	f000 f811 	bl	8003214 <_swiopen>
 80031f2:	1c43      	adds	r3, r0, #1
 80031f4:	4604      	mov	r4, r0
 80031f6:	d00b      	beq.n	8003210 <_stat+0x36>
 80031f8:	686b      	ldr	r3, [r5, #4]
 80031fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80031fe:	606b      	str	r3, [r5, #4]
 8003200:	4629      	mov	r1, r5
 8003202:	f7ff ffc9 	bl	8003198 <_swistat>
 8003206:	4605      	mov	r5, r0
 8003208:	4620      	mov	r0, r4
 800320a:	f7ff ffa3 	bl	8003154 <_close>
 800320e:	462c      	mov	r4, r5
 8003210:	4620      	mov	r0, r4
 8003212:	bd38      	pop	{r3, r4, r5, pc}

08003214 <_swiopen>:
 8003214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003218:	4f29      	ldr	r7, [pc, #164]	@ (80032c0 <_swiopen+0xac>)
 800321a:	b096      	sub	sp, #88	@ 0x58
 800321c:	4682      	mov	sl, r0
 800321e:	460e      	mov	r6, r1
 8003220:	2400      	movs	r4, #0
 8003222:	f857 3034 	ldr.w	r3, [r7, r4, lsl #3]
 8003226:	3301      	adds	r3, #1
 8003228:	ea4f 08c4 	mov.w	r8, r4, lsl #3
 800322c:	d00c      	beq.n	8003248 <_swiopen+0x34>
 800322e:	3401      	adds	r4, #1
 8003230:	2c14      	cmp	r4, #20
 8003232:	d1f6      	bne.n	8003222 <_swiopen+0xe>
 8003234:	f7ff fd8c 	bl	8002d50 <__errno>
 8003238:	2318      	movs	r3, #24
 800323a:	6003      	str	r3, [r0, #0]
 800323c:	f04f 34ff 	mov.w	r4, #4294967295
 8003240:	4620      	mov	r0, r4
 8003242:	b016      	add	sp, #88	@ 0x58
 8003244:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003248:	f406 6320 	and.w	r3, r6, #2560	@ 0xa00
 800324c:	f5b3 6f20 	cmp.w	r3, #2560	@ 0xa00
 8003250:	46e9      	mov	r9, sp
 8003252:	d109      	bne.n	8003268 <_swiopen+0x54>
 8003254:	4649      	mov	r1, r9
 8003256:	4650      	mov	r0, sl
 8003258:	f7ff ffbf 	bl	80031da <_stat>
 800325c:	3001      	adds	r0, #1
 800325e:	d003      	beq.n	8003268 <_swiopen+0x54>
 8003260:	f7ff fd76 	bl	8002d50 <__errno>
 8003264:	2311      	movs	r3, #17
 8003266:	e7e8      	b.n	800323a <_swiopen+0x26>
 8003268:	f3c6 4500 	ubfx	r5, r6, #16, #1
 800326c:	f240 6301 	movw	r3, #1537	@ 0x601
 8003270:	07b2      	lsls	r2, r6, #30
 8003272:	bf48      	it	mi
 8003274:	f045 0502 	orrmi.w	r5, r5, #2
 8003278:	421e      	tst	r6, r3
 800327a:	bf18      	it	ne
 800327c:	f045 0504 	orrne.w	r5, r5, #4
 8003280:	0733      	lsls	r3, r6, #28
 8003282:	bf48      	it	mi
 8003284:	f025 0504 	bicmi.w	r5, r5, #4
 8003288:	4650      	mov	r0, sl
 800328a:	bf48      	it	mi
 800328c:	f045 0508 	orrmi.w	r5, r5, #8
 8003290:	f8cd a000 	str.w	sl, [sp]
 8003294:	f7fc ff98 	bl	80001c8 <strlen>
 8003298:	e9cd 5001 	strd	r5, r0, [sp, #4]
 800329c:	2501      	movs	r5, #1
 800329e:	4628      	mov	r0, r5
 80032a0:	4649      	mov	r1, r9
 80032a2:	beab      	bkpt	0x00ab
 80032a4:	4605      	mov	r5, r0
 80032a6:	2d00      	cmp	r5, #0
 80032a8:	db05      	blt.n	80032b6 <_swiopen+0xa2>
 80032aa:	f847 5034 	str.w	r5, [r7, r4, lsl #3]
 80032ae:	4447      	add	r7, r8
 80032b0:	2300      	movs	r3, #0
 80032b2:	607b      	str	r3, [r7, #4]
 80032b4:	e7c4      	b.n	8003240 <_swiopen+0x2c>
 80032b6:	4628      	mov	r0, r5
 80032b8:	f7ff fe94 	bl	8002fe4 <error>
 80032bc:	4604      	mov	r4, r0
 80032be:	e7bf      	b.n	8003240 <_swiopen+0x2c>
 80032c0:	2000025c 	.word	0x2000025c

080032c4 <_get_semihosting_exts>:
 80032c4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80032c8:	4606      	mov	r6, r0
 80032ca:	460f      	mov	r7, r1
 80032cc:	4829      	ldr	r0, [pc, #164]	@ (8003374 <_get_semihosting_exts+0xb0>)
 80032ce:	2100      	movs	r1, #0
 80032d0:	4615      	mov	r5, r2
 80032d2:	f7ff ff9f 	bl	8003214 <_swiopen>
 80032d6:	462a      	mov	r2, r5
 80032d8:	4604      	mov	r4, r0
 80032da:	2100      	movs	r1, #0
 80032dc:	4630      	mov	r0, r6
 80032de:	f7ff fce8 	bl	8002cb2 <memset>
 80032e2:	1c63      	adds	r3, r4, #1
 80032e4:	d014      	beq.n	8003310 <_get_semihosting_exts+0x4c>
 80032e6:	4620      	mov	r0, r4
 80032e8:	f7ff fe62 	bl	8002fb0 <findslot>
 80032ec:	f04f 080c 	mov.w	r8, #12
 80032f0:	4681      	mov	r9, r0
 80032f2:	4640      	mov	r0, r8
 80032f4:	4649      	mov	r1, r9
 80032f6:	beab      	bkpt	0x00ab
 80032f8:	4680      	mov	r8, r0
 80032fa:	4640      	mov	r0, r8
 80032fc:	f7ff fe80 	bl	8003000 <checkerror>
 8003300:	2803      	cmp	r0, #3
 8003302:	dd02      	ble.n	800330a <_get_semihosting_exts+0x46>
 8003304:	1ec3      	subs	r3, r0, #3
 8003306:	42ab      	cmp	r3, r5
 8003308:	dc07      	bgt.n	800331a <_get_semihosting_exts+0x56>
 800330a:	4620      	mov	r0, r4
 800330c:	f7ff ff22 	bl	8003154 <_close>
 8003310:	f04f 30ff 	mov.w	r0, #4294967295
 8003314:	b003      	add	sp, #12
 8003316:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800331a:	2204      	movs	r2, #4
 800331c:	eb0d 0102 	add.w	r1, sp, r2
 8003320:	4620      	mov	r0, r4
 8003322:	f7ff fe82 	bl	800302a <_read>
 8003326:	2803      	cmp	r0, #3
 8003328:	ddef      	ble.n	800330a <_get_semihosting_exts+0x46>
 800332a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800332e:	2b53      	cmp	r3, #83	@ 0x53
 8003330:	d1eb      	bne.n	800330a <_get_semihosting_exts+0x46>
 8003332:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8003336:	2b48      	cmp	r3, #72	@ 0x48
 8003338:	d1e7      	bne.n	800330a <_get_semihosting_exts+0x46>
 800333a:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800333e:	2b46      	cmp	r3, #70	@ 0x46
 8003340:	d1e3      	bne.n	800330a <_get_semihosting_exts+0x46>
 8003342:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003346:	2b42      	cmp	r3, #66	@ 0x42
 8003348:	d1df      	bne.n	800330a <_get_semihosting_exts+0x46>
 800334a:	2201      	movs	r2, #1
 800334c:	4639      	mov	r1, r7
 800334e:	4620      	mov	r0, r4
 8003350:	f7ff fe85 	bl	800305e <_swilseek>
 8003354:	2800      	cmp	r0, #0
 8003356:	dbd8      	blt.n	800330a <_get_semihosting_exts+0x46>
 8003358:	462a      	mov	r2, r5
 800335a:	4631      	mov	r1, r6
 800335c:	4620      	mov	r0, r4
 800335e:	f7ff fe64 	bl	800302a <_read>
 8003362:	4605      	mov	r5, r0
 8003364:	4620      	mov	r0, r4
 8003366:	f7ff fef5 	bl	8003154 <_close>
 800336a:	4628      	mov	r0, r5
 800336c:	f7ff fe48 	bl	8003000 <checkerror>
 8003370:	e7d0      	b.n	8003314 <_get_semihosting_exts+0x50>
 8003372:	bf00      	nop
 8003374:	080034d8 	.word	0x080034d8

08003378 <initialise_semihosting_exts>:
 8003378:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800337a:	4d0a      	ldr	r5, [pc, #40]	@ (80033a4 <initialise_semihosting_exts+0x2c>)
 800337c:	4c0a      	ldr	r4, [pc, #40]	@ (80033a8 <initialise_semihosting_exts+0x30>)
 800337e:	2100      	movs	r1, #0
 8003380:	2201      	movs	r2, #1
 8003382:	a801      	add	r0, sp, #4
 8003384:	6029      	str	r1, [r5, #0]
 8003386:	6022      	str	r2, [r4, #0]
 8003388:	f7ff ff9c 	bl	80032c4 <_get_semihosting_exts>
 800338c:	2800      	cmp	r0, #0
 800338e:	dd07      	ble.n	80033a0 <initialise_semihosting_exts+0x28>
 8003390:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003394:	f003 0201 	and.w	r2, r3, #1
 8003398:	f003 0302 	and.w	r3, r3, #2
 800339c:	602a      	str	r2, [r5, #0]
 800339e:	6023      	str	r3, [r4, #0]
 80033a0:	b003      	add	sp, #12
 80033a2:	bd30      	pop	{r4, r5, pc}
 80033a4:	2000006c 	.word	0x2000006c
 80033a8:	20000068 	.word	0x20000068

080033ac <_has_ext_stdout_stderr>:
 80033ac:	b510      	push	{r4, lr}
 80033ae:	4c04      	ldr	r4, [pc, #16]	@ (80033c0 <_has_ext_stdout_stderr+0x14>)
 80033b0:	6823      	ldr	r3, [r4, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	da01      	bge.n	80033ba <_has_ext_stdout_stderr+0xe>
 80033b6:	f7ff ffdf 	bl	8003378 <initialise_semihosting_exts>
 80033ba:	6820      	ldr	r0, [r4, #0]
 80033bc:	bd10      	pop	{r4, pc}
 80033be:	bf00      	nop
 80033c0:	20000068 	.word	0x20000068

080033c4 <initialise_monitor_handles>:
 80033c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033c8:	b085      	sub	sp, #20
 80033ca:	f8df 90b0 	ldr.w	r9, [pc, #176]	@ 800347c <initialise_monitor_handles+0xb8>
 80033ce:	f8cd 9004 	str.w	r9, [sp, #4]
 80033d2:	2303      	movs	r3, #3
 80033d4:	2400      	movs	r4, #0
 80033d6:	9303      	str	r3, [sp, #12]
 80033d8:	af01      	add	r7, sp, #4
 80033da:	9402      	str	r4, [sp, #8]
 80033dc:	2501      	movs	r5, #1
 80033de:	4628      	mov	r0, r5
 80033e0:	4639      	mov	r1, r7
 80033e2:	beab      	bkpt	0x00ab
 80033e4:	4605      	mov	r5, r0
 80033e6:	f8df 8098 	ldr.w	r8, [pc, #152]	@ 8003480 <initialise_monitor_handles+0xbc>
 80033ea:	4623      	mov	r3, r4
 80033ec:	4c20      	ldr	r4, [pc, #128]	@ (8003470 <initialise_monitor_handles+0xac>)
 80033ee:	f8c8 5000 	str.w	r5, [r8]
 80033f2:	f04f 32ff 	mov.w	r2, #4294967295
 80033f6:	f844 2033 	str.w	r2, [r4, r3, lsl #3]
 80033fa:	3301      	adds	r3, #1
 80033fc:	2b14      	cmp	r3, #20
 80033fe:	d1fa      	bne.n	80033f6 <initialise_monitor_handles+0x32>
 8003400:	f7ff ffd4 	bl	80033ac <_has_ext_stdout_stderr>
 8003404:	4d1b      	ldr	r5, [pc, #108]	@ (8003474 <initialise_monitor_handles+0xb0>)
 8003406:	b1d0      	cbz	r0, 800343e <initialise_monitor_handles+0x7a>
 8003408:	f04f 0a03 	mov.w	sl, #3
 800340c:	2304      	movs	r3, #4
 800340e:	f8cd 9004 	str.w	r9, [sp, #4]
 8003412:	2601      	movs	r6, #1
 8003414:	f8cd a00c 	str.w	sl, [sp, #12]
 8003418:	9302      	str	r3, [sp, #8]
 800341a:	4630      	mov	r0, r6
 800341c:	4639      	mov	r1, r7
 800341e:	beab      	bkpt	0x00ab
 8003420:	4683      	mov	fp, r0
 8003422:	4b15      	ldr	r3, [pc, #84]	@ (8003478 <initialise_monitor_handles+0xb4>)
 8003424:	f8cd 9004 	str.w	r9, [sp, #4]
 8003428:	f8c3 b000 	str.w	fp, [r3]
 800342c:	2308      	movs	r3, #8
 800342e:	f8cd a00c 	str.w	sl, [sp, #12]
 8003432:	9302      	str	r3, [sp, #8]
 8003434:	4630      	mov	r0, r6
 8003436:	4639      	mov	r1, r7
 8003438:	beab      	bkpt	0x00ab
 800343a:	4606      	mov	r6, r0
 800343c:	602e      	str	r6, [r5, #0]
 800343e:	682b      	ldr	r3, [r5, #0]
 8003440:	3301      	adds	r3, #1
 8003442:	bf02      	ittt	eq
 8003444:	4b0c      	ldreq	r3, [pc, #48]	@ (8003478 <initialise_monitor_handles+0xb4>)
 8003446:	681b      	ldreq	r3, [r3, #0]
 8003448:	602b      	streq	r3, [r5, #0]
 800344a:	2600      	movs	r6, #0
 800344c:	f8d8 3000 	ldr.w	r3, [r8]
 8003450:	6023      	str	r3, [r4, #0]
 8003452:	6066      	str	r6, [r4, #4]
 8003454:	f7ff ffaa 	bl	80033ac <_has_ext_stdout_stderr>
 8003458:	b130      	cbz	r0, 8003468 <initialise_monitor_handles+0xa4>
 800345a:	4b07      	ldr	r3, [pc, #28]	@ (8003478 <initialise_monitor_handles+0xb4>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8003462:	682b      	ldr	r3, [r5, #0]
 8003464:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8003468:	b005      	add	sp, #20
 800346a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800346e:	bf00      	nop
 8003470:	2000025c 	.word	0x2000025c
 8003474:	20000250 	.word	0x20000250
 8003478:	20000254 	.word	0x20000254
 800347c:	080034ee 	.word	0x080034ee
 8003480:	20000258 	.word	0x20000258

08003484 <_init>:
 8003484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003486:	bf00      	nop
 8003488:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800348a:	bc08      	pop	{r3}
 800348c:	469e      	mov	lr, r3
 800348e:	4770      	bx	lr

08003490 <_fini>:
 8003490:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003492:	bf00      	nop
 8003494:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003496:	bc08      	pop	{r3}
 8003498:	469e      	mov	lr, r3
 800349a:	4770      	bx	lr
