# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Decoder7segmentos_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/aaens/Desktop/TE2002B/Decoder7segmentos/Decoder7segmentos.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:39:06 on Feb 22,2022
# vcom -reportprogress 300 -93 -work work C:/Users/aaens/Desktop/TE2002B/Decoder7segmentos/Decoder7segmentos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Decoder7segmentos
# -- Compiling architecture ARC of Decoder7segmentos
# End time: 17:39:06 on Feb 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
 time: 17:39:04 on Feb 22,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
