-------------------------------------------------------------------
-- Automatically generated by SCALe Autoreg GenSwFlatFile module.
-------------------------------------------------------------------
-- !! WARNING !! DO NOT DELETE/EDIT PRAGMAS INSIDE THIS FILE.
-- !! WARNING !! OR JUST DOO'T MANUALLY EDIT THIS FILE AT ALL.
-------------------------------------------------------------------

----------------------------------------------------------------------------------------
-- BASE PM8005.REVID_BASE (level 1)
----------------------------------------------------------------------------------------
REVID_BASE BASE 0x00000100 revidaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.REVID_BASE.REVID (level 2)
----------------------------------------------------------------------------------------
revid MODULE OFFSET=REVID_BASE+0x00000000 MAX=REVID_BASE+0x000000FF APRE=REVID_ SPRE=REVID_ BPRE=REVID_ ABPRE=REVID_ FPRE=REVID_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x18
	SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
	VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
	VERSION BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8005.REVID1_BASE (level 1)
----------------------------------------------------------------------------------------
REVID1_BASE BASE 0x00010100 revid1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.REVID1_BASE.REVID1 (level 2)
----------------------------------------------------------------------------------------
revid1 MODULE OFFSET=REVID1_BASE+0x00000000 MAX=REVID1_BASE+0x000000FF APRE=REVID1_ SPRE=REVID1_ BPRE=REVID1_ ABPRE=REVID1_ FPRE=REVID1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	RFU BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	VARIANT BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	METAL BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ALL_LAYER BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x51
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x18
	SUBTYPE BIT[7:0]

SBL_ID_0 ADDRESS 0x0050 RW
SBL_ID_0 RESET_VALUE 0x00
	VERSION BIT[7:0]

SBL_ID_1 ADDRESS 0x0051 RW
SBL_ID_1 RESET_VALUE 0x00
	VERSION BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8005.BUS_BASE (level 1)
----------------------------------------------------------------------------------------
BUS_BASE BASE 0x00000400 busaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.BUS_BASE.BUS (level 2)
----------------------------------------------------------------------------------------
bus MODULE OFFSET=BUS_BASE+0x00000000 MAX=BUS_BASE+0x000000FF APRE=BUS_ SPRE=BUS_ BPRE=BUS_ ABPRE=BUS_ FPRE=BUS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
		INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
		INTBUS_ARB VALUE 0x02
		INTBUS_ARB_WITH_LOGGER VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	LOGGER_OK BIT[7]
		LOGGER_INACTIVE VALUE 0x0
		LOGGER_ACTIVE VALUE 0x1
	LOGGER_FULL BIT[6]
		LOGGER_NOT_FULL VALUE 0x0
		LOGGER_IS_FULL VALUE 0x1
	HALF_ENTRY BIT[5]
		FULL_ENTRIES VALUE 0x0
		LAST_HALF_ENTRY VALUE 0x1
	INTBUS_ARB_GNT BIT[3:0]

FIFO_SIZE ADDRESS 0x000B R
FIFO_SIZE RESET_VALUE 0x00
	FIFO_SIZE BIT[1:0]
		FIFO64X64 VALUE 0x0
		FIFO128X64 VALUE 0x1
		FIFO256X64 VALUE 0x2

TIMEOUT_EN ADDRESS 0x0043 RW
TIMEOUT_EN RESET_VALUE 0x80
	TIMEOUT_EN BIT[7]

TIMEOUT ADDRESS 0x0044 RW
TIMEOUT RESET_VALUE 0x3F
	TIMEOUT BIT[5:0]

LOGGER_EN ADDRESS 0x0046 RW
LOGGER_EN RESET_VALUE 0x00
	LOGGER_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

LOGGER_CTL ADDRESS 0x0050 RW
LOGGER_CTL RESET_VALUE 0x00
	PERPH_FILTER BIT[3]
		PERPH_FILTER_OFF VALUE 0x0
		PERPH_FILTER_ON VALUE 0x1
	IGNORE_TIMESTAMP BIT[2]
		LOG_TIMESTAMP VALUE 0x0
		IGNORE_TIMESTAMP VALUE 0x1
	IGNORE_READS BIT[1]
		LOG_READS_AND_WRITES VALUE 0x0
		LOG_WRITES_ONLY VALUE 0x1
	WRAP BIT[0]
		NO_WRAP VALUE 0x0
		WRAP VALUE 0x1

LOGGER_PID ADDRESS 0x0052 RW
LOGGER_PID RESET_VALUE 0x00
	LOGGER_PID BIT[7:0]

LOGGER_SID ADDRESS 0x0053 RW
LOGGER_SID RESET_VALUE 0x00
	LOGGER_SID BIT[1:0]

MEM_INTF_ADDR ADDRESS 0x0054 RW
MEM_INTF_ADDR RESET_VALUE 0x00
	MEM_INTF_ADDR BIT[7:0]

CAPTURE_INC ADDRESS 0x0056 W
CAPTURE_INC RESET_VALUE 0x00
	CAPTURE_INC BIT[0]
		CAPTURE_AND_INC VALUE 0x1

MEM_INTF_DATA0 ADDRESS 0x0058 RW
MEM_INTF_DATA0 RESET_VALUE 0x00
	MEM_INTF_DATA0 BIT[7:0]

MEM_INTF_DATA1 ADDRESS 0x0059 RW
MEM_INTF_DATA1 RESET_VALUE 0x00
	MEM_INTF_DATA1 BIT[7:0]

MEM_INTF_DATA2 ADDRESS 0x005A RW
MEM_INTF_DATA2 RESET_VALUE 0x00
	MEM_INTF_DATA2 BIT[7:0]

MEM_INTF_DATA3 ADDRESS 0x005B RW
MEM_INTF_DATA3 RESET_VALUE 0x00
	MEM_INTF_DATA3 BIT[7:0]

MEM_INTF_DATA4 ADDRESS 0x005C RW
MEM_INTF_DATA4 RESET_VALUE 0x00
	MEM_INTF_DATA4 BIT[7:0]

MEM_INTF_DATA5 ADDRESS 0x005D RW
MEM_INTF_DATA5 RESET_VALUE 0x00
	MEM_INTF_DATA5 BIT[7:0]

MEM_INTF_DATA6 ADDRESS 0x005E RW
MEM_INTF_DATA6 RESET_VALUE 0x00
	MEM_INTF_DATA6 BIT[7:0]

MEM_INTF_DATA7 ADDRESS 0x005F RW
MEM_INTF_DATA7 RESET_VALUE 0x00
	MEM_INTF_DATA7 BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8005.INT_BASE (level 1)
----------------------------------------------------------------------------------------
INT_BASE BASE 0x00000500 intaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.INT_BASE.INT (level 2)
----------------------------------------------------------------------------------------
int MODULE OFFSET=INT_BASE+0x00000000 MAX=INT_BASE+0x000000FF APRE=INT_ SPRE=INT_ BPRE=INT_ ABPRE=INT_ FPRE=INT_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x05
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0A
	TYPE BIT[7:0]
		INTERRUPT VALUE 0x0A

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		PNP_INTERRUPT VALUE 0x01
		PIN_INTERRUPT VALUE 0x02
		PNP_AND_PIN_INTERRUPT VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	IRQ_STATUS BIT[2]
		NO_INT_CLOCK_REQ VALUE 0x0
		INT_CLOCK_REQUESTED VALUE 0x1
	CLK_REQ BIT[1]
		NO_CLOCK_REQ VALUE 0x0
		CLOCK_REQUESTED VALUE 0x1
	SEND_REQ BIT[0]
		NO_SEND_REQ VALUE 0x0
		SEND_REQUESTED VALUE 0x1

STATUS2 ADDRESS 0x0009 R
STATUS2 RESET_VALUE 0x00
	LAST_WINNER BIT[7:0]

INT_RESEND_ALL ADDRESS 0x0040 W
INT_RESEND_ALL RESET_VALUE 0x00
	INT_RESEND_ALL BIT[0]
		RESEND_ALL VALUE 0x1

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x00
	INTR_EN BIT[7]
		PERIPHERAL_DISABLED VALUE 0x0
		PERIPHERAL_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.SPMI_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_BASE BASE 0x00000600 spmiaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.SPMI_BASE.SPMI (level 2)
----------------------------------------------------------------------------------------
spmi MODULE OFFSET=SPMI_BASE+0x00000000 MAX=SPMI_BASE+0x000000FF APRE=SPMI_ SPRE=SPMI_ BPRE=SPMI_ ABPRE=SPMI_ FPRE=SPMI_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x07
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0B
	TYPE BIT[7:0]
		INTERFACE VALUE 0x0B

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		SPMI_ONLY VALUE 0x01
		SPMI_I2C VALUE 0x05

ERROR_SYNDROME ADDRESS 0x0008 R
ERROR_SYNDROME RESET_VALUE 0x00
	ERROR_SYNDROME BIT[7:0]

ERROR_DATA ADDRESS 0x000B R
ERROR_DATA RESET_VALUE 0x00
	ERROR_DATA BIT[7:0]

ERROR_ADDR_LO ADDRESS 0x000C R
ERROR_ADDR_LO RESET_VALUE 0x00
	ERROR_ADDR_LO BIT[7:0]

ERROR_ADDR_MD ADDRESS 0x000D R
ERROR_ADDR_MD RESET_VALUE 0x00
	ERROR_ADDR_MD BIT[7:0]

ERROR_ADDR_HI ADDRESS 0x000E R
ERROR_ADDR_HI RESET_VALUE 0x00
	ERROR_ADDR_HI BIT[3:0]

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	SPMI_INT_RT_STS BIT[0]

INT_SET_TYPE ADDRESS 0x0011 R
INT_SET_TYPE RESET_VALUE 0x01
	SPMI_INT_TYPE BIT[0]

INT_POLARITY_HIGH ADDRESS 0x0012 R
INT_POLARITY_HIGH RESET_VALUE 0x01
	SPMI_INT_HIGH BIT[0]

INT_POLARITY_LOW ADDRESS 0x0013 R
INT_POLARITY_LOW RESET_VALUE 0x00
	SPMI_INT_LOW BIT[0]

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SPMI_INT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SPMI_INT_EN_SET BIT[0]

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SPMI_INT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	SPMI_INT_LATCHED_STS BIT[0]

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	SPMI_INT_PENDING_STS BIT[0]

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]

SPMI_BUF_CFG ADDRESS 0x0040 RW
SPMI_BUF_CFG RESET_VALUE 0x01
	BUFFER_STRENGTH BIT[1:0]
		LOW10PF VALUE 0x0
		MID20PF VALUE 0x1
		HIGH40PF VALUE 0x2
		VERYHIGH50PF VALUE 0x3

SSC_DETECT_CFG ADDRESS 0x0041 RW
SSC_DETECT_CFG RESET_VALUE 0x00
	SSC_DETECT_CFG BIT[2:0]
		WINDOW_DISABLED_Q1_DELAY_ENABLED VALUE 0x0
		WINDOW_DISABLED_Q1_DELAY_DISABLED VALUE 0x1
		WINDOW_ENABLED_Q1_DELAY_ENABLED VALUE 0x2
		WINDOW_ENABLED_Q1_DELAY_DISABLED VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8005.PON_BASE (level 1)
----------------------------------------------------------------------------------------
PON_BASE BASE 0x00000800 ponaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.PON_BASE.PON (level 2)
----------------------------------------------------------------------------------------
pon MODULE OFFSET=PON_BASE+0x00000000 MAX=PON_BASE+0x000000FF APRE=PON_ SPRE=PON_ BPRE=PON_ ABPRE=PON_ FPRE=PON_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x01
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x01
	TYPE BIT[7:0]
		PON VALUE 0x01

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x05
	SUBTYPE BIT[7:0]
		PON_PRIMARY VALUE 0x01
		PON_SECONDARY VALUE 0x02
		PON_1REG VALUE 0x03
		PON_GEN2_PRIMARY VALUE 0x04
		PON_GEN2_SECONDARY VALUE 0x05

PON_PBL_STATUS ADDRESS 0x0007 R
PON_PBL_STATUS RESET_VALUE 0xX0
	DVDD_RB_OCCURRED BIT[7]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1
	XVDD_RB_OCCURRED BIT[6]
		NO_RESET VALUE 0x0
		RESET_OCCURRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	K_R_BARK BIT[5]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_BARK BIT[4]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	RESIN_ON BIT[1]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	K_R_BARK BIT[5]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_BARK BIT[4]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_BARK BIT[3]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	CBLPWR_ON BIT[2]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	RESIN_ON BIT[1]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1
	KPDPWR_ON BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
	PMIC_WD_BARK BIT[6]
	K_R_BARK BIT[5]
	RESIN_BARK BIT[4]
	KPDPWR_BARK BIT[3]
	CBLPWR_ON BIT[2]
	RESIN_ON BIT[1]
	KPDPWR_ON BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	SOFT_RESET_OCCURED BIT[7]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	K_R_BARK BIT[5]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_BARK BIT[4]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_BARK BIT[3]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	CBLPWR_ON BIT[2]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	RESIN_ON BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	KPDPWR_ON BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_RECEIVED VALUE 0x0
		INTERRUPT_RECEIVED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0xXX
	SOFT_RESET_OCCURED BIT[7]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	PMIC_WD_BARK BIT[6]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	K_R_BARK BIT[5]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_BARK BIT[4]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_BARK BIT[3]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	CBLPWR_ON BIT[2]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	RESIN_ON BIT[1]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1
	KPDPWR_ON BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

KPDPWR_N_RESET_S1_TIMER ADDRESS 0x0040 RW
KPDPWR_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

KPDPWR_N_RESET_S2_TIMER ADDRESS 0x0041 RW
KPDPWR_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

KPDPWR_N_RESET_S2_CTL ADDRESS 0x0042 RW
KPDPWR_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

KPDPWR_N_RESET_S2_CTL2 ADDRESS 0x0043 RW
KPDPWR_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_N_RESET_S1_TIMER ADDRESS 0x0044 RW
RESIN_N_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_N_RESET_S2_TIMER ADDRESS 0x0045 RW
RESIN_N_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_N_RESET_S2_CTL ADDRESS 0x0046 RW
RESIN_N_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_N_RESET_S2_CTL2 ADDRESS 0x0047 RW
RESIN_N_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

RESIN_AND_KPDPWR_RESET_S1_TIMER ADDRESS 0x0048 RW
RESIN_AND_KPDPWR_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_TIMER ADDRESS 0x0049 RW
RESIN_AND_KPDPWR_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

RESIN_AND_KPDPWR_RESET_S2_CTL ADDRESS 0x004A RW
RESIN_AND_KPDPWR_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

RESIN_AND_KPDPWR_RESET_S2_CTL2 ADDRESS 0x004B RW
RESIN_AND_KPDPWR_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP2_RESET_S1_TIMER ADDRESS 0x004C RW
GP2_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP2_RESET_S2_TIMER ADDRESS 0x004D RW
GP2_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP2_RESET_S2_CTL ADDRESS 0x004E RW
GP2_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP2_RESET_S2_CTL2 ADDRESS 0x004F RW
GP2_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

GP1_RESET_S1_TIMER ADDRESS 0x0050 RW
GP1_RESET_S1_TIMER RESET_VALUE 0x0F
	S1_TIMER BIT[3:0]
		MS_0 VALUE 0x0
		MS_32 VALUE 0x1
		MS_56 VALUE 0x2
		MS_80 VALUE 0x3
		MS_128 VALUE 0x4
		MS_184 VALUE 0x5
		MS_272 VALUE 0x6
		MS_408 VALUE 0x7
		MS_608 VALUE 0x8
		MS_904 VALUE 0x9
		MS_1352 VALUE 0xA
		MS_2048 VALUE 0xB
		MS_3072 VALUE 0xC
		MS_4480 VALUE 0xD
		MS_6720 VALUE 0xE
		MS_10256 VALUE 0xF

GP1_RESET_S2_TIMER ADDRESS 0x0051 RW
GP1_RESET_S2_TIMER RESET_VALUE 0x07
	S2_TIMER BIT[2:0]
		MS_0 VALUE 0x0
		MS_10 VALUE 0x1
		MS_50 VALUE 0x2
		MS_100 VALUE 0x3
		MS_250 VALUE 0x4
		MS_500 VALUE 0x5
		S_1 VALUE 0x6
		S_2 VALUE 0x7

GP1_RESET_S2_CTL ADDRESS 0x0052 RW
GP1_RESET_S2_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		WARM_RESET_AND_DVDD_SHUTDOWN VALUE 0xA
		WARM_RESET_AND_XVDD_SHUTDOWN VALUE 0xB
		WARM_RESET_AND_SHUTDOWN VALUE 0xC
		WARM_RESET_THEN_HARD_RESET VALUE 0xD
		WARM_RESET_THEN_DVDD_HARD_RESET VALUE 0xE
		WARM_RESET_THEN_XVDD_HARD_RESET VALUE 0xF

GP1_RESET_S2_CTL2 ADDRESS 0x0053 RW
GP1_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_S1_TIMER ADDRESS 0x0054 RW
PMIC_WD_RESET_S1_TIMER RESET_VALUE 0x1F
	S1_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_TIMER ADDRESS 0x0055 RW
PMIC_WD_RESET_S2_TIMER RESET_VALUE 0x01
	S2_TIMER BIT[6:0]
		SEC_0 VALUE 0x00
		SEC_1 VALUE 0x01
		SEC_2 VALUE 0x02
		SEC_3 VALUE 0x03
		SEC_4 VALUE 0x04
		SEC_5 VALUE 0x05
		SEC_6 VALUE 0x06
		SEC_7 VALUE 0x07
		SEC_8 VALUE 0x08
		SEC_9 VALUE 0x09
		SEC_10 VALUE 0x0A
		SEC_11 VALUE 0x0B
		SEC_12 VALUE 0x0C
		SEC_13 VALUE 0x0D
		SEC_14 VALUE 0x0E
		SEC_15 VALUE 0x0F
		SEC_16 VALUE 0x10
		SEC_17 VALUE 0x11
		SEC_18 VALUE 0x12
		SEC_19 VALUE 0x13
		SEC_20 VALUE 0x14
		SEC_21 VALUE 0x15
		SEC_22 VALUE 0x16
		SEC_23 VALUE 0x17
		SEC_24 VALUE 0x18
		SEC_25 VALUE 0x19
		SEC_26 VALUE 0x1A
		SEC_27 VALUE 0x1B
		SEC_28 VALUE 0x1C
		SEC_29 VALUE 0x1D
		SEC_30 VALUE 0x1E
		SEC_31 VALUE 0x1F
		SEC_32 VALUE 0x20
		SEC_33 VALUE 0x21
		SEC_34 VALUE 0x22
		SEC_35 VALUE 0x23
		SEC_36 VALUE 0x24
		SEC_37 VALUE 0x25
		SEC_38 VALUE 0x26
		SEC_39 VALUE 0x27
		SEC_40 VALUE 0x28
		SEC_41 VALUE 0x29
		SEC_42 VALUE 0x2A
		SEC_43 VALUE 0x2B
		SEC_44 VALUE 0x2C
		SEC_45 VALUE 0x2D
		SEC_46 VALUE 0x2E
		SEC_47 VALUE 0x2F
		SEC_48 VALUE 0x30
		SEC_49 VALUE 0x31
		SEC_50 VALUE 0x32
		SEC_51 VALUE 0x33
		SEC_52 VALUE 0x34
		SEC_53 VALUE 0x35
		SEC_54 VALUE 0x36
		SEC_55 VALUE 0x37
		SEC_56 VALUE 0x38
		SEC_57 VALUE 0x39
		SEC_58 VALUE 0x3A
		SEC_59 VALUE 0x3B
		SEC_60 VALUE 0x3C
		SEC_61 VALUE 0x3D
		SEC_62 VALUE 0x3E
		SEC_63 VALUE 0x3F
		SEC_64 VALUE 0x40
		SEC_65 VALUE 0x41
		SEC_66 VALUE 0x42
		SEC_67 VALUE 0x43
		SEC_68 VALUE 0x44
		SEC_69 VALUE 0x45
		SEC_70 VALUE 0x46
		SEC_71 VALUE 0x47
		SEC_72 VALUE 0x48
		SEC_73 VALUE 0x49
		SEC_74 VALUE 0x4A
		SEC_75 VALUE 0x4B
		SEC_76 VALUE 0x4C
		SEC_77 VALUE 0x4D
		SEC_78 VALUE 0x4E
		SEC_79 VALUE 0x4F
		SEC_80 VALUE 0x50
		SEC_81 VALUE 0x51
		SEC_82 VALUE 0x52
		SEC_83 VALUE 0x53
		SEC_84 VALUE 0x54
		SEC_85 VALUE 0x55
		SEC_86 VALUE 0x56
		SEC_87 VALUE 0x57
		SEC_88 VALUE 0x58
		SEC_89 VALUE 0x59
		SEC_90 VALUE 0x5A
		SEC_91 VALUE 0x5B
		SEC_92 VALUE 0x5C
		SEC_93 VALUE 0x5D
		SEC_94 VALUE 0x5E
		SEC_95 VALUE 0x5F
		SEC_96 VALUE 0x60
		SEC_97 VALUE 0x61
		SEC_98 VALUE 0x62
		SEC_99 VALUE 0x63
		SEC_100 VALUE 0x64
		SEC_101 VALUE 0x65
		SEC_102 VALUE 0x66
		SEC_103 VALUE 0x67
		SEC_104 VALUE 0x68
		SEC_105 VALUE 0x69
		SEC_106 VALUE 0x6A
		SEC_107 VALUE 0x6B
		SEC_108 VALUE 0x6C
		SEC_109 VALUE 0x6D
		SEC_110 VALUE 0x6E
		SEC_111 VALUE 0x6F
		SEC_112 VALUE 0x70
		SEC_113 VALUE 0x71
		SEC_114 VALUE 0x72
		SEC_115 VALUE 0x73
		SEC_116 VALUE 0x74
		SEC_117 VALUE 0x75
		SEC_118 VALUE 0x76
		SEC_119 VALUE 0x77
		SEC_120 VALUE 0x78
		SEC_121 VALUE 0x79
		SEC_122 VALUE 0x7A
		SEC_123 VALUE 0x7B
		SEC_124 VALUE 0x7C
		SEC_125 VALUE 0x7D
		SEC_126 VALUE 0x7E
		SEC_127 VALUE 0x7F

PMIC_WD_RESET_S2_CTL ADDRESS 0x0056 RW
PMIC_WD_RESET_S2_CTL RESET_VALUE 0x06
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		RESERVED10 VALUE 0xA
		RESERVED11 VALUE 0xB
		RESERVED12 VALUE 0xC
		RESERVED13 VALUE 0xD
		RESERVED14 VALUE 0xE
		RESERVED15 VALUE 0xF

PMIC_WD_RESET_S2_CTL2 ADDRESS 0x0057 RW
PMIC_WD_RESET_S2_CTL2 RESET_VALUE 0x00
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PMIC_WD_RESET_PET ADDRESS 0x0058 W
PMIC_WD_RESET_PET RESET_VALUE 0x00
	WATCHDOG_PET BIT[0]
		NOP_WD VALUE 0x0
		PET_WD VALUE 0x1

PS_HOLD_RESET_CTL ADDRESS 0x005A RW
PS_HOLD_RESET_CTL RESET_VALUE 0x04
	RESET_TYPE BIT[3:0]
		RESERVED0 VALUE 0x0
		WARM_RESET VALUE 0x1
		IMMEDIATE_XVDD_SHUTDOWN VALUE 0x2
		RESERVED3 VALUE 0x3
		SHUTDOWN VALUE 0x4
		DVDD_SHUTDOWN VALUE 0x5
		XVDD_SHUTDOWN VALUE 0x6
		HARD_RESET VALUE 0x7
		DVDD_HARD_RESET VALUE 0x8
		XVDD_HARD_RESET VALUE 0x9
		RESERVED10 VALUE 0xA
		RESERVED11 VALUE 0xB
		RESERVED12 VALUE 0xC
		RESERVED13 VALUE 0xD
		RESERVED14 VALUE 0xE
		RESERVED15 VALUE 0xF

PS_HOLD_RESET_CTL2 ADDRESS 0x005B RW
PS_HOLD_RESET_CTL2 RESET_VALUE 0x80
	S2_RESET_EN BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

PULL_CTL ADDRESS 0x0070 RW
PULL_CTL RESET_VALUE 0x0F
	PON1_PD_EN BIT[3]
		PD_DISABLED VALUE 0x0
		PD_ENABLED VALUE 0x1
	CBLPWR_N_PU_EN BIT[2]
		PU_DISABLED VALUE 0x0
		PU_ENABLED VALUE 0x1
	KPDPWR_N_PU_EN BIT[1]
		PU_DISABLED VALUE 0x0
		PU_ENABLED VALUE 0x1
	RESIN_N_PU_EN BIT[0]
		PU_DISABLED VALUE 0x0
		PU_ENABLED VALUE 0x1

DEBOUNCE_CTL ADDRESS 0x0071 RW
DEBOUNCE_CTL RESET_VALUE 0x05
	DEBOUNCE BIT[3:0]
		MS_0P06 VALUE 0x0
		MS_0P12 VALUE 0x1
		MS_0P24 VALUE 0x2
		MS_0P49 VALUE 0x3
		MS_0P98 VALUE 0x4
		MS_2P0 VALUE 0x5
		MS_3P9 VALUE 0x6
		MS_7P8 VALUE 0x7
		MS_15P6 VALUE 0x8
		MS_31P2 VALUE 0x9
		MS_62P5 VALUE 0xA
		MS_125 VALUE 0xB
		MS_250 VALUE 0xC
		RESERVED1 VALUE 0xD
		RESERVED2 VALUE 0xE
		RESERVED3 VALUE 0xF

RESET_S3_SRC ADDRESS 0x0074 RW
RESET_S3_SRC RESET_VALUE 0x01
	RESET_S3_SOURCE BIT[1:0]
		KPDPWR_N VALUE 0x0
		RESIN_N VALUE 0x1
		KPDPWR_AND_RESIN VALUE 0x2
		KPDPWR_OR_RESIN VALUE 0x3

RESET_S3_TIMER ADDRESS 0x0075 RW
RESET_S3_TIMER RESET_VALUE 0x04
	S3_TIMER BIT[2:0]
		IMMEDIATE VALUE 0x0
		SEC_2 VALUE 0x1
		SEC_4 VALUE 0x2
		SEC_8 VALUE 0x3
		SEC_16 VALUE 0x4
		SEC_32 VALUE 0x5
		SEC_64 VALUE 0x6
		SEC_128 VALUE 0x7

SMPL_CTL ADDRESS 0x007F RW
SMPL_CTL RESET_VALUE 0x00
	SMPL_EN BIT[7]
		SMPL_DISABLE VALUE 0x0
		SMPL_ENABLED VALUE 0x1

PON_TRIGGER_EN ADDRESS 0x0080 RW
PON_TRIGGER_EN RESET_VALUE 0x20
	KPDPWR_N BIT[7]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	CBLPWR_N BIT[6]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	PON1 BIT[5]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	USB_CHG BIT[4]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	DC_CHG BIT[3]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1
	RTC BIT[2]
		DISABLED VALUE 0x0
		ENABLED VALUE 0x1

UVLO_RB_STATUS ADDRESS 0x0085 R
UVLO_RB_STATUS RESET_VALUE 0xX0
	UVLO_RB BIT[7]
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1

OVLO_RB_STATUS ADDRESS 0x0087 R
OVLO_RB_STATUS RESET_VALUE 0xX0
	OVLO_RB BIT[7]
		DEASSERTED VALUE 0x0
		ASSERTED VALUE 0x1

PERPH_RB_SPARE ADDRESS 0x008C RW
PERPH_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

DVDD_RB_SPARE ADDRESS 0x008D RW
DVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

XVDD_RB_SPARE ADDRESS 0x008E RW
XVDD_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

SOFT_RB_SPARE ADDRESS 0x008F RW
SOFT_RB_SPARE RESET_VALUE 0x00
	SPARE BIT[7:0]

PS_HOLD_STATUS ADDRESS 0x009A R
PS_HOLD_STATUS RESET_VALUE 0xX0
	PS_HOLD BIT[7]
		ASSERTED VALUE 0x0
		DEASSERTED VALUE 0x1

PON_REASON1 ADDRESS 0x00C0 R
PON_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	CBLPWR_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PON1 BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	USB_CHG BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	DC_CHG BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	RTC BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	SMPL BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	HARD_RESET BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

WARM_RESET_REASON1 ADDRESS 0x00C2 R
WARM_RESET_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

ON_REASON ADDRESS 0x00C4 R
ON_REASON RESET_VALUE 0xX0
	PON_SEQ BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	WARM_SEQ BIT[6]
		TRIGGER_RECEIVED VALUE 0x1

POFF_REASON1 ADDRESS 0x00C5 R
POFF_REASON1 RESET_VALUE 0xXX
	KPDPWR_N BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESIN_N BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	KPDPWR_AND_RESIN BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	GP2 BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP1 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	PMIC_WD BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	PS_HOLD BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

OFF_REASON ADDRESS 0x00C7 R
OFF_REASON RESET_VALUE 0xXX
	POFF_SEQ BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	FAULT_SEQ BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	S3_RESET BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	IMMEDIATE_XVDD_SHUTDOWN BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	RAW_DVDD_RB_OCCURED BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	RAW_XVDD_RB_OCCURED BIT[2]
		TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON1 ADDRESS 0x00C8 R
FAULT_REASON1 RESET_VALUE 0xXX
	AVDD_RB BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	UVLO BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	OVLO BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	MBG_FAULT BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT3 BIT[3]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT2 BIT[2]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT1 BIT[1]
		TRIGGER_RECEIVED VALUE 0x1
	GP_FAULT0 BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

FAULT_REASON2 ADDRESS 0x00C9 R
FAULT_REASON2 RESET_VALUE 0xXX
	OTST3 BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	RESTART_PON BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_NACK BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_WATCHDOG_TO BIT[4]
		TRIGGER_RECEIVED VALUE 0x1
	FAULT_N BIT[3]
		TRIGGER_RECEIVED VALUE 0x1

S3_RESET_REASON ADDRESS 0x00CA R
S3_RESET_REASON RESET_VALUE 0xX0
	KPDPWR_ANDOR_RESIN BIT[7]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_NACK BIT[6]
		TRIGGER_RECEIVED VALUE 0x1
	PBS_WATCHDOG_TO BIT[5]
		TRIGGER_RECEIVED VALUE 0x1
	FAULT_N BIT[4]
		TRIGGER_RECEIVED VALUE 0x1

SOFT_RESET_REASON1 ADDRESS 0x00CB R
SOFT_RESET_REASON1 RESET_VALUE 0x0X
	SOFT BIT[0]
		TRIGGER_RECEIVED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.MISC_BASE (level 1)
----------------------------------------------------------------------------------------
MISC_BASE BASE 0x00000900 miscaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.MISC_BASE.MISC (level 2)
----------------------------------------------------------------------------------------
misc MODULE OFFSET=MISC_BASE+0x00000000 MAX=MISC_BASE+0x000000FF APRE=MISC_ SPRE=MISC_ BPRE=MISC_ ABPRE=MISC_ FPRE=MISC_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x14
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1F
	SUBTYPE BIT[7:0]

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x0X
	DTEST BIT[3:0]

DTEST_DRV_CTL ADDRESS 0x0043 RW
DTEST_DRV_CTL RESET_VALUE 0x00
	DTEST4_DRV_EN BIT[3]
		DTEST4_DRV_DISABLED VALUE 0x0
		DTEST4_DRV_ENABLED VALUE 0x1
	DTEST3_DRV_EN BIT[2]
		DTEST3_DRV_DISABLED VALUE 0x0
		DTEST3_DRV_ENABLED VALUE 0x1
	DTEST2_DRV_EN BIT[1]
		DTEST2_DRV_DISABLED VALUE 0x0
		DTEST2_DRV_ENABLED VALUE 0x1
	DTEST1_DRV_EN BIT[0]
		DTEST1_DRV_DISABLED VALUE 0x0
		DTEST1_DRV_ENABLED VALUE 0x1

DTEST_DRV_VAL ADDRESS 0x0044 RW
DTEST_DRV_VAL RESET_VALUE 0x00
	DTEST4_VAL BIT[3]
		DTEST4_VAL_LOW VALUE 0x0
		DTEST4_VAL_HIGH VALUE 0x1
	DTEST3_VAL BIT[2]
		DTEST3_VAL_LOW VALUE 0x0
		DTEST3_VAL_HIGH VALUE 0x1
	DTEST2_VAL BIT[1]
		DTEST2_VAL_LOW VALUE 0x0
		DTEST2_VAL_HIGH VALUE 0x1
	DTEST1_VAL BIT[0]
		DTEST1_VAL_LOW VALUE 0x0
		DTEST1_VAL_HIGH VALUE 0x1

MISC_CTL2 ADDRESS 0x0045 RW
MISC_CTL2 RESET_VALUE 0x00
	MISC_CTL2 BIT[3:0]

SEC_ACCESS ADDRESS 0x00D0 RW
SEC_ACCESS RESET_VALUE 0x00
	SEC_UNLOCK BIT[7:0]

----------------------------------------------------------------------------------------
-- BASE PM8005.TEMP_ALARM_BASE (level 1)
----------------------------------------------------------------------------------------
TEMP_ALARM_BASE BASE 0x00002400 temp_alarmaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.TEMP_ALARM_BASE.TEMP_ALARM (level 2)
----------------------------------------------------------------------------------------
temp_alarm MODULE OFFSET=TEMP_ALARM_BASE+0x00000000 MAX=TEMP_ALARM_BASE+0x000000FF APRE=TEMP_ALARM_ SPRE=TEMP_ALARM_ BPRE=TEMP_ALARM_ ABPRE=TEMP_ALARM_ FPRE=TEMP_ALARM_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x09
	TYPE BIT[7:0]
		ALARM VALUE 0x09

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x09
	SUBTYPE BIT[7:0]
		TEMP_GEN2 VALUE 0x09

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	TEMP_ALARM_OK BIT[7]
		TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_ENABLED VALUE 0x1
	TEMP_ALARM_FSM_STATE BIT[6:4]
		STATE_0 VALUE 0x0
		STATE_1A VALUE 0x1
		STATE_1B VALUE 0x2
		STATE_2A VALUE 0x3
		STATE_2B VALUE 0x4
		STATE_3 VALUE 0x5
	ST3_SHUTDOWN_STS BIT[3]
		NO_EVENT VALUE 0x0
		ST3_EVENT_OCCURRED VALUE 0x1
	ST2_SHUTDOWN_STS BIT[2]
		NO_EVENT VALUE 0x0
		ST2_EVENT_OCCURRED VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	TEMP_ALARM_RT_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	TEMP_ALARM_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	TEMP_ALARM_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	TEMP_ALARM_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	TEMP_ALARM_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	TEMP_ALARM_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	TEMP_ALARM_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	TEMP_ALARM_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

SHUTDOWN_CTL1 ADDRESS 0x0040 RW
SHUTDOWN_CTL1 RESET_VALUE 0x09
	OVRD_ST3_EN BIT[7]
		NO_ST3_OVERRIDE VALUE 0x0
		OVERTEMP_ST3_SHUTDOWN_BLOCKED VALUE 0x1
	OVRD_ST2_EN BIT[6]
		NO_ST2_OVERRIDE VALUE 0x0
		OVERTEMP_ST2_SHUTDOWN_BLOCKED VALUE 0x1
	TEMP_ALARM_CLK_RATE BIT[3:2]
		TEMP_ALARM_CLK_RATE_0 VALUE 0x0
		TEMP_ALARM_CLK_RATE_1 VALUE 0x1
		TEMP_ALARM_CLK_RATE_2 VALUE 0x2
		TEMP_ALARM_CLK_RATE_3 VALUE 0x3
	TEMP_THRESH_CNTRL BIT[1:0]
		THRESH_105C_125C_145C VALUE 0x0
		THRESH_110C_130C_150C VALUE 0x1
		THRESH_115C_135C_155C VALUE 0x2
		THRESH_120C_140C_160C VALUE 0x3

SHUTDOWN_CTL2 ADDRESS 0x0042 W
SHUTDOWN_CTL2 RESET_VALUE 0x00
	ST3_SHUTDOWN_CLR BIT[7]
	ST2_SHUTDOWN_CLR BIT[6]

EN_CTL1 ADDRESS 0x0046 RW
EN_CTL1 RESET_VALUE 0x01
	TEMP_ALARM_EN BIT[7]
		TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_FORCED_ON VALUE 0x1
	FOLLOW_TEMP_ALARM_HW_EN BIT[0]
		FOLLOW_HW_TEMP_ALARM_DISABLED VALUE 0x0
		TEMP_ALARM_FOLLOWS_HW_EN VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.MBG1_BASE (level 1)
----------------------------------------------------------------------------------------
MBG1_BASE BASE 0x00002C00 mbg1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.MBG1_BASE.MBG1 (level 2)
----------------------------------------------------------------------------------------
mbg1 MODULE OFFSET=MBG1_BASE+0x00000000 MAX=MBG1_BASE+0x000000FF APRE=MBG1_ SPRE=MBG1_ BPRE=MBG1_ ABPRE=MBG1_ FPRE=MBG1_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x01
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x0E
	TYPE BIT[7:0]
		MBG VALUE 0x0E

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x03
	SUBTYPE BIT[7:0]
		MBG_GEN2 VALUE 0x03

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xX0
	MBG_OK BIT[7]
		MBG_NOT_OK VALUE 0x0
		MBG_IS_OK VALUE 0x1

MODE_CTRL ADDRESS 0x0044 RW
MODE_CTRL RESET_VALUE 0xE0
	STARTUP_EN BIT[7]
	CC_EN BIT[6]
		CC_DISABLED VALUE 0x0
		CC_ENABLED VALUE 0x1
	TEMP_COMP_OFFSET_EN BIT[5]
	MBG_OK_DELAY BIT[4]

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	MBG_EN BIT[7]

----------------------------------------------------------------------------------------
-- BASE PM8005.VDDGEN_BASE (level 1)
----------------------------------------------------------------------------------------
VDDGEN_BASE BASE 0x00003C00 vddgenaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.VDDGEN_BASE.VDDGEN (level 2)
----------------------------------------------------------------------------------------
vddgen MODULE OFFSET=VDDGEN_BASE+0x00000000 MAX=VDDGEN_BASE+0x000000FF APRE=VDDGEN_ SPRE=VDDGEN_ BPRE=VDDGEN_ ABPRE=VDDGEN_ FPRE=VDDGEN_

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0x00
	AVDD_RB BIT[7]
	AVDD_ENABLE BIT[6]
	PVDD_RB BIT[4]
	HPM_OK BIT[3]

AUTO_TRIM_STATUS ADDRESS 0x000A R
AUTO_TRIM_STATUS RESET_VALUE 0x00
	TRIM_COMP BIT[7]

ONE_REG_CTL ADDRESS 0x0042 RW
ONE_REG_CTL RESET_VALUE 0x60
	MODE_CTRL BIT[7:6]
		LPM VALUE 0x0
		AUTOM VALUE 0x1
		HPM1 VALUE 0x2
		HPM2 VALUE 0x3
	REF_OVR BIT[5]
		AUTO VALUE 0x0
		FORCE_MINI_BG VALUE 0x1
	CORE_LEVEL_DVDD_SRC_CTRL BIT[4:3]
		DVDD_SRC_FROM_LDO VALUE 0x0
		DVDD_SRC_FROM_SMPS VALUE 0x1
		DVDD_SRC_FROM_DVDDREG VALUE 0x2
		DVDD_SRC_FROM_DVDDREG1 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8005.CLK_DIST_BASE (level 1)
----------------------------------------------------------------------------------------
CLK_DIST_BASE BASE 0x00005900 clk_distaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.CLK_DIST_BASE.CLK_DIST (level 2)
----------------------------------------------------------------------------------------
clk_dist MODULE OFFSET=CLK_DIST_BASE+0x00000000 MAX=CLK_DIST_BASE+0x000000FF APRE=CLK_DIST_ SPRE=CLK_DIST_ BPRE=CLK_DIST_ ABPRE=CLK_DIST_ FPRE=CLK_DIST_

----------------------------------------------------------------------------------------
-- BASE PM8005.PBS_CORE_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CORE_BASE BASE 0x00007000 pbs_coreaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.PBS_CORE_BASE.PBS_CORE (level 2)
----------------------------------------------------------------------------------------
pbs_core MODULE OFFSET=PBS_CORE_BASE+0x00000000 MAX=PBS_CORE_BASE+0x000000FF APRE=PBS_CORE_ SPRE=PBS_CORE_ BPRE=PBS_CORE_ ABPRE=PBS_CORE_ FPRE=PBS_CORE_

----------------------------------------------------------------------------------------
-- BASE PM8005.PBS_CLIENT0_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT0_BASE BASE 0x00007100 pbs_client0addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.PBS_CLIENT0_BASE.PBS_CLIENT0 (level 2)
----------------------------------------------------------------------------------------
pbs_client0 MODULE OFFSET=PBS_CLIENT0_BASE+0x00000000 MAX=PBS_CLIENT0_BASE+0x000000FF APRE=PBS_CLIENT0_ SPRE=PBS_CLIENT0_ BPRE=PBS_CLIENT0_ ABPRE=PBS_CLIENT0_ FPRE=PBS_CLIENT0_

----------------------------------------------------------------------------------------
-- BASE PM8005.PBS_CLIENT1_BASE (level 1)
----------------------------------------------------------------------------------------
PBS_CLIENT1_BASE BASE 0x00007200 pbs_client1addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.PBS_CLIENT1_BASE.PBS_CLIENT1 (level 2)
----------------------------------------------------------------------------------------
pbs_client1 MODULE OFFSET=PBS_CLIENT1_BASE+0x00000000 MAX=PBS_CLIENT1_BASE+0x000000FF APRE=PBS_CLIENT1_ SPRE=PBS_CLIENT1_ BPRE=PBS_CLIENT1_ ABPRE=PBS_CLIENT1_ FPRE=PBS_CLIENT1_

----------------------------------------------------------------------------------------
-- BASE PM8005.GPIO01_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO01_BASE BASE 0x0000C000 gpio01addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.GPIO01_BASE.GPIO01 (level 2)
----------------------------------------------------------------------------------------
gpio01 MODULE OFFSET=GPIO01_BASE+0x00000000 MAX=GPIO01_BASE+0x000000FF APRE=GPIO01_ SPRE=GPIO01_ BPRE=GPIO01_ ABPRE=GPIO01_ FPRE=GPIO01_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8005.GPIO02_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO02_BASE BASE 0x0000C100 gpio02addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.GPIO02_BASE.GPIO02 (level 2)
----------------------------------------------------------------------------------------
gpio02 MODULE OFFSET=GPIO02_BASE+0x00000000 MAX=GPIO02_BASE+0x000000FF APRE=GPIO02_ SPRE=GPIO02_ BPRE=GPIO02_ ABPRE=GPIO02_ FPRE=GPIO02_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8005.GPIO03_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO03_BASE BASE 0x0000C200 gpio03addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.GPIO03_BASE.GPIO03 (level 2)
----------------------------------------------------------------------------------------
gpio03 MODULE OFFSET=GPIO03_BASE+0x00000000 MAX=GPIO03_BASE+0x000000FF APRE=GPIO03_ SPRE=GPIO03_ BPRE=GPIO03_ ABPRE=GPIO03_ FPRE=GPIO03_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8005.GPIO04_BASE (level 1)
----------------------------------------------------------------------------------------
GPIO04_BASE BASE 0x0000C300 gpio04addr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.GPIO04_BASE.GPIO04 (level 2)
----------------------------------------------------------------------------------------
gpio04 MODULE OFFSET=GPIO04_BASE+0x00000000 MAX=GPIO04_BASE+0x000000FF APRE=GPIO04_ SPRE=GPIO04_ BPRE=GPIO04_ ABPRE=GPIO04_ FPRE=GPIO04_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x01
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x02
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x01
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x10
	TYPE BIT[7:0]
		GPIO VALUE 0x10

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x11
	SUBTYPE BIT[7:0]
		GPIO_LV VALUE 0x10
		GPIO_MV VALUE 0x11

STATUS1 ADDRESS 0x0008 R
STATUS1 RESET_VALUE 0xXX
	GPIO_OK BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1
	GPIO_VAL BIT[0]
		GPIO_INPUT_LOW VALUE 0x0
		GPIO_INPUT_HIGH VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	GPIO_IN_STS BIT[0]
		INT_RT_STATUS_LOW VALUE 0x0
		INT_RT_STATUS_HIGH VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	GPIO_IN_TYPE BIT[0]
		LEVEL VALUE 0x0
		EDGE VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	GPIO_IN_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	GPIO_IN_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	GPIO_IN_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	GPIO_IN_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	GPIO_IN_EN_CLR BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	GPIO_IN_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INTERRUPT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	GPIO_IN_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INTERRUPT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		MID0 VALUE 0x0
		MID1 VALUE 0x1
		MID2 VALUE 0x2
		MID3 VALUE 0x3

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		SR VALUE 0x0
		A VALUE 0x1

MODE_CTL ADDRESS 0x0040 RW
MODE_CTL RESET_VALUE 0x00
	MODE BIT[1:0]
		DIG_IN VALUE 0x0
		DIG_OUT VALUE 0x1
		DIG_INOUT VALUE 0x2
		ANA_PASS_THRU VALUE 0x3

DIG_VIN_CTL ADDRESS 0x0041 RW
DIG_VIN_CTL RESET_VALUE 0x00
	VOLTAGE_SEL BIT[2:0]
		VIN0 VALUE 0x0
		VIN1 VALUE 0x1
		RESERVED2 VALUE 0x2
		RESERVED3 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_PULL_CTL ADDRESS 0x0042 RW
DIG_PULL_CTL RESET_VALUE 0x04
	PULLUP_SEL BIT[2:0]
		PULLUP_30UA VALUE 0x0
		PULLUP_1P5UA VALUE 0x1
		PULLUP_31P5UA VALUE 0x2
		PULLUP_1P5UA_30UA_BOOST VALUE 0x3
		PULLDOWN_10UA VALUE 0x4
		NO_PULL VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_IN_DTEST_SEL ADDRESS 0x0043 RW
DIG_IN_DTEST_SEL RESET_VALUE 0x00
	DTEST_EN BIT[7]
		DTEST_DISABLED VALUE 0x0
		DTEST_ENABLED VALUE 0x1
	DTEST_SEL BIT[2:0]
		DTEST1 VALUE 0x0
		DTEST2 VALUE 0x1
		DTEST3 VALUE 0x2
		DTEST4 VALUE 0x3
		RESERVED4 VALUE 0x4
		RESERVED5 VALUE 0x5
		RESERVED6 VALUE 0x6
		RESERVED7 VALUE 0x7

DIG_OUT_SOURCE_CTL ADDRESS 0x0044 RW
DIG_OUT_SOURCE_CTL RESET_VALUE 0x00
	OUTPUT_INVERT BIT[7]
		NO_INVERT VALUE 0x0
		INVERT VALUE 0x1
	OUTPUT_SOURCE_SEL BIT[3:0]
		LOW VALUE 0x0
		GPIO_PAIRED_OUT VALUE 0x1
		SPECIAL_FUNCTION1 VALUE 0x2
		SPECIAL_FUNCTION2 VALUE 0x3
		SPECIAL_FUNCTION3 VALUE 0x4
		SPECIAL_FUNCTION4 VALUE 0x5
		DTEST1 VALUE 0x6
		DTEST2 VALUE 0x7
		DTEST3 VALUE 0x8
		DTEST4 VALUE 0x9
		RESERVEDA VALUE 0xA
		RESERVEDB VALUE 0xB
		RESERVEDC VALUE 0xC
		RESERVEDD VALUE 0xD
		RESERVEDE VALUE 0xE
		RESERVEDF VALUE 0xF

DIG_OUT_DRV_CTL ADDRESS 0x0045 RW
DIG_OUT_DRV_CTL RESET_VALUE 0x01
	OUTPUT_TYPE BIT[5:4]
		CMOS VALUE 0x0
		OPEN_DRAIN_NMOS VALUE 0x1
		OPEN_DRAIN_PMOS VALUE 0x2
		NO_DRIVE VALUE 0x3
	OUTPUT_DRV_SEL BIT[1:0]
		RESERVED VALUE 0x0
		LOW_STR VALUE 0x1
		MED_STR VALUE 0x2
		HIGH_STR VALUE 0x3

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x80
	PERPH_EN BIT[7]
		GPIO_DISABLED VALUE 0x0
		GPIO_ENABLED VALUE 0x1

ANA_PASS_THRU_SEL ADDRESS 0x004A RW
ANA_PASS_THRU_SEL RESET_VALUE 0x00
	ATEST_SEL BIT[1:0]
		ATEST1 VALUE 0x0
		ATEST2 VALUE 0x1
		ATEST3 VALUE 0x2
		ATEST4 VALUE 0x3

----------------------------------------------------------------------------------------
-- BASE PM8005.BUCK_CMN_MOD_BASE (level 1)
----------------------------------------------------------------------------------------
BUCK_CMN_MOD_BASE BASE 0x00011000 buck_cmn_modaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.BUCK_CMN_MOD_BASE.BUCK_CMN_MOD (level 2)
----------------------------------------------------------------------------------------
buck_cmn_mod MODULE OFFSET=BUCK_CMN_MOD_BASE+0x00000000 MAX=BUCK_CMN_MOD_BASE+0x000000FF APRE=BUCK_CMN_MOD_ SPRE=BUCK_CMN_MOD_ BPRE=BUCK_CMN_MOD_ ABPRE=BUCK_CMN_MOD_ FPRE=BUCK_CMN_MOD_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS_BUF_TRIM ADDRESS 0x000A R
STATUS_BUF_TRIM RESET_VALUE 0x00
	BUFFER_TRIM_OUT BIT[7]

STATUS_AHM ADDRESS 0x000B R
STATUS_AHM RESET_VALUE 0x00
	HFS_AHM BIT[7]
	FTS_AHM BIT[6]
	ECM_AHM BIT[5]

ECM_VREF_PROG_n(n):(0)-(0) ARRAY 0x00000052+n
ECM_VREF_PROG_0 ADDRESS 0x0052 RW
ECM_VREF_PROG_0 RESET_VALUE 0x00
	ECM_VREF_PROG BIT[1:0]

----------------------------------------------------------------------------------------
-- BASE PM8005.S1_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S1_CTRL_BASE BASE 0x00011400 s1_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S1_CTRL_BASE.S1_CTRL (level 2)
----------------------------------------------------------------------------------------
s1_ctrl MODULE OFFSET=S1_CTRL_BASE+0x00000000 MAX=S1_CTRL_BASE+0x000000FF APRE=S1_CTRL_ SPRE=S1_CTRL_ BPRE=S1_CTRL_ ABPRE=S1_CTRL_ FPRE=S1_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		VREG_OCP_FALSE VALUE 0x0
		VREG_OCP_TRUE VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xF0
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MP_FORCED_RETENTION VALUE 0x4
		MP_FORCED_LPM VALUE 0x5
		MP_AUTO_MODE VALUE 0x6
		MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		FTS_DISABL VALUE 0x0
		FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
		SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_DISABL_IN_PFM VALUE 0x0
		WEAK_PD_ENABL_IN_PFM VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
		WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MS_FORCED_RETENTION VALUE 0x4
		MS_FORCED_LPM VALUE 0x5
		MS_AUTO_MODE VALUE 0x6
		MS_FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S1_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S1_PS_BASE BASE 0x00011500 s1_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S1_PS_BASE.S1_PS (level 2)
----------------------------------------------------------------------------------------
s1_ps MODULE OFFSET=S1_PS_BASE+0x00000000 MAX=S1_PS_BASE+0x000000FF APRE=S1_PS_ SPRE=S1_PS_ BPRE=S1_PS_ ABPRE=S1_PS_ FPRE=S1_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xC0
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S1_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S1_FREQ_BASE BASE 0x00011600 s1_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S1_FREQ_BASE.S1_FREQ (level 2)
----------------------------------------------------------------------------------------
s1_freq MODULE OFFSET=S1_FREQ_BASE+0x00000000 MAX=S1_FREQ_BASE+0x000000FF APRE=S1_FREQ_ SPRE=S1_FREQ_ BPRE=S1_FREQ_ ABPRE=S1_FREQ_ FPRE=S1_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x04
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S2_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S2_CTRL_BASE BASE 0x00011700 s2_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S2_CTRL_BASE.S2_CTRL (level 2)
----------------------------------------------------------------------------------------
s2_ctrl MODULE OFFSET=S2_CTRL_BASE+0x00000000 MAX=S2_CTRL_BASE+0x000000FF APRE=S2_CTRL_ SPRE=S2_CTRL_ BPRE=S2_CTRL_ ABPRE=S2_CTRL_ FPRE=S2_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		VREG_OCP_FALSE VALUE 0x0
		VREG_OCP_TRUE VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xF0
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MP_FORCED_RETENTION VALUE 0x4
		MP_FORCED_LPM VALUE 0x5
		MP_AUTO_MODE VALUE 0x6
		MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		FTS_DISABL VALUE 0x0
		FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
		SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_DISABL_IN_PFM VALUE 0x0
		WEAK_PD_ENABL_IN_PFM VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
		WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MS_FORCED_RETENTION VALUE 0x4
		MS_FORCED_LPM VALUE 0x5
		MS_AUTO_MODE VALUE 0x6
		MS_FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S2_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S2_PS_BASE BASE 0x00011800 s2_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S2_PS_BASE.S2_PS (level 2)
----------------------------------------------------------------------------------------
s2_ps MODULE OFFSET=S2_PS_BASE+0x00000000 MAX=S2_PS_BASE+0x000000FF APRE=S2_PS_ SPRE=S2_PS_ BPRE=S2_PS_ ABPRE=S2_PS_ FPRE=S2_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xC0
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S2_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S2_FREQ_BASE BASE 0x00011900 s2_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S2_FREQ_BASE.S2_FREQ (level 2)
----------------------------------------------------------------------------------------
s2_freq MODULE OFFSET=S2_FREQ_BASE+0x00000000 MAX=S2_FREQ_BASE+0x000000FF APRE=S2_FREQ_ SPRE=S2_FREQ_ BPRE=S2_FREQ_ ABPRE=S2_FREQ_ FPRE=S2_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x07
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x17
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S3_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S3_CTRL_BASE BASE 0x00011A00 s3_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S3_CTRL_BASE.S3_CTRL (level 2)
----------------------------------------------------------------------------------------
s3_ctrl MODULE OFFSET=S3_CTRL_BASE+0x00000000 MAX=S3_CTRL_BASE+0x000000FF APRE=S3_CTRL_ SPRE=S3_CTRL_ BPRE=S3_CTRL_ ABPRE=S3_CTRL_ FPRE=S3_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		VREG_OCP_FALSE VALUE 0x0
		VREG_OCP_TRUE VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x58
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MP_FORCED_RETENTION VALUE 0x4
		MP_FORCED_LPM VALUE 0x5
		MP_AUTO_MODE VALUE 0x6
		MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		FTS_DISABL VALUE 0x0
		FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
		SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_DISABL_IN_PFM VALUE 0x0
		WEAK_PD_ENABL_IN_PFM VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
		WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MS_FORCED_RETENTION VALUE 0x4
		MS_FORCED_LPM VALUE 0x5
		MS_AUTO_MODE VALUE 0x6
		MS_FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S3_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S3_PS_BASE BASE 0x00011B00 s3_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S3_PS_BASE.S3_PS (level 2)
----------------------------------------------------------------------------------------
s3_ps MODULE OFFSET=S3_PS_BASE+0x00000000 MAX=S3_PS_BASE+0x000000FF APRE=S3_PS_ SPRE=S3_PS_ BPRE=S3_PS_ ABPRE=S3_PS_ FPRE=S3_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0x40
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x00
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S3_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S3_FREQ_BASE BASE 0x00011C00 s3_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S3_FREQ_BASE.S3_FREQ (level 2)
----------------------------------------------------------------------------------------
s3_freq MODULE OFFSET=S3_FREQ_BASE+0x00000000 MAX=S3_FREQ_BASE+0x000000FF APRE=S3_FREQ_ SPRE=S3_FREQ_ BPRE=S3_FREQ_ ABPRE=S3_FREQ_ FPRE=S3_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x02
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x1A
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S4_CTRL_BASE (level 1)
----------------------------------------------------------------------------------------
S4_CTRL_BASE BASE 0x00011D00 s4_ctrladdr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S4_CTRL_BASE.S4_CTRL (level 2)
----------------------------------------------------------------------------------------
s4_ctrl MODULE OFFSET=S4_CTRL_BASE+0x00000000 MAX=S4_CTRL_BASE+0x000000FF APRE=S4_CTRL_ SPRE=S4_CTRL_ BPRE=S4_CTRL_ ABPRE=S4_CTRL_ FPRE=S4_CTRL_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x0A
	SUBTYPE BIT[7:0]

STATUS_1 ADDRESS 0x0008 R
STATUS_1 RESET_VALUE 0x00
	VREG_READY BIT[7]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_ERROR BIT[6]
		VREG_ERR_FALSE VALUE 0x0
		VREG_ERR_TRUE VALUE 0x1
	VREG_OCP BIT[5]
		VREG_OCP_FALSE VALUE 0x0
		VREG_OCP_TRUE VALUE 0x1
	NPM_TRUE BIT[4]
		NPM_VREGOK_FALSE VALUE 0x0
		NPM_VREGOK_TRUE VALUE 0x1
	STEPPER_DONE BIT[2]
		STEPPER_DONE_FALSE VALUE 0x0
		STEPPER_DONE_TRUE VALUE 0x1

INT_RT_STS ADDRESS 0x0010 R
INT_RT_STS RESET_VALUE 0x00
	VREG_READY_RT_STS BIT[1]
		VREG_READY_FALSE VALUE 0x0
		VREG_READY_TRUE VALUE 0x1
	VREG_FAULT_RT_STS BIT[0]
		VREG_FAULT_FALSE VALUE 0x0
		VREG_FAULT_TRUE VALUE 0x1

INT_SET_TYPE ADDRESS 0x0011 RW
INT_SET_TYPE RESET_VALUE 0x00
	VREG_READY_TYPE BIT[1]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1
	VREG_FAULT_TYPE BIT[0]
		EDGE_TRIGGERED VALUE 0x0
		LEVEL_TRIGGERED VALUE 0x1

INT_POLARITY_HIGH ADDRESS 0x0012 RW
INT_POLARITY_HIGH RESET_VALUE 0x00
	VREG_READY_HIGH BIT[1]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_HIGH BIT[0]
		HIGH_TRIGGER_DISABLED VALUE 0x0
		HIGH_TRIGGER_ENABLED VALUE 0x1

INT_POLARITY_LOW ADDRESS 0x0013 RW
INT_POLARITY_LOW RESET_VALUE 0x00
	VREG_READY_LOW BIT[1]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1
	VREG_FAULT_LOW BIT[0]
		LOW_TRIGGER_DISABLED VALUE 0x0
		LOW_TRIGGER_ENABLED VALUE 0x1

INT_LATCHED_CLR ADDRESS 0x0014 W
INT_LATCHED_CLR RESET_VALUE 0x00
	VREG_READY_LATCHED_CLR BIT[1]
	VREG_FAULT_LATCHED_CLR BIT[0]

INT_EN_SET ADDRESS 0x0015 RW
INT_EN_SET RESET_VALUE 0x00
	VREG_READY_EN_SET BIT[1]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1
	VREG_FAULT_EN_SET BIT[0]
		INT_DISABLED VALUE 0x0
		INT_ENABLED VALUE 0x1

INT_EN_CLR ADDRESS 0x0016 RW
INT_EN_CLR RESET_VALUE 0x00
	VREG_READY_EN_CLR BIT[1]
	VREG_FAULT_EN_CLR BIT[0]

INT_LATCHED_STS ADDRESS 0x0018 R
INT_LATCHED_STS RESET_VALUE 0x00
	VREG_READY_LATCHED_STS BIT[1]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1
	VREG_FAULT_LATCHED_STS BIT[0]
		NO_INT_LATCHED VALUE 0x0
		INT_LATCHED VALUE 0x1

INT_PENDING_STS ADDRESS 0x0019 R
INT_PENDING_STS RESET_VALUE 0x00
	VREG_READY_PENDING_STS BIT[1]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1
	VREG_FAULT_PENDING_STS BIT[0]
		NO_INT_PENDING VALUE 0x0
		INT_PENDING VALUE 0x1

INT_MID_SEL ADDRESS 0x001A RW
INT_MID_SEL RESET_VALUE 0x00
	INT_MID_SEL BIT[1:0]
		INT_MID_FALSE VALUE 0x0
		INT_MID_TRUE VALUE 0x1

INT_PRIORITY ADDRESS 0x001B RW
INT_PRIORITY RESET_VALUE 0x00
	INT_PRIORITY BIT[0]
		INT_PRIORITY_FALSE VALUE 0x0
		INT_PRIORITY_TRUE VALUE 0x1

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xF0
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

VSET_VALID_LB ADDRESS 0x0042 R
VSET_VALID_LB RESET_VALUE 0x00
	VSET_VALID_LB BIT[7:0]

VSET_VALID_UB ADDRESS 0x0043 R
VSET_VALID_UB RESET_VALUE 0x00
	VSET_VALID_UB BIT[3:0]

MODE_CTL1 ADDRESS 0x0045 RW
MODE_CTL1 RESET_VALUE 0x07
	MODE_PRIMARY BIT[2:0]
		MP_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MP_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MP_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MP_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MP_FORCED_RETENTION VALUE 0x4
		MP_FORCED_LPM VALUE 0x5
		MP_AUTO_MODE VALUE 0x6
		MP_FORCED_NPM_7 VALUE 0x7

EN_CTL ADDRESS 0x0046 RW
EN_CTL RESET_VALUE 0x00
	PERPH_EN BIT[7]
		FTS_DISABL VALUE 0x0
		FTS_ENABL VALUE 0x1

FOLLOW_HWEN ADDRESS 0x0047 RW
FOLLOW_HWEN RESET_VALUE 0x00
	FOLLOW_AWAKE_CFG BIT[7]
		FOLLOW_AWAKE_CFG_FALSE VALUE 0x0
		FOLLOW_AWAKE_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN2_CFG BIT[6]
		FOLLOW_HWEN2_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN2_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN1_CFG BIT[5]
		FOLLOW_HWEN1_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN1_CFG_TRUE VALUE 0x1
	FOLLOW_HWEN0_CFG BIT[4]
		FOLLOW_HWEN0_CFG_FALSE VALUE 0x0
		FOLLOW_HWEN0_CFG_TRUE VALUE 0x1
	EN_FOLLOW_PMIC_AWAKE BIT[3]
		EN_FOLLOW_PMIC_AWAKE_FALSE VALUE 0x0
		EN_FOLLOW_PMIC_AWAKE_TRUE VALUE 0x1
	EN_FOLLOW_HWEN2 BIT[2]
		EN_FOLLOW_HWEN2_FALSE VALUE 0x0
		EN_FOLLOW_HWEN2_TRUE VALUE 0x1
	EN_FOLLOW_HWEN1 BIT[1]
		EN_FOLLOW_HWEN1_FALSE VALUE 0x0
		EN_FOLLOW_HWEN1_TRUE VALUE 0x1
	EN_FOLLOW_HWEN0 BIT[0]
		EN_FOLLOW_HWEN0_FALSE VALUE 0x0
		EN_FOLLOW_HWEN0_TRUE VALUE 0x1

PD_CTL ADDRESS 0x0048 RW
PD_CTL RESET_VALUE 0x08
	STRONG_PD_EN BIT[7]
		STRONG_PD_ALWAYS_OFF VALUE 0x0
		STRONG_PD_ON_WHEN_FTS_IS_DISABL VALUE 0x1
	WEAK_PD_EN BIT[6]
		WEAK_PD_DISABL_IN_PMIC_OFF_STATE VALUE 0x0
		SWEAK_PD_ENABL_IN_PMIC_OFF_STATE VALUE 0x1
	WEAK_PD_PFM BIT[5]
		WEAK_PD_DISABL_IN_PFM VALUE 0x0
		WEAK_PD_ENABL_IN_PFM VALUE 0x1
	WEAK_PD_PWM BIT[4]
		WEAK_PD_DISABL_IN_PWM_AND_HCPFM VALUE 0x0
		WEAK_PD_ENABL_IN_PWM_AND_HCPFM VALUE 0x1
	LEAK_PD_EN BIT[3]
		LEAKAGE_PD_ALWAYS_OFF VALUE 0x0
		LEAKAGE_PD_ALWAYS_ENABL VALUE 0x1

MODE_CTL2 ADDRESS 0x0049 RW
MODE_CTL2 RESET_VALUE 0x07
	MODE_SECONDARY BIT[2:0]
		MS_FORCED_NPM_0_RESERVED_DO_NOT_USE VALUE 0x0
		MS_FORCED_NPM_1_RESERVED_DO_NOT_USE VALUE 0x1
		MS_FORCED_NPM_2_RESERVED_DO_NOT_USE VALUE 0x2
		MS_FORCED_NPM_3_RESERVED_DO_NOT_USE VALUE 0x3
		MS_FORCED_RETENTION VALUE 0x4
		MS_FORCED_LPM VALUE 0x5
		MS_AUTO_MODE VALUE 0x6
		MS_FORCED_NPM_7 VALUE 0x7

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

ULS_VSET_LB ADDRESS 0x0068 RW
ULS_VSET_LB RESET_VALUE 0x74
	ULS_VSET_LB BIT[7:0]

ULS_VSET_UB ADDRESS 0x0069 RW
ULS_VSET_UB RESET_VALUE 0x05
	ULS_VSET_UB BIT[3:0]

STATUS_DEB_CTL ADDRESS 0x0070 RW
STATUS_DEB_CTL RESET_VALUE 0x00
	VREG_READY_DEB BIT[5:4]
		READY_DEB_0_LFRC_DIV2 VALUE 0x0
		READY_DEB_1_LFRC_DIV4 VALUE 0x1
		READY_DEB_2_LFRC_DIV8 VALUE 0x2
		READY_DEB_3_LFRC_DIV16 VALUE 0x3
	VREG_ERROR_DEB BIT[1:0]
		ERROR_DEB_0_LFRC_DIV2 VALUE 0x0
		ERROR_DEB_1_LFRC_DIV4 VALUE 0x1
		ERROR_DEB_2_LFRC_DIV8 VALUE 0x2
		ERROR_DEB_3_LFRC_DIV16 VALUE 0x3

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S4_PS_BASE (level 1)
----------------------------------------------------------------------------------------
S4_PS_BASE BASE 0x00011E00 s4_psaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S4_PS_BASE.S4_PS (level 2)
----------------------------------------------------------------------------------------
s4_ps MODULE OFFSET=S4_PS_BASE+0x00000000 MAX=S4_PS_BASE+0x000000FF APRE=S4_PS_ SPRE=S4_PS_ BPRE=S4_PS_ ABPRE=S4_PS_ FPRE=S4_PS_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

REVISION3 ADDRESS 0x0002 R
REVISION3 RESET_VALUE 0x00
	ANA_MINOR BIT[7:0]

REVISION4 ADDRESS 0x0003 R
REVISION4 RESET_VALUE 0x00
	ANA_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1C
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x06
	SUBTYPE BIT[7:0]

VSET_LB ADDRESS 0x0040 RW
VSET_LB RESET_VALUE 0xC0
	VSET_LB BIT[7:0]

VSET_UB ADDRESS 0x0041 RW
VSET_UB RESET_VALUE 0x02
	VSET_UB BIT[3:0]

FREQ_CTL ADDRESS 0x0050 RW
FREQ_CTL RESET_VALUE 0x05
	FREQ_CTL BIT[3:0]
		FS_6M4HZ VALUE 0x2
		FS_4M8HZ VALUE 0x3
		FS_3M2MHZ VALUE 0x5
		FS_1M6MHZ VALUE 0xB

PHASE_ID ADDRESS 0x0053 RW
PHASE_ID RESET_VALUE 0x01
	PHASE_ID BIT[3:0]
		PHASE_NUMBER_1 VALUE 0x0
		PHASE_NUMBER_2 VALUE 0x1
		PHASE_NUMBER_3 VALUE 0x2
		PHASE_NUMBER_4 VALUE 0x3

PHASE_CNT_MAX ADDRESS 0x0054 RW
PHASE_CNT_MAX RESET_VALUE 0x00
	PHASE_CNT_MAX BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x00
	GANG_EN BIT[7]
		GANG_EN_FALSE VALUE 0x0
		GANG_EN_TRUE VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.S4_FREQ_BASE (level 1)
----------------------------------------------------------------------------------------
S4_FREQ_BASE BASE 0x00011F00 s4_freqaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.S4_FREQ_BASE.S4_FREQ (level 2)
----------------------------------------------------------------------------------------
s4_freq MODULE OFFSET=S4_FREQ_BASE+0x00000000 MAX=S4_FREQ_BASE+0x000000FF APRE=S4_FREQ_ SPRE=S4_FREQ_ BPRE=S4_FREQ_ ABPRE=S4_FREQ_ FPRE=S4_FREQ_

REVISION1 ADDRESS 0x0000 R
REVISION1 RESET_VALUE 0x00
	DIG_MINOR BIT[7:0]

REVISION2 ADDRESS 0x0001 R
REVISION2 RESET_VALUE 0x00
	DIG_MAJOR BIT[7:0]

PERPH_TYPE ADDRESS 0x0004 R
PERPH_TYPE RESET_VALUE 0x1D
	TYPE BIT[7:0]

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x1B
	SUBTYPE BIT[7:0]

CLK_ENABLE ADDRESS 0x0046 RW
CLK_ENABLE RESET_VALUE 0x01
	EN_CLK_INT BIT[7]
		FORCE_EN_DISABLED VALUE 0x0
		FORCE_EN_ENABLED VALUE 0x1
	FOLLOW_CLK_SX_REQ BIT[0]
		FALLOW_CLK_REQ_DISABLED VALUE 0x0
		FALLOW_CLK_REQ_ENABLED VALUE 0x1

CLK_DIV ADDRESS 0x0050 RW
CLK_DIV RESET_VALUE 0x05
	CLK_DIV BIT[3:0]
		FREQ_9M6HZ_0 VALUE 0x0
		FREQ_9M6HZ VALUE 0x1
		FREQ_6M4HZ VALUE 0x2
		FREQ_4M8HZ VALUE 0x3
		FREQ_3M8HZ VALUE 0x4
		FREQ_3M2HZ VALUE 0x5
		FREQ_2M7HZ VALUE 0x6
		FREQ_2M4HZ VALUE 0x7
		FREQ_2M1HZ VALUE 0x8
		FREQ_1M9HZ VALUE 0x9
		FREQ_1M7HZ VALUE 0xA
		FREQ_1M6HZ VALUE 0xB
		FREQ_1M5HZ VALUE 0xC
		FREQ_1M4HZ VALUE 0xD
		FREQ_1M3HZ VALUE 0xE
		FREQ_1M2HZ VALUE 0xF

CLK_PHASE ADDRESS 0x0051 RW
CLK_PHASE RESET_VALUE 0x0C
	CLK_PHASE BIT[3:0]

GANG_CTL1 ADDRESS 0x00C0 RW
GANG_CTL1 RESET_VALUE 0x14
	GANG_LEADER_PID BIT[7:0]

GANG_CTL2 ADDRESS 0x00C1 RW
GANG_CTL2 RESET_VALUE 0x80
	GANG_EN BIT[7]
		GANGING_DISABLED VALUE 0x0
		GANGING_ENABLED VALUE 0x1

----------------------------------------------------------------------------------------
-- BASE PM8005.SPMI_OPTIONS_BASE (level 1)
----------------------------------------------------------------------------------------
SPMI_OPTIONS_BASE BASE 0x00020600 spmi_optionsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.SPMI_OPTIONS_BASE.SPMI_OPTIONS (level 2)
----------------------------------------------------------------------------------------
spmi_options MODULE OFFSET=SPMI_OPTIONS_BASE+0x00000000 MAX=SPMI_OPTIONS_BASE+0x000000FF APRE=SPMI_OPTIONS_ SPRE=SPMI_OPTIONS_ BPRE=SPMI_OPTIONS_ ABPRE=SPMI_OPTIONS_ FPRE=SPMI_OPTIONS_

PERPH_SUBTYPE ADDRESS 0x0005 R
PERPH_SUBTYPE RESET_VALUE 0x01
	SUBTYPE BIT[7:0]
		SPMI_ONLY VALUE 0x01
		SPMI_I2C VALUE 0x05

----------------------------------------------------------------------------------------
-- BASE PM8005.PON_OPTIONS_BASE (level 1)
----------------------------------------------------------------------------------------
PON_OPTIONS_BASE BASE 0x00020800 pon_optionsaddr 31:0

----------------------------------------------------------------------------------------
-- MODULE PM8005.PON_OPTIONS_BASE.PON_OPTIONS (level 2)
----------------------------------------------------------------------------------------
pon_options MODULE OFFSET=PON_OPTIONS_BASE+0x00000000 MAX=PON_OPTIONS_BASE+0x000000FF APRE=PON_OPTIONS_ SPRE=PON_OPTIONS_ BPRE=PON_OPTIONS_ ABPRE=PON_OPTIONS_ FPRE=PON_OPTIONS_

