
State Machine - |mp3|interconnect:inter_connect|state
Name state.ready state.data state.instr 
state.ready 0 0 0 
state.instr 1 0 1 
state.data 1 1 0 

State Machine - |mp3|cache:dcache|cache_control:cache_ctrl|state
Name state.mem_reset state.write_back state.load_addr state.rw_hit state.reload 
state.rw_hit 0 0 0 0 0 
state.load_addr 0 0 1 1 0 
state.write_back 0 1 0 1 0 
state.mem_reset 1 0 0 1 0 
state.reload 0 0 0 1 1 

State Machine - |mp3|cache:icache|cache_control:cache_ctrl|state
Name state.mem_reset state.write_back state.load_addr state.rw_hit state.reload 
state.rw_hit 0 0 0 0 0 
state.load_addr 0 0 1 1 0 
state.write_back 0 1 0 1 0 
state.mem_reset 1 0 0 1 0 
state.reload 0 0 0 1 1 

State Machine - |mp3|cpu:mp3_cpu|cpu_datapath:cd|mem_controller:mem_controller|state
Name state.s_sti_1 state.s_ldi_2 state.s_ldi_1 state.decode state.s_sti_2 
state.decode 0 0 0 0 0 
state.s_ldi_1 0 0 1 1 0 
state.s_ldi_2 0 1 0 1 0 
state.s_sti_1 1 0 0 1 0 
state.s_sti_2 0 0 0 1 1 
