#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x9c20b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x9c2240 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x9b42d0 .functor NOT 1, L_0xa157c0, C4<0>, C4<0>, C4<0>;
L_0xa155a0 .functor XOR 2, L_0xa15440, L_0xa15500, C4<00>, C4<00>;
L_0xa156b0 .functor XOR 2, L_0xa155a0, L_0xa15610, C4<00>, C4<00>;
v0xa0fc50_0 .net *"_ivl_10", 1 0, L_0xa15610;  1 drivers
v0xa0fd50_0 .net *"_ivl_12", 1 0, L_0xa156b0;  1 drivers
v0xa0fe30_0 .net *"_ivl_2", 1 0, L_0xa13010;  1 drivers
v0xa0fef0_0 .net *"_ivl_4", 1 0, L_0xa15440;  1 drivers
v0xa0ffd0_0 .net *"_ivl_6", 1 0, L_0xa15500;  1 drivers
v0xa10100_0 .net *"_ivl_8", 1 0, L_0xa155a0;  1 drivers
v0xa101e0_0 .net "a", 0 0, v0xa0c060_0;  1 drivers
v0xa10280_0 .net "b", 0 0, v0xa0c100_0;  1 drivers
v0xa10320_0 .net "c", 0 0, v0xa0c1a0_0;  1 drivers
v0xa103c0_0 .var "clk", 0 0;
v0xa10460_0 .net "d", 0 0, v0xa0c2e0_0;  1 drivers
v0xa10500_0 .net "out_pos_dut", 0 0, L_0xa15140;  1 drivers
v0xa105a0_0 .net "out_pos_ref", 0 0, L_0xa11ad0;  1 drivers
v0xa10640_0 .net "out_sop_dut", 0 0, L_0xa13350;  1 drivers
v0xa106e0_0 .net "out_sop_ref", 0 0, L_0x9e6810;  1 drivers
v0xa10780_0 .var/2u "stats1", 223 0;
v0xa10820_0 .var/2u "strobe", 0 0;
v0xa108c0_0 .net "tb_match", 0 0, L_0xa157c0;  1 drivers
v0xa10990_0 .net "tb_mismatch", 0 0, L_0x9b42d0;  1 drivers
v0xa10a30_0 .net "wavedrom_enable", 0 0, v0xa0c5b0_0;  1 drivers
v0xa10b00_0 .net "wavedrom_title", 511 0, v0xa0c650_0;  1 drivers
L_0xa13010 .concat [ 1 1 0 0], L_0xa11ad0, L_0x9e6810;
L_0xa15440 .concat [ 1 1 0 0], L_0xa11ad0, L_0x9e6810;
L_0xa15500 .concat [ 1 1 0 0], L_0xa15140, L_0xa13350;
L_0xa15610 .concat [ 1 1 0 0], L_0xa11ad0, L_0x9e6810;
L_0xa157c0 .cmp/eeq 2, L_0xa13010, L_0xa156b0;
S_0x9c23d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x9c2240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x9b46b0 .functor AND 1, v0xa0c1a0_0, v0xa0c2e0_0, C4<1>, C4<1>;
L_0x9b4a90 .functor NOT 1, v0xa0c060_0, C4<0>, C4<0>, C4<0>;
L_0x9b4e70 .functor NOT 1, v0xa0c100_0, C4<0>, C4<0>, C4<0>;
L_0x9b50f0 .functor AND 1, L_0x9b4a90, L_0x9b4e70, C4<1>, C4<1>;
L_0x9ccc40 .functor AND 1, L_0x9b50f0, v0xa0c1a0_0, C4<1>, C4<1>;
L_0x9e6810 .functor OR 1, L_0x9b46b0, L_0x9ccc40, C4<0>, C4<0>;
L_0xa10f50 .functor NOT 1, v0xa0c100_0, C4<0>, C4<0>, C4<0>;
L_0xa10fc0 .functor OR 1, L_0xa10f50, v0xa0c2e0_0, C4<0>, C4<0>;
L_0xa110d0 .functor AND 1, v0xa0c1a0_0, L_0xa10fc0, C4<1>, C4<1>;
L_0xa11190 .functor NOT 1, v0xa0c060_0, C4<0>, C4<0>, C4<0>;
L_0xa11260 .functor OR 1, L_0xa11190, v0xa0c100_0, C4<0>, C4<0>;
L_0xa112d0 .functor AND 1, L_0xa110d0, L_0xa11260, C4<1>, C4<1>;
L_0xa11450 .functor NOT 1, v0xa0c100_0, C4<0>, C4<0>, C4<0>;
L_0xa114c0 .functor OR 1, L_0xa11450, v0xa0c2e0_0, C4<0>, C4<0>;
L_0xa113e0 .functor AND 1, v0xa0c1a0_0, L_0xa114c0, C4<1>, C4<1>;
L_0xa11650 .functor NOT 1, v0xa0c060_0, C4<0>, C4<0>, C4<0>;
L_0xa11750 .functor OR 1, L_0xa11650, v0xa0c2e0_0, C4<0>, C4<0>;
L_0xa11810 .functor AND 1, L_0xa113e0, L_0xa11750, C4<1>, C4<1>;
L_0xa119c0 .functor XNOR 1, L_0xa112d0, L_0xa11810, C4<0>, C4<0>;
v0x9b3c00_0 .net *"_ivl_0", 0 0, L_0x9b46b0;  1 drivers
v0x9b4000_0 .net *"_ivl_12", 0 0, L_0xa10f50;  1 drivers
v0x9b43e0_0 .net *"_ivl_14", 0 0, L_0xa10fc0;  1 drivers
v0x9b47c0_0 .net *"_ivl_16", 0 0, L_0xa110d0;  1 drivers
v0x9b4ba0_0 .net *"_ivl_18", 0 0, L_0xa11190;  1 drivers
v0x9b4f80_0 .net *"_ivl_2", 0 0, L_0x9b4a90;  1 drivers
v0x9b5200_0 .net *"_ivl_20", 0 0, L_0xa11260;  1 drivers
v0xa0a5d0_0 .net *"_ivl_24", 0 0, L_0xa11450;  1 drivers
v0xa0a6b0_0 .net *"_ivl_26", 0 0, L_0xa114c0;  1 drivers
v0xa0a790_0 .net *"_ivl_28", 0 0, L_0xa113e0;  1 drivers
v0xa0a870_0 .net *"_ivl_30", 0 0, L_0xa11650;  1 drivers
v0xa0a950_0 .net *"_ivl_32", 0 0, L_0xa11750;  1 drivers
v0xa0aa30_0 .net *"_ivl_36", 0 0, L_0xa119c0;  1 drivers
L_0x7fdc3dbfe018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa0aaf0_0 .net *"_ivl_38", 0 0, L_0x7fdc3dbfe018;  1 drivers
v0xa0abd0_0 .net *"_ivl_4", 0 0, L_0x9b4e70;  1 drivers
v0xa0acb0_0 .net *"_ivl_6", 0 0, L_0x9b50f0;  1 drivers
v0xa0ad90_0 .net *"_ivl_8", 0 0, L_0x9ccc40;  1 drivers
v0xa0ae70_0 .net "a", 0 0, v0xa0c060_0;  alias, 1 drivers
v0xa0af30_0 .net "b", 0 0, v0xa0c100_0;  alias, 1 drivers
v0xa0aff0_0 .net "c", 0 0, v0xa0c1a0_0;  alias, 1 drivers
v0xa0b0b0_0 .net "d", 0 0, v0xa0c2e0_0;  alias, 1 drivers
v0xa0b170_0 .net "out_pos", 0 0, L_0xa11ad0;  alias, 1 drivers
v0xa0b230_0 .net "out_sop", 0 0, L_0x9e6810;  alias, 1 drivers
v0xa0b2f0_0 .net "pos0", 0 0, L_0xa112d0;  1 drivers
v0xa0b3b0_0 .net "pos1", 0 0, L_0xa11810;  1 drivers
L_0xa11ad0 .functor MUXZ 1, L_0x7fdc3dbfe018, L_0xa112d0, L_0xa119c0, C4<>;
S_0xa0b530 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x9c2240;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa0c060_0 .var "a", 0 0;
v0xa0c100_0 .var "b", 0 0;
v0xa0c1a0_0 .var "c", 0 0;
v0xa0c240_0 .net "clk", 0 0, v0xa103c0_0;  1 drivers
v0xa0c2e0_0 .var "d", 0 0;
v0xa0c3d0_0 .var/2u "fail", 0 0;
v0xa0c470_0 .var/2u "fail1", 0 0;
v0xa0c510_0 .net "tb_match", 0 0, L_0xa157c0;  alias, 1 drivers
v0xa0c5b0_0 .var "wavedrom_enable", 0 0;
v0xa0c650_0 .var "wavedrom_title", 511 0;
E_0x9c0a20/0 .event negedge, v0xa0c240_0;
E_0x9c0a20/1 .event posedge, v0xa0c240_0;
E_0x9c0a20 .event/or E_0x9c0a20/0, E_0x9c0a20/1;
S_0xa0b860 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa0b530;
 .timescale -12 -12;
v0xa0baa0_0 .var/2s "i", 31 0;
E_0x9c08c0 .event posedge, v0xa0c240_0;
S_0xa0bba0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa0b530;
 .timescale -12 -12;
v0xa0bda0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa0be80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa0b530;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xa0c830 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x9c2240;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa11c80 .functor NOT 1, v0xa0c060_0, C4<0>, C4<0>, C4<0>;
L_0xa11d10 .functor NOT 1, v0xa0c100_0, C4<0>, C4<0>, C4<0>;
L_0xa11eb0 .functor AND 1, L_0xa11c80, L_0xa11d10, C4<1>, C4<1>;
L_0xa11fc0 .functor NOT 1, v0xa0c1a0_0, C4<0>, C4<0>, C4<0>;
L_0xa12170 .functor AND 1, L_0xa11eb0, L_0xa11fc0, C4<1>, C4<1>;
L_0xa12280 .functor NOT 1, v0xa0c2e0_0, C4<0>, C4<0>, C4<0>;
L_0xa12440 .functor AND 1, L_0xa12170, L_0xa12280, C4<1>, C4<1>;
L_0xa12550 .functor NOT 1, v0xa0c100_0, C4<0>, C4<0>, C4<0>;
L_0xa12610 .functor AND 1, v0xa0c060_0, L_0xa12550, C4<1>, C4<1>;
L_0xa127e0 .functor NOT 1, v0xa0c1a0_0, C4<0>, C4<0>, C4<0>;
L_0xa128b0 .functor AND 1, L_0xa12610, L_0xa127e0, C4<1>, C4<1>;
L_0xa12970 .functor AND 1, L_0xa128b0, v0xa0c2e0_0, C4<1>, C4<1>;
L_0xa12aa0 .functor OR 1, L_0xa12440, L_0xa12970, C4<0>, C4<0>;
L_0xa12bb0 .functor AND 1, v0xa0c060_0, v0xa0c100_0, C4<1>, C4<1>;
L_0xa12a30 .functor AND 1, L_0xa12bb0, v0xa0c1a0_0, C4<1>, C4<1>;
L_0xa12cf0 .functor NOT 1, v0xa0c2e0_0, C4<0>, C4<0>, C4<0>;
L_0xa12df0 .functor AND 1, L_0xa12a30, L_0xa12cf0, C4<1>, C4<1>;
L_0xa12f00 .functor OR 1, L_0xa12aa0, L_0xa12df0, C4<0>, C4<0>;
L_0xa130b0 .functor AND 1, v0xa0c060_0, v0xa0c100_0, C4<1>, C4<1>;
L_0xa13120 .functor AND 1, L_0xa130b0, v0xa0c1a0_0, C4<1>, C4<1>;
L_0xa13290 .functor AND 1, L_0xa13120, v0xa0c2e0_0, C4<1>, C4<1>;
L_0xa13350 .functor OR 1, L_0xa12f00, L_0xa13290, C4<0>, C4<0>;
L_0xa13570 .functor NOT 1, v0xa0c060_0, C4<0>, C4<0>, C4<0>;
L_0xa135e0 .functor NOT 1, v0xa0c100_0, C4<0>, C4<0>, C4<0>;
L_0xa13720 .functor OR 1, L_0xa13570, L_0xa135e0, C4<0>, C4<0>;
L_0xa13830 .functor NOT 1, v0xa0c1a0_0, C4<0>, C4<0>, C4<0>;
L_0xa13980 .functor OR 1, L_0xa13720, L_0xa13830, C4<0>, C4<0>;
L_0xa13a90 .functor NOT 1, v0xa0c2e0_0, C4<0>, C4<0>, C4<0>;
L_0xa13bf0 .functor OR 1, L_0xa13980, L_0xa13a90, C4<0>, C4<0>;
L_0xa13d00 .functor NOT 1, v0xa0c100_0, C4<0>, C4<0>, C4<0>;
L_0xa13e70 .functor OR 1, v0xa0c060_0, L_0xa13d00, C4<0>, C4<0>;
L_0xa13f30 .functor NOT 1, v0xa0c1a0_0, C4<0>, C4<0>, C4<0>;
L_0xa140b0 .functor OR 1, L_0xa13e70, L_0xa13f30, C4<0>, C4<0>;
L_0xa141c0 .functor OR 1, L_0xa140b0, v0xa0c2e0_0, C4<0>, C4<0>;
L_0xa143a0 .functor AND 1, L_0xa13bf0, L_0xa141c0, C4<1>, C4<1>;
L_0xa144b0 .functor OR 1, v0xa0c060_0, v0xa0c100_0, C4<0>, C4<0>;
L_0xa14650 .functor NOT 1, v0xa0c1a0_0, C4<0>, C4<0>, C4<0>;
L_0xa146c0 .functor OR 1, L_0xa144b0, L_0xa14650, C4<0>, C4<0>;
L_0xa14520 .functor NOT 1, v0xa0c2e0_0, C4<0>, C4<0>, C4<0>;
L_0xa14590 .functor OR 1, L_0xa146c0, L_0xa14520, C4<0>, C4<0>;
L_0xa14ab0 .functor AND 1, L_0xa143a0, L_0xa14590, C4<1>, C4<1>;
L_0xa14bc0 .functor OR 1, v0xa0c060_0, v0xa0c100_0, C4<0>, C4<0>;
L_0xa14d90 .functor OR 1, L_0xa14bc0, v0xa0c1a0_0, C4<0>, C4<0>;
L_0xa14e50 .functor NOT 1, v0xa0c2e0_0, C4<0>, C4<0>, C4<0>;
L_0xa15030 .functor OR 1, L_0xa14d90, L_0xa14e50, C4<0>, C4<0>;
L_0xa15140 .functor AND 1, L_0xa14ab0, L_0xa15030, C4<1>, C4<1>;
v0xa0c9f0_0 .net *"_ivl_0", 0 0, L_0xa11c80;  1 drivers
v0xa0cad0_0 .net *"_ivl_10", 0 0, L_0xa12280;  1 drivers
v0xa0cbb0_0 .net *"_ivl_12", 0 0, L_0xa12440;  1 drivers
v0xa0cca0_0 .net *"_ivl_14", 0 0, L_0xa12550;  1 drivers
v0xa0cd80_0 .net *"_ivl_16", 0 0, L_0xa12610;  1 drivers
v0xa0ceb0_0 .net *"_ivl_18", 0 0, L_0xa127e0;  1 drivers
v0xa0cf90_0 .net *"_ivl_2", 0 0, L_0xa11d10;  1 drivers
v0xa0d070_0 .net *"_ivl_20", 0 0, L_0xa128b0;  1 drivers
v0xa0d150_0 .net *"_ivl_22", 0 0, L_0xa12970;  1 drivers
v0xa0d2c0_0 .net *"_ivl_24", 0 0, L_0xa12aa0;  1 drivers
v0xa0d3a0_0 .net *"_ivl_26", 0 0, L_0xa12bb0;  1 drivers
v0xa0d480_0 .net *"_ivl_28", 0 0, L_0xa12a30;  1 drivers
v0xa0d560_0 .net *"_ivl_30", 0 0, L_0xa12cf0;  1 drivers
v0xa0d640_0 .net *"_ivl_32", 0 0, L_0xa12df0;  1 drivers
v0xa0d720_0 .net *"_ivl_34", 0 0, L_0xa12f00;  1 drivers
v0xa0d800_0 .net *"_ivl_36", 0 0, L_0xa130b0;  1 drivers
v0xa0d8e0_0 .net *"_ivl_38", 0 0, L_0xa13120;  1 drivers
v0xa0dad0_0 .net *"_ivl_4", 0 0, L_0xa11eb0;  1 drivers
v0xa0dbb0_0 .net *"_ivl_40", 0 0, L_0xa13290;  1 drivers
v0xa0dc90_0 .net *"_ivl_44", 0 0, L_0xa13570;  1 drivers
v0xa0dd70_0 .net *"_ivl_46", 0 0, L_0xa135e0;  1 drivers
v0xa0de50_0 .net *"_ivl_48", 0 0, L_0xa13720;  1 drivers
v0xa0df30_0 .net *"_ivl_50", 0 0, L_0xa13830;  1 drivers
v0xa0e010_0 .net *"_ivl_52", 0 0, L_0xa13980;  1 drivers
v0xa0e0f0_0 .net *"_ivl_54", 0 0, L_0xa13a90;  1 drivers
v0xa0e1d0_0 .net *"_ivl_56", 0 0, L_0xa13bf0;  1 drivers
v0xa0e2b0_0 .net *"_ivl_58", 0 0, L_0xa13d00;  1 drivers
v0xa0e390_0 .net *"_ivl_6", 0 0, L_0xa11fc0;  1 drivers
v0xa0e470_0 .net *"_ivl_60", 0 0, L_0xa13e70;  1 drivers
v0xa0e550_0 .net *"_ivl_62", 0 0, L_0xa13f30;  1 drivers
v0xa0e630_0 .net *"_ivl_64", 0 0, L_0xa140b0;  1 drivers
v0xa0e710_0 .net *"_ivl_66", 0 0, L_0xa141c0;  1 drivers
v0xa0e7f0_0 .net *"_ivl_68", 0 0, L_0xa143a0;  1 drivers
v0xa0eae0_0 .net *"_ivl_70", 0 0, L_0xa144b0;  1 drivers
v0xa0ebc0_0 .net *"_ivl_72", 0 0, L_0xa14650;  1 drivers
v0xa0eca0_0 .net *"_ivl_74", 0 0, L_0xa146c0;  1 drivers
v0xa0ed80_0 .net *"_ivl_76", 0 0, L_0xa14520;  1 drivers
v0xa0ee60_0 .net *"_ivl_78", 0 0, L_0xa14590;  1 drivers
v0xa0ef40_0 .net *"_ivl_8", 0 0, L_0xa12170;  1 drivers
v0xa0f020_0 .net *"_ivl_80", 0 0, L_0xa14ab0;  1 drivers
v0xa0f100_0 .net *"_ivl_82", 0 0, L_0xa14bc0;  1 drivers
v0xa0f1e0_0 .net *"_ivl_84", 0 0, L_0xa14d90;  1 drivers
v0xa0f2c0_0 .net *"_ivl_86", 0 0, L_0xa14e50;  1 drivers
v0xa0f3a0_0 .net *"_ivl_88", 0 0, L_0xa15030;  1 drivers
v0xa0f480_0 .net "a", 0 0, v0xa0c060_0;  alias, 1 drivers
v0xa0f520_0 .net "b", 0 0, v0xa0c100_0;  alias, 1 drivers
v0xa0f610_0 .net "c", 0 0, v0xa0c1a0_0;  alias, 1 drivers
v0xa0f700_0 .net "d", 0 0, v0xa0c2e0_0;  alias, 1 drivers
v0xa0f7f0_0 .net "out_pos", 0 0, L_0xa15140;  alias, 1 drivers
v0xa0f8b0_0 .net "out_sop", 0 0, L_0xa13350;  alias, 1 drivers
S_0xa0fa30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x9c2240;
 .timescale -12 -12;
E_0x9a99f0 .event anyedge, v0xa10820_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xa10820_0;
    %nor/r;
    %assign/vec4 v0xa10820_0, 0;
    %wait E_0x9a99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa0b530;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa0c3d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa0c470_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa0b530;
T_4 ;
    %wait E_0x9c0a20;
    %load/vec4 v0xa0c510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa0c3d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa0b530;
T_5 ;
    %wait E_0x9c08c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %wait E_0x9c08c0;
    %load/vec4 v0xa0c3d0_0;
    %store/vec4 v0xa0c470_0, 0, 1;
    %fork t_1, S_0xa0b860;
    %jmp t_0;
    .scope S_0xa0b860;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa0baa0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa0baa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x9c08c0;
    %load/vec4 v0xa0baa0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa0baa0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa0baa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa0b530;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x9c0a20;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa0c2e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c1a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa0c100_0, 0;
    %assign/vec4 v0xa0c060_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa0c3d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa0c470_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x9c2240;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa103c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa10820_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x9c2240;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xa103c0_0;
    %inv;
    %store/vec4 v0xa103c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x9c2240;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa0c240_0, v0xa10990_0, v0xa101e0_0, v0xa10280_0, v0xa10320_0, v0xa10460_0, v0xa106e0_0, v0xa10640_0, v0xa105a0_0, v0xa10500_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x9c2240;
T_9 ;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xa10780_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x9c2240;
T_10 ;
    %wait E_0x9c0a20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa10780_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa10780_0, 4, 32;
    %load/vec4 v0xa108c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa10780_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa10780_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa10780_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xa106e0_0;
    %load/vec4 v0xa106e0_0;
    %load/vec4 v0xa10640_0;
    %xor;
    %load/vec4 v0xa106e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa10780_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa10780_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xa105a0_0;
    %load/vec4 v0xa105a0_0;
    %load/vec4 v0xa10500_0;
    %xor;
    %load/vec4 v0xa105a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa10780_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xa10780_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xa10780_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/ece241_2013_q2/iter0/response0/top_module.sv";
