// Seed: 2850086784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  assign module_1.id_2 = 0;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2 == id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd96
) (
    input wand _id_0,
    input tri0 id_1,
    input wor  id_2
);
  wire [id_0 : -1] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = -1 != -1;
  parameter id_5 = 1 == 1;
  wire  id_6;
  logic id_7;
endmodule
