INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Compare
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ForwardUnit_for_R_beq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit_for_R_beq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/ForwardUnit_for_load_use.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit_for_load_use
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/HazardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/pipeline_cpu.srcs/sources_1/new/Peripheral.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Peripheral
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/Showaddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Showaddr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/f3000/Desktop/digital_logic_lab/pipeline_cpu/test_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cpu
