You can download the files *except the videos* through the session made by log-on process with your *KAU office365 account*. The video files are not downloadable; they can be played only via web.
***
* [Overview](https://kau365-my.sharepoint.com/:p:/g/personal/taehwan_kim_kau_ac_kr/ETfSD20h-3RBqt8p9M29yoUBFG4DSletBy-pU2uXr-oNIg?e=hhCrov)
* [Course Material](https://kau365-my.sharepoint.com/:b:/g/personal/taehwan_kim_kau_ac_kr/ESJwkYoiDM9Jm4jI5nlJBqoBdbZS-Cxu1j-0NhyA9qx7vQ?e=ki1gy0)
* [Source Code in Course Material](https://kau365-my.sharepoint.com/:u:/g/personal/taehwan_kim_kau_ac_kr/EcDQTJm_ZhlHjWM0hqHqFlkB2iQzqOf84AXpBNYScRb2fQ?e=ty4u4T)

| Week | Pre-Class: Lecture                    | Pre-Class: Lab                        | In-Class Date | In-Class                      |
|------|---------------------------------------|---------------------------------------|---------------|-------------------------------|
|  1   | -                                     | -                                     | 08 28         | Course Overview, Q&A          |
|  2   | Cell-Based Design & Verilog HDL[🎞️](https://kau365-my.sharepoint.com/:v:/g/personal/taehwan_kim_kau_ac_kr/EVktrdLCzntLpD0GEZe9aaABexyeNIhB3Qn35PbjdXadDw?e=LY7X98)      | Setup of Design Tools[🎞️](https://kau365-my.sharepoint.com/:v:/g/personal/taehwan_kim_kau_ac_kr/EQxC4vXxdAhIkwjNZ814gS4BXUEXRxVA3NkrfD8DgW9plw?e=TCrCWv)                   | 09 04         | Q&A, Lab💻                      |
|  3   | Verilog HDL for Circuit Synthesis 1[🎞️](https://kau365-my.sharepoint.com/:v:/g/personal/taehwan_kim_kau_ac_kr/EUhHRmaHSQJAo36BE0yXERMBkJnqV6WdtTjKbQxLkzI69A?e=OA0Jbp)       | -                                     | 09 11         | Q&A                      |
|  4   | Verilog HDL for Circuit Synthesis 2[🎞️](https://kau365-my.sharepoint.com/:v:/g/personal/taehwan_kim_kau_ac_kr/Ec-8wK_qWvRGo5VEkYvDuDsBMC9ibYz2EFevTEV7w2nKSw?e=hS7SOd)       | -                                     | ~~09 18~~ 09 11 (6PM-)        | Q&A                      |
|  5   | Verilog HDL for Circuit Synthesis 3[🎞️](https://kau365-my.sharepoint.com/:v:/g/personal/taehwan_kim_kau_ac_kr/ETUb9PDerpZHvU1_Nz7Z4e4BkwxoXEaDplRCkodywiA4tQ?e=FjW5hq)       | -                                     | ~~09 25~~ 09 18 (6PM-)         | Q&A                      |
|  6   | Verilog HDL for Circuit Simulation       | Combinational and Sequential Logic                                     | ~~10 02~~ 09 18         | Q&A, Lab💻                      |
|  7   | -                                      | -                                     | ~~10 09~~ 09 25          | Quiz 1                      |
|  8   | HDL Description of FSMs       | Simple FPGA Design Examples                                     | 10 16         | Q&A, Lab💻📟                      |
|  9   | Coding Guidelines for Synthesis       | Basics of FPGA and FSM                                     | 10 23         | Q&A, Lab💻📟                      |
|  10   | Adv. Topics in Verilog HDL       | Adders, Subtractors, and Multipliers                                     | 10 30         | Q&A, Lab💻📟                      |
|  11   | Design under Timing Constratins       | Timers and Real-Time Clock                                     | 11 06         | Q&A, Lab💻📟                      |
|  12   | -                                    | -                                     | 11 13 (tentative)         | Quiz 2                      |
|  13   | -                                    | -                                     | 11 20         | Project (To be Announced), Project💻📟                      |
|  14   | -                                    | -                                     | 11 27         | Q&A, Project💻📟                      |
|  15   | -                                    | -                                     | 12 04         | Q&A, Project💻📟                      |
