# vpiler
Compiles SystemVerilog into C code and then from there into a simulation binary.

Very early stage, currently supports less 1% of the SystemVerilog language.  Mostly written and tested on my phone under [termux](https://termux.dev/)
