{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1410190204382 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1410190204382 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 09 01:30:04 2014 " "Processing started: Tue Sep 09 01:30:04 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1410190204382 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1410190204382 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MIPS32 -c MIPS32 " "Command: quartus_sta MIPS32 -c MIPS32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1410190204383 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 0 1410190204426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1410190204536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410190204567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1410190204567 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "TimeQuest Timing Analyzer is analyzing 32 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1410190204740 ""}
{ "Info" "ISTA_SDC_FOUND" "MIPS32.sdc " "Reading SDC File: 'MIPS32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1410190204789 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410190204800 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1410190204815 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1410190204825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 64.360 " "Worst-case setup slack is 64.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   64.360         0.000 Clock  " "   64.360         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410190204854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204863 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 Clock  " "    0.499         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204863 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410190204863 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410190204865 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410190204866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 36.933 " "Worst-case minimum pulse width slack is 36.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.933         0.000 Clock  " "   36.933         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190204868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410190204868 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410190205075 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.360 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 64.360" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205091 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205091 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205091 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 64.360  " "Path #1: Setup slack is 64.360 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[19\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[19\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0 " "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.325      3.325  R        clock network delay " "     3.325      3.325  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.629      0.304     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[19\] " "     3.629      0.304     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[19\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.629      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[19\]\|regout " "     3.629      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[19\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[19] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.803      1.174 FF    IC  EX_Forward_Unit\|ForwardB_EX~3\|dataa " "     4.803      1.174 FF    IC  EX_Forward_Unit\|ForwardB_EX~3\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.417      0.614 FF  CELL  EX_Forward_Unit\|ForwardB_EX~3\|combout " "     5.417      0.614 FF  CELL  EX_Forward_Unit\|ForwardB_EX~3\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~3 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.114      0.697 FF    IC  EX_Forward_Unit\|ForwardB_EX~5\|datad " "     6.114      0.697 FF    IC  EX_Forward_Unit\|ForwardB_EX~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.320      0.206 FF  CELL  EX_Forward_Unit\|ForwardB_EX~5\|combout " "     6.320      0.206 FF  CELL  EX_Forward_Unit\|ForwardB_EX~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.695      0.375 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|datab " "     6.695      0.375 FF    IC  EX_Forward_Unit\|ForwardB_EX\[0\]\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.319      0.624 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout " "     7.319      0.624 FF  CELL  EX_Forward_Unit\|ForwardB_EX\[0\]\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardB_EX[0] } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 25 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.709      0.390 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~0\|datad " "     7.709      0.390 FF    IC  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~0\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[0]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.915      0.206 FR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~0\|combout " "     7.915      0.206 FR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[0]~0 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.956      1.041 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~2\|datac " "     8.956      1.041 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~2\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[0]~2 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.322      0.366 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~2\|combout " "     9.322      0.366 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[0]~2 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.693      0.371 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~3\|datad " "     9.693      0.371 RR    IC  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~3\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[0]~3 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.899      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~3\|combout " "     9.899      0.206 RR  CELL  EX_ALU_Mux\|ALU_Data_2_EX\[0\]~3\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU_Mux:EX_ALU_Mux|ALU_Data_2_EX[0]~3 } "NODE_NAME" } } { "EX_ALU_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU_Mux.v" 12 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.361      1.462 RR    IC  EX_ALU\|LessThan0~1\|datab " "    11.361      1.462 RR    IC  EX_ALU\|LessThan0~1\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~1 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.957      0.596 RR  CELL  EX_ALU\|LessThan0~1\|cout " "    11.957      0.596 RR  CELL  EX_ALU\|LessThan0~1\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~1 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.957      0.000 RR    IC  EX_ALU\|LessThan0~3\|cin " "    11.957      0.000 RR    IC  EX_ALU\|LessThan0~3\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.043      0.086 RF  CELL  EX_ALU\|LessThan0~3\|cout " "    12.043      0.086 RF  CELL  EX_ALU\|LessThan0~3\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.043      0.000 FF    IC  EX_ALU\|LessThan0~5\|cin " "    12.043      0.000 FF    IC  EX_ALU\|LessThan0~5\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.129      0.086 FR  CELL  EX_ALU\|LessThan0~5\|cout " "    12.129      0.086 FR  CELL  EX_ALU\|LessThan0~5\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.129      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin " "    12.129      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.215      0.086 RF  CELL  EX_ALU\|LessThan0~7\|cout " "    12.215      0.086 RF  CELL  EX_ALU\|LessThan0~7\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.215      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin " "    12.215      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.301      0.086 FR  CELL  EX_ALU\|LessThan0~9\|cout " "    12.301      0.086 FR  CELL  EX_ALU\|LessThan0~9\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.301      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin " "    12.301      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.387      0.086 RF  CELL  EX_ALU\|LessThan0~11\|cout " "    12.387      0.086 RF  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.387      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin " "    12.387      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.473      0.086 FR  CELL  EX_ALU\|LessThan0~13\|cout " "    12.473      0.086 FR  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.473      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin " "    12.473      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.663      0.190 RF  CELL  EX_ALU\|LessThan0~15\|cout " "    12.663      0.190 RF  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.663      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin " "    12.663      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.749      0.086 FR  CELL  EX_ALU\|LessThan0~17\|cout " "    12.749      0.086 FR  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.749      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin " "    12.749      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.835      0.086 RF  CELL  EX_ALU\|LessThan0~19\|cout " "    12.835      0.086 RF  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.835      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin " "    12.835      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.921      0.086 FR  CELL  EX_ALU\|LessThan0~21\|cout " "    12.921      0.086 FR  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.921      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin " "    12.921      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.007      0.086 RF  CELL  EX_ALU\|LessThan0~23\|cout " "    13.007      0.086 RF  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.007      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin " "    13.007      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.093      0.086 FR  CELL  EX_ALU\|LessThan0~25\|cout " "    13.093      0.086 FR  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.093      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin " "    13.093      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.179      0.086 RF  CELL  EX_ALU\|LessThan0~27\|cout " "    13.179      0.086 RF  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.179      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin " "    13.179      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.265      0.086 FR  CELL  EX_ALU\|LessThan0~29\|cout " "    13.265      0.086 FR  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.265      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin " "    13.265      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.440      0.175 RF  CELL  EX_ALU\|LessThan0~31\|cout " "    13.440      0.175 RF  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.440      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin " "    13.440      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.526      0.086 FR  CELL  EX_ALU\|LessThan0~33\|cout " "    13.526      0.086 FR  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.526      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin " "    13.526      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.612      0.086 RF  CELL  EX_ALU\|LessThan0~35\|cout " "    13.612      0.086 RF  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.612      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin " "    13.612      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.698      0.086 FR  CELL  EX_ALU\|LessThan0~37\|cout " "    13.698      0.086 FR  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.698      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin " "    13.698      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.784      0.086 RF  CELL  EX_ALU\|LessThan0~39\|cout " "    13.784      0.086 RF  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.784      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin " "    13.784      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.870      0.086 FR  CELL  EX_ALU\|LessThan0~41\|cout " "    13.870      0.086 FR  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.870      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin " "    13.870      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.956      0.086 RF  CELL  EX_ALU\|LessThan0~43\|cout " "    13.956      0.086 RF  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.956      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin " "    13.956      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.042      0.086 FR  CELL  EX_ALU\|LessThan0~45\|cout " "    14.042      0.086 FR  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.042      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin " "    14.042      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.232      0.190 RF  CELL  EX_ALU\|LessThan0~47\|cout " "    14.232      0.190 RF  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.232      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin " "    14.232      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.318      0.086 FR  CELL  EX_ALU\|LessThan0~49\|cout " "    14.318      0.086 FR  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.318      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin " "    14.318      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.404      0.086 RF  CELL  EX_ALU\|LessThan0~51\|cout " "    14.404      0.086 RF  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.404      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin " "    14.404      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.490      0.086 FR  CELL  EX_ALU\|LessThan0~53\|cout " "    14.490      0.086 FR  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.490      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin " "    14.490      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.576      0.086 RF  CELL  EX_ALU\|LessThan0~55\|cout " "    14.576      0.086 RF  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.576      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin " "    14.576      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.662      0.086 FR  CELL  EX_ALU\|LessThan0~57\|cout " "    14.662      0.086 FR  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.662      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin " "    14.662      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.748      0.086 RF  CELL  EX_ALU\|LessThan0~59\|cout " "    14.748      0.086 RF  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.748      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin " "    14.748      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.834      0.086 FR  CELL  EX_ALU\|LessThan0~61\|cout " "    14.834      0.086 FR  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.834      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin " "    14.834      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.340      0.506 RR  CELL  EX_ALU\|LessThan0~62\|combout " "    15.340      0.506 RR  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.798      1.458 RR    IC  EX_ALU\|Mux31~5\|datad " "    16.798      1.458 RR    IC  EX_ALU\|Mux31~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.004      0.206 RR  CELL  EX_ALU\|Mux31~5\|combout " "    17.004      0.206 RR  CELL  EX_ALU\|Mux31~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.372      0.368 RR    IC  EX_ALU\|Mux31~6\|datad " "    17.372      0.368 RR    IC  EX_ALU\|Mux31~6\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.578      0.206 RR  CELL  EX_ALU\|Mux31~6\|combout " "    17.578      0.206 RR  CELL  EX_ALU\|Mux31~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.877      1.299 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a27\|portbaddr\[0\] " "    18.877      1.299 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a27\|portbaddr\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ram_block1a27 } "NODE_NAME" } } { "db/altsyncram_gqg1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_gqg1.tdf" 900 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.053      0.176 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0 " "    19.053      0.176 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ram_block1a27~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gqg1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_gqg1.tdf" 900 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.459      3.459  R        clock network delay " "    83.459      3.459  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    83.413     -0.046     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0 " "    83.413     -0.046     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ram_block1a27~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gqg1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_gqg1.tdf" 900 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    19.053 " "Data Arrival Time  :    19.053" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    83.413 " "Data Required Time :    83.413" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    64.360  " "Slack              :    64.360 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205093 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205111 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205111 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205111 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.499  " "Path #1: Hold slack is 0.499 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      3.357  R        clock network delay " "     3.357      3.357  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.661      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.661      0.304     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.661      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     3.661      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.661      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     3.661      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     4.054      0.393 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.054      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     4.054      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.162      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     4.162      0.108 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.357      3.357  R        clock network delay " "     3.357      3.357  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.663      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     3.663      0.306      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.162 " "Data Arrival Time  :     4.162" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.663 " "Data Required Time :     3.663" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.499  " "Slack              :     0.499 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205112 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 36.933" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205118 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205118 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205118 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205118 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 36.933  " "Path #1: slack is 36.933 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.100      1.100 RR  CELL  Clk\|combout " "     1.100      1.100 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\] " "     1.235      0.135 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk " "     1.235      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.585      1.350 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     2.585      1.350 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.420      0.835 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0 " "     3.420      0.835 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.100      1.100 FF  CELL  Clk\|combout " "    41.100      1.100 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\] " "    41.235      0.135 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk " "    41.235      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.585      1.350 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    42.585      1.350 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    43.420      0.835 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0 " "    43.420      0.835 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     3.067 " "Required Width   :     3.067" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    36.933 " "Slack            :    36.933" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205119 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1410190205120 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM " "Node: EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage\|MemRead_MEM was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1410190205208 "|MIPS32|EX_MEM_Pipeline_Stage:EX_MEM_Pipeline_Stage|MemRead_MEM"}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 75.052 " "Worst-case setup slack is 75.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   75.052         0.000 Clock  " "   75.052         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410190205231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.203 " "Worst-case hold slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205243 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203         0.000 Clock  " "    0.203         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205243 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410190205243 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410190205246 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1410190205250 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 37.873 " "Worst-case minimum pulse width slack is 37.873" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.873         0.000 Clock  " "   37.873         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1410190205253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1410190205253 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1410190205475 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 75.052 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 75.052" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205489 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205489 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205489 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 75.052  " "Path #1: Setup slack is 75.052 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\] " "From Node    : MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0 " "To Node      : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.701      1.701  R        clock network delay " "     1.701      1.701  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.135     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\] " "     1.836      0.135     uTco  MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.836      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]\|regout " "     1.836      0.000 FF  CELL  MEM_WB_Pipeline_Stage\|Instruction_WB\[17\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB_Pipeline_Stage:MEM_WB_Pipeline_Stage|Instruction_WB[17] } "NODE_NAME" } } { "MEM_WB_Pipeline_Stage.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/MEM_WB_Pipeline_Stage.v" 34 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.752      0.916 FF    IC  EX_Forward_Unit\|ForwardA_EX\[0\]~1\|datab " "     2.752      0.916 FF    IC  EX_Forward_Unit\|ForwardA_EX\[0\]~1\|datab" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardA_EX[0]~1 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.919      0.167 FF  CELL  EX_Forward_Unit\|ForwardA_EX\[0\]~1\|combout " "     2.919      0.167 FF  CELL  EX_Forward_Unit\|ForwardA_EX\[0\]~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardA_EX[0]~1 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.026      0.107 FF    IC  EX_Forward_Unit\|ForwardA_EX\[0\]~2\|datac " "     3.026      0.107 FF    IC  EX_Forward_Unit\|ForwardA_EX\[0\]~2\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardA_EX[0]~2 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.155      0.129 FF  CELL  EX_Forward_Unit\|ForwardA_EX\[0\]~2\|combout " "     3.155      0.129 FF  CELL  EX_Forward_Unit\|ForwardA_EX\[0\]~2\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardA_EX[0]~2 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.262      0.107 FF    IC  EX_Forward_Unit\|ForwardA_EX\[0\]~5\|datac " "     3.262      0.107 FF    IC  EX_Forward_Unit\|ForwardA_EX\[0\]~5\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardA_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.102 FF  CELL  EX_Forward_Unit\|ForwardA_EX\[0\]~5\|combout " "     3.364      0.102 FF  CELL  EX_Forward_Unit\|ForwardA_EX\[0\]~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_Unit:EX_Forward_Unit|ForwardA_EX[0]~5 } "NODE_NAME" } } { "EX_Forward_Unit.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_Unit.v" 24 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.697      0.333 FF    IC  EX_Forward_A\|Mux31~1\|datac " "     3.697      0.333 FF    IC  EX_Forward_A\|Mux31~1\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_A:EX_Forward_A|Mux31~1 } "NODE_NAME" } } { "EX_Forward_A.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_A.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.799      0.102 FF  CELL  EX_Forward_A\|Mux31~1\|combout " "     3.799      0.102 FF  CELL  EX_Forward_A\|Mux31~1\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_Forward_A:EX_Forward_A|Mux31~1 } "NODE_NAME" } } { "EX_Forward_A.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_Forward_A.v" 21 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.148      0.349 FF    IC  EX_ALU\|LessThan0~1\|dataa " "     4.148      0.349 FF    IC  EX_ALU\|LessThan0~1\|dataa" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~1 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291      0.143 FR  CELL  EX_ALU\|LessThan0~1\|cout " "     4.291      0.143 FR  CELL  EX_ALU\|LessThan0~1\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~1 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.291      0.000 RR    IC  EX_ALU\|LessThan0~3\|cin " "     4.291      0.000 RR    IC  EX_ALU\|LessThan0~3\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.325      0.034 RF  CELL  EX_ALU\|LessThan0~3\|cout " "     4.325      0.034 RF  CELL  EX_ALU\|LessThan0~3\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~3 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.325      0.000 FF    IC  EX_ALU\|LessThan0~5\|cin " "     4.325      0.000 FF    IC  EX_ALU\|LessThan0~5\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.034 FR  CELL  EX_ALU\|LessThan0~5\|cout " "     4.359      0.034 FR  CELL  EX_ALU\|LessThan0~5\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.359      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin " "     4.359      0.000 RR    IC  EX_ALU\|LessThan0~7\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.393      0.034 RF  CELL  EX_ALU\|LessThan0~7\|cout " "     4.393      0.034 RF  CELL  EX_ALU\|LessThan0~7\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~7 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.393      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin " "     4.393      0.000 FF    IC  EX_ALU\|LessThan0~9\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.427      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout " "     4.427      0.034 FR  CELL  EX_ALU\|LessThan0~9\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~9 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.427      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin " "     4.427      0.000 RR    IC  EX_ALU\|LessThan0~11\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.461      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout " "     4.461      0.034 RF  CELL  EX_ALU\|LessThan0~11\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~11 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.461      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin " "     4.461      0.000 FF    IC  EX_ALU\|LessThan0~13\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.495      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout " "     4.495      0.034 FR  CELL  EX_ALU\|LessThan0~13\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~13 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.495      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin " "     4.495      0.000 RR    IC  EX_ALU\|LessThan0~15\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.586      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout " "     4.586      0.091 RF  CELL  EX_ALU\|LessThan0~15\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~15 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.586      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin " "     4.586      0.000 FF    IC  EX_ALU\|LessThan0~17\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.620      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout " "     4.620      0.034 FR  CELL  EX_ALU\|LessThan0~17\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~17 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.620      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin " "     4.620      0.000 RR    IC  EX_ALU\|LessThan0~19\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.654      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout " "     4.654      0.034 RF  CELL  EX_ALU\|LessThan0~19\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~19 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.654      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin " "     4.654      0.000 FF    IC  EX_ALU\|LessThan0~21\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.688      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout " "     4.688      0.034 FR  CELL  EX_ALU\|LessThan0~21\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~21 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.688      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin " "     4.688      0.000 RR    IC  EX_ALU\|LessThan0~23\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.722      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout " "     4.722      0.034 RF  CELL  EX_ALU\|LessThan0~23\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~23 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.722      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin " "     4.722      0.000 FF    IC  EX_ALU\|LessThan0~25\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.756      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout " "     4.756      0.034 FR  CELL  EX_ALU\|LessThan0~25\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~25 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.756      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin " "     4.756      0.000 RR    IC  EX_ALU\|LessThan0~27\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.790      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout " "     4.790      0.034 RF  CELL  EX_ALU\|LessThan0~27\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~27 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.790      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin " "     4.790      0.000 FF    IC  EX_ALU\|LessThan0~29\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.824      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout " "     4.824      0.034 FR  CELL  EX_ALU\|LessThan0~29\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~29 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.824      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin " "     4.824      0.000 RR    IC  EX_ALU\|LessThan0~31\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.908      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout " "     4.908      0.084 RF  CELL  EX_ALU\|LessThan0~31\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~31 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.908      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin " "     4.908      0.000 FF    IC  EX_ALU\|LessThan0~33\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.942      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout " "     4.942      0.034 FR  CELL  EX_ALU\|LessThan0~33\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~33 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.942      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin " "     4.942      0.000 RR    IC  EX_ALU\|LessThan0~35\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.976      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout " "     4.976      0.034 RF  CELL  EX_ALU\|LessThan0~35\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~35 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.976      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin " "     4.976      0.000 FF    IC  EX_ALU\|LessThan0~37\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.010      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout " "     5.010      0.034 FR  CELL  EX_ALU\|LessThan0~37\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~37 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.010      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin " "     5.010      0.000 RR    IC  EX_ALU\|LessThan0~39\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.044      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout " "     5.044      0.034 RF  CELL  EX_ALU\|LessThan0~39\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~39 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.044      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin " "     5.044      0.000 FF    IC  EX_ALU\|LessThan0~41\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.078      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout " "     5.078      0.034 FR  CELL  EX_ALU\|LessThan0~41\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~41 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.078      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin " "     5.078      0.000 RR    IC  EX_ALU\|LessThan0~43\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.112      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout " "     5.112      0.034 RF  CELL  EX_ALU\|LessThan0~43\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~43 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.112      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin " "     5.112      0.000 FF    IC  EX_ALU\|LessThan0~45\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.146      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout " "     5.146      0.034 FR  CELL  EX_ALU\|LessThan0~45\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~45 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.146      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin " "     5.146      0.000 RR    IC  EX_ALU\|LessThan0~47\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.237      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout " "     5.237      0.091 RF  CELL  EX_ALU\|LessThan0~47\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~47 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.237      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin " "     5.237      0.000 FF    IC  EX_ALU\|LessThan0~49\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.271      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout " "     5.271      0.034 FR  CELL  EX_ALU\|LessThan0~49\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~49 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.271      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin " "     5.271      0.000 RR    IC  EX_ALU\|LessThan0~51\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.305      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout " "     5.305      0.034 RF  CELL  EX_ALU\|LessThan0~51\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~51 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.305      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin " "     5.305      0.000 FF    IC  EX_ALU\|LessThan0~53\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout " "     5.339      0.034 FR  CELL  EX_ALU\|LessThan0~53\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~53 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.339      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin " "     5.339      0.000 RR    IC  EX_ALU\|LessThan0~55\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.373      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout " "     5.373      0.034 RF  CELL  EX_ALU\|LessThan0~55\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~55 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.373      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin " "     5.373      0.000 FF    IC  EX_ALU\|LessThan0~57\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.407      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout " "     5.407      0.034 FR  CELL  EX_ALU\|LessThan0~57\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~57 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.407      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin " "     5.407      0.000 RR    IC  EX_ALU\|LessThan0~59\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout " "     5.441      0.034 RF  CELL  EX_ALU\|LessThan0~59\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~59 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin " "     5.441      0.000 FF    IC  EX_ALU\|LessThan0~61\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.475      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout " "     5.475      0.034 FR  CELL  EX_ALU\|LessThan0~61\|cout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~61 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.475      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin " "     5.475      0.000 RR    IC  EX_ALU\|LessThan0~62\|cin" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.637      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout " "     5.637      0.162 RR  CELL  EX_ALU\|LessThan0~62\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|LessThan0~62 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.050      0.413 RR    IC  EX_ALU\|Mux31~5\|datad " "     6.050      0.413 RR    IC  EX_ALU\|Mux31~5\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.107      0.057 RR  CELL  EX_ALU\|Mux31~5\|combout " "     6.107      0.057 RR  CELL  EX_ALU\|Mux31~5\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~5 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.210      0.103 RR    IC  EX_ALU\|Mux31~6\|datad " "     6.210      0.103 RR    IC  EX_ALU\|Mux31~6\|datad" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.267      0.057 RR  CELL  EX_ALU\|Mux31~6\|combout " "     6.267      0.057 RR  CELL  EX_ALU\|Mux31~6\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_ALU:EX_ALU|Mux31~6 } "NODE_NAME" } } { "EX_ALU.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/EX_ALU.v" 30 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.627      0.360 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a27\|portbaddr\[0\] " "     6.627      0.360 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a27\|portbaddr\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ram_block1a27 } "NODE_NAME" } } { "db/altsyncram_gqg1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_gqg1.tdf" 900 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.709      0.082 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0 " "     6.709      0.082 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ram_block1a27~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gqg1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_gqg1.tdf" 900 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    80.000     80.000           latch edge time " "    80.000     80.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.762      1.762  R        clock network delay " "    81.762      1.762  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    81.761     -0.001     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0 " "    81.761     -0.001     uTsu  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a27~portb_address_reg0" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_gqg1:auto_generated|ram_block1a27~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gqg1.tdf" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/db/altsyncram_gqg1.tdf" 900 2 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.709 " "Data Arrival Time  :     6.709" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    81.761 " "Data Required Time :    81.761" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    75.052  " "Slack              :    75.052 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205491 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.203" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{Clock\}\] " "-to_clock \[get_clocks \{Clock\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.203  " "Path #1: Hold slack is 0.203 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "From Node    : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "To Node      : IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : Clock " "Launch Clock : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : Clock " "Latch Clock  : Clock" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      1.732  R        clock network delay " "     1.732      1.732  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.867      0.135     uTco  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout " "     1.867      0.000 RR  CELL  IF_PC_Reg\|PC_IF\[0\]\|regout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.867      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac " "     1.867      0.000 RR    IC  IF_PC_Mux\|Next_PC_IF\[0\]~0\|datac" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.043      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout " "     2.043      0.176 RR  CELL  IF_PC_Mux\|Next_PC_IF\[0\]~0\|combout" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Mux:IF_PC_Mux|Next_PC_IF[0]~0 } "NODE_NAME" } } { "IF_PC_Mux.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Mux.v" 11 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.043      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain " "     2.043      0.000 RR    IC  IF_PC_Reg\|PC_IF\[0\]\|datain" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.083      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     2.083      0.040 RR  CELL  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.732      1.732  R        clock network delay " "     1.732      1.732  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.880      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\] " "     1.880      0.148      uTh  IF_PC_Reg:IF_PC_Reg\|PC_IF\[0\]" {  } { { "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_PC_Reg:IF_PC_Reg|PC_IF[0] } "NODE_NAME" } } { "IF_PC_Reg.v" "" { Text "C:/Users/Frank-Desktop/Documents/MIPS32_verilog/IF_PC_Reg.v" 10 -1 0 } }  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.083 " "Data Arrival Time  :     2.083" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.880 " "Data Required Time :     1.880" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.203  " "Slack              :     0.203 " {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""}  } {  } 0 332115 "%1!s!" 0 0 "" 0 -1 1410190205511 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 37.873" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{Clock\}\] " "Targets: \[get_clocks \{Clock\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205516 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205516 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205516 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 37.873  " "Path #1: slack is 37.873 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : Clock " "Clock            : Clock" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           Clk " "     0.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.548      0.548 RR  CELL  Clk\|combout " "     0.548      0.548 RR  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\] " "     0.614      0.066 RR    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk " "     0.614      0.000 RR  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.355      0.741 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "     1.355      0.741 RR    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.762      0.407 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0 " "     1.762      0.407 RR  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000     40.000           launch edge time " "    40.000     40.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           source latency " "    40.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.000      0.000           Clk " "    40.000      0.000           Clk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.548      0.548 FF  CELL  Clk\|combout " "    40.548      0.548 FF  CELL  Clk\|combout" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\] " "    40.614      0.066 FF    IC  Clk~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk " "    40.614      0.000 FF  CELL  Clk~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.355      0.741 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0 " "    41.355      0.741 FF    IC  MEM_Data_Memory\|Data_Memory_rtl_0\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.762      0.407 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0 " "    41.762      0.407 FF  CELL  MEM_Data_Memory:MEM_Data_Memory\|altsyncram:Data_Memory_rtl_0\|altsyncram_gqg1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     2.127 " "Required Width   :     2.127" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    40.000 " "Actual Width     :    40.000" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    37.873 " "Slack            :    37.873" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""}  } {  } 0 332113 "%1!s!" 0 0 "" 0 -1 1410190205517 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410190205653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1410190205717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "423 " "Peak virtual memory: 423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1410190205875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 09 01:30:05 2014 " "Processing ended: Tue Sep 09 01:30:05 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1410190205875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1410190205875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1410190205875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1410190205875 ""}
