Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Feb 20 16:57:36 2023
| Host         : JUSTIN-PC2021 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  238         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (238)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1800)
5. checking no_input_delay (21)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (238)
--------------------------
 There are 238 register/latch pins with no clock driven by root clock pin: s_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1800)
---------------------------------------------------
 There are 1800 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.148        0.000                      0                    1        0.554        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.148        0.000                      0                    1        0.554        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.554ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.148ns  (required time - arrival time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.846ns  (logic 0.580ns (31.426%)  route 1.266ns (68.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  s_clk_reg/Q
                         net (fo=2, routed)           1.266     6.808    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.932 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     6.932    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.080    s_clk_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                  8.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 s_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.186ns (28.855%)  route 0.459ns (71.145%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  s_clk_reg/Q
                         net (fo=2, routed)           0.459     2.046    s_clk
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     2.091 r  s_clk_i_1/O
                         net (fo=1, routed)           0.000     2.091    p_0_in
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  s_clk_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    s_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.554    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   s_clk_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1828 Endpoints
Min Delay          1828 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_11/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.387ns  (logic 5.483ns (23.444%)  route 17.904ns (76.556%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          6.610    22.641    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124    22.765 r  my_otter/OTTER_MEMORY/memory_reg_bram_11_i_6/O
                         net (fo=1, routed)           0.622    23.387    my_otter/OTTER_MEMORY/memory_reg_bram_11_i_6_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_11/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.283ns  (logic 5.483ns (23.550%)  route 17.800ns (76.450%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          6.393    22.423    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.124    22.547 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_37/O
                         net (fo=1, routed)           0.736    23.283    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_37_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.115ns  (logic 5.229ns (22.622%)  route 17.886ns (77.378%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          2.606    12.720    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.354    13.074 r  my_otter/OTTER_MEMORY/i__carry__5_i_1/O
                         net (fo=1, routed)           0.469    13.544    my_otter/ALU/p_0_in[21]
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.131 r  my_otter/ALU/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.131    my_otter/ALU/result0_inferred__0/i__carry__5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.353 f  my_otter/ALU/result0_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.286    14.639    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[27]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.299    14.938 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_74/O
                         net (fo=5, routed)           1.601    16.539    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_74_n_0
    SLICE_X31Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.663 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_56/O
                         net (fo=83, routed)          5.322    21.985    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_56_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124    22.109 r  my_otter/OTTER_MEMORY/memory_reg_bram_4_i_3/O
                         net (fo=1, routed)           1.006    23.115    my_otter/OTTER_MEMORY/memory_reg_bram_4_i_3_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_4/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_11/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.109ns  (logic 5.483ns (23.727%)  route 17.626ns (76.273%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          6.406    22.437    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.124    22.561 r  my_otter/OTTER_MEMORY/memory_reg_bram_11_i_3/O
                         net (fo=1, routed)           0.548    23.109    my_otter/OTTER_MEMORY/memory_reg_bram_11_i_3_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_11/WEA[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.097ns  (logic 5.483ns (23.739%)  route 17.614ns (76.261%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          6.208    22.238    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X48Y8          LUT6 (Prop_lut6_I1_O)        0.124    22.362 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_40/O
                         net (fo=1, routed)           0.735    23.097    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_40_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_10/WEA[1]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.097ns  (logic 5.483ns (23.739%)  route 17.614ns (76.261%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          6.433    22.463    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X50Y12         LUT6 (Prop_lut6_I1_O)        0.124    22.587 r  my_otter/OTTER_MEMORY/memory_reg_bram_10_i_5/O
                         net (fo=1, routed)           0.510    23.097    my_otter/OTTER_MEMORY/memory_reg_bram_10_i_5_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_10/WEA[1]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_10/WEA[0]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.088ns  (logic 5.483ns (23.748%)  route 17.605ns (76.252%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          6.381    22.412    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X51Y12         LUT6 (Prop_lut6_I1_O)        0.124    22.536 r  my_otter/OTTER_MEMORY/memory_reg_bram_10_i_6/O
                         net (fo=1, routed)           0.552    23.088    my_otter/OTTER_MEMORY/memory_reg_bram_10_i_6_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_10/WEA[0]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_11/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.044ns  (logic 5.483ns (23.794%)  route 17.561ns (76.206%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          6.408    22.438    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.124    22.562 r  my_otter/OTTER_MEMORY/memory_reg_bram_11_i_4/O
                         net (fo=1, routed)           0.481    23.044    my_otter/OTTER_MEMORY/memory_reg_bram_11_i_4_n_0
    RAMB36_X1Y1          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_11/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[2]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.038ns  (logic 5.483ns (23.800%)  route 17.555ns (76.200%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          1.496    11.610    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y17         LUT3 (Prop_lut3_I1_O)        0.352    11.962 r  my_otter/OTTER_MEMORY/i__carry__2_i_3/O
                         net (fo=1, routed)           0.794    12.755    my_otter/ALU/p_0_in[7]
    SLICE_X32Y16         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.709    13.464 r  my_otter/ALU/result0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.464    my_otter/ALU/result0_inferred__0/i__carry__2_n_0
    SLICE_X32Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.578 r  my_otter/ALU/result0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.578    my_otter/ALU/result0_inferred__0/i__carry__3_n_0
    SLICE_X32Y18         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.817 f  my_otter/ALU/result0_inferred__0/i__carry__4/O[2]
                         net (fo=2, routed)           0.827    14.645    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[21]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.302    14.947 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67/O
                         net (fo=2, routed)           0.960    15.907    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_67_n_0
    SLICE_X28Y19         LUT4 (Prop_lut4_I0_O)        0.124    16.031 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55/O
                         net (fo=84, routed)          5.957    21.988    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_55_n_0
    SLICE_X48Y7          LUT6 (Prop_lut6_I1_O)        0.124    22.112 r  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_38/O
                         net (fo=1, routed)           0.926    23.038    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_38_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_0/WEA[2]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            my_otter/OTTER_MEMORY/memory_reg_bram_1/WEA[3]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.950ns  (logic 5.229ns (22.784%)  route 17.721ns (77.216%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3 MUXF7=1 MUXF8=1 RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1                     0.000     0.000 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/CLKBWRCLK
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     2.454 r  my_otter/OTTER_MEMORY/memory_reg_bram_6/DOBDO[13]
                         net (fo=1, routed)           2.388     4.842    my_otter/OTTER_MEMORY/memory_reg_bram_6_n_54
    SLICE_X48Y24         LUT6 (Prop_lut6_I1_O)        0.124     4.966 r  my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6/O
                         net (fo=1, routed)           0.000     4.966    my_otter/OTTER_MEMORY/memory_mux_sel_a_pos_2_i_6_n_0
    SLICE_X48Y24         MUXF7 (Prop_muxf7_I1_O)      0.245     5.211 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3/O
                         net (fo=1, routed)           0.000     5.211    my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_3_n_0
    SLICE_X48Y24         MUXF8 (Prop_muxf8_I0_O)      0.104     5.315 r  my_otter/OTTER_MEMORY/memory_reg_mux_sel_a_pos_2_i_2/O
                         net (fo=76, routed)          1.951     7.266    my_otter/OTTER_MEMORY/memory_reg_mux_sel_b_pos_0_2[6]
    SLICE_X45Y14         LUT3 (Prop_lut3_I1_O)        0.316     7.582 f  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55/O
                         net (fo=11, routed)          1.286     8.868    my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_55_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I0_O)        0.124     8.992 f  my_otter/OTTER_MEMORY/result0_carry_i_11/O
                         net (fo=13, routed)          0.969     9.962    my_otter/OTTER_MEMORY/result0_carry_i_11_n_0
    SLICE_X35Y13         LUT2 (Prop_lut2_I1_O)        0.152    10.114 r  my_otter/OTTER_MEMORY/result0_carry_i_10/O
                         net (fo=92, routed)          2.606    12.720    my_otter/OTTER_MEMORY/result0_carry_i_10_n_0
    SLICE_X31Y20         LUT3 (Prop_lut3_I1_O)        0.354    13.074 r  my_otter/OTTER_MEMORY/i__carry__5_i_1/O
                         net (fo=1, routed)           0.469    13.544    my_otter/ALU/p_0_in[21]
    SLICE_X32Y19         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587    14.131 r  my_otter/ALU/result0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    14.131    my_otter/ALU/result0_inferred__0/i__carry__5_n_0
    SLICE_X32Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.353 f  my_otter/ALU/result0_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.286    14.639    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_78_0[27]
    SLICE_X31Y20         LUT5 (Prop_lut5_I4_O)        0.299    14.938 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_74/O
                         net (fo=5, routed)           1.601    16.539    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_74_n_0
    SLICE_X31Y15         LUT4 (Prop_lut4_I3_O)        0.124    16.663 f  my_otter/OTTER_MEMORY/memory_reg_bram_0_i_56/O
                         net (fo=83, routed)          5.825    22.488    my_otter/OTTER_MEMORY/memory_reg_bram_0_i_56_n_0
    SLICE_X48Y27         LUT6 (Prop_lut6_I2_O)        0.124    22.612 r  my_otter/OTTER_MEMORY/memory_reg_bram_1_i_3/O
                         net (fo=1, routed)           0.339    22.950    my_otter/OTTER_MEMORY/memory_reg_bram_1_i_3_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  my_otter/OTTER_MEMORY/memory_reg_bram_1/WEA[3]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_otter/OTTER_MEMORY/ioBuffer_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/Register/reg_file_reg_r1_0_31_0_5/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.706%)  route 0.154ns (45.294%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  my_otter/OTTER_MEMORY/ioBuffer_reg[5]/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/OTTER_MEMORY/ioBuffer_reg[5]/Q
                         net (fo=1, routed)           0.054     0.195    my_otter/OTTER_MEMORY/ioBuffer[5]
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.045     0.240 r  my_otter/OTTER_MEMORY/reg_file_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.100     0.340    my_otter/Register/reg_file_reg_r1_0_31_0_5/DIC1
    SLICE_X38Y14         RAMD32                                       r  my_otter/Register/reg_file_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_118/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_47/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.667%)  route 0.206ns (59.333%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_118/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_118/Q
                         net (fo=71, routed)          0.206     0.347    reg_file_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X46Y15         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_47/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/CU_FSM/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/CU_FSM/FSM_sequential_PS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.377ns  (logic 0.183ns (48.597%)  route 0.194ns (51.403%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  my_otter/CU_FSM/FSM_sequential_PS_reg[0]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_otter/CU_FSM/FSM_sequential_PS_reg[0]/Q
                         net (fo=24, routed)          0.194     0.335    my_otter/CU_FSM/PS[0]
    SLICE_X37Y12         LUT4 (Prop_lut4_I0_O)        0.042     0.377 r  my_otter/CU_FSM/FSM_sequential_PS[1]_i_1/O
                         net (fo=1, routed)           0.000     0.377    my_otter/CU_FSM/FSM_sequential_PS[1]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  my_otter/CU_FSM/FSM_sequential_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/CU_FSM/FSM_sequential_PS_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/CU_FSM/FSM_sequential_PS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.003%)  route 0.194ns (50.997%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y12         FDRE                         0.000     0.000 r  my_otter/CU_FSM/FSM_sequential_PS_reg[0]/C
    SLICE_X37Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  my_otter/CU_FSM/FSM_sequential_PS_reg[0]/Q
                         net (fo=24, routed)          0.194     0.335    my_otter/CU_FSM/PS[0]
    SLICE_X37Y12         LUT3 (Prop_lut3_I0_O)        0.045     0.380 r  my_otter/CU_FSM/FSM_sequential_PS[0]_i_1/O
                         net (fo=1, routed)           0.000     0.380    my_otter/CU_FSM/FSM_sequential_PS[0]_i_1_n_0
    SLICE_X37Y12         FDRE                                         r  my_otter/CU_FSM/FSM_sequential_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_118/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_157/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_118/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_118/Q
                         net (fo=71, routed)          0.240     0.381    reg_file_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X46Y14         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_157/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_118/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_170/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_118/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_118/Q
                         net (fo=71, routed)          0.240     0.381    reg_file_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X46Y14         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_170/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_118/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_12_17_i_42/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_118/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_118/Q
                         net (fo=71, routed)          0.240     0.381    reg_file_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X46Y14         FDRE                                         r  reg_file_reg_r1_0_31_12_17_i_42/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_118/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_6_11_i_57/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.029%)  route 0.240ns (62.971%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_118/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_118/Q
                         net (fo=71, routed)          0.240     0.381    reg_file_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X46Y14         FDRE                                         r  reg_file_reg_r1_0_31_6_11_i_57/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_otter/PC_MOD/PCint_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_otter/PC_MOD/PCint_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y15         FDRE                         0.000     0.000 r  my_otter/PC_MOD/PCint_reg[1]/C
    SLICE_X42Y15         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  my_otter/PC_MOD/PCint_reg[1]/Q
                         net (fo=5, routed)           0.187     0.351    my_otter/OTTER_MEMORY/Q[0]
    SLICE_X42Y15         LUT5 (Prop_lut5_I3_O)        0.045     0.396 r  my_otter/OTTER_MEMORY/PCint[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    my_otter/PC_MOD/D[0]
    SLICE_X42Y15         FDRE                                         r  my_otter/PC_MOD/PCint_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_file_reg_r1_0_31_0_5_i_118/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_file_reg_r1_0_31_0_5_i_117/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.141ns (33.813%)  route 0.276ns (66.187%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  reg_file_reg_r1_0_31_0_5_i_118/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_file_reg_r1_0_31_0_5_i_118/Q
                         net (fo=71, routed)          0.276     0.417    reg_file_reg_r1_0_31_0_5_i_118_n_0
    SLICE_X46Y13         FDRE                                         r  reg_file_reg_r1_0_31_0_5_i_117/CE
  -------------------------------------------------------------------    -------------------





