

================================================================
== Vitis HLS Report for 'D_drain_IO_L1_out_wrapper_2_0_x0'
================================================================
* Date:           Thu Sep 15 03:12:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |       57|    46737|  0.190 us|  0.156 ms|   57|  46737|     none|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- D_drain_IO_L1_out_wrapper_2_0_x0_loop_1          |       56|    46736|  14 ~ 11684|          -|          -|     4|        no|
        | + D_drain_IO_L1_out_wrapper_2_0_x0_loop_2         |       12|    11682|    2 ~ 1947|          -|          -|     6|        no|
        |  ++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_3       |     1552|     1552|         194|          -|          -|     8|        no|
        |   +++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_4     |      192|      192|          12|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_5   |        8|        8|           2|          -|          -|     4|        no|
        |  ++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_6       |      392|      392|          98|          -|          -|     4|        no|
        |   +++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_7     |       96|       96|           6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_8   |        4|        4|           2|          -|          -|     2|        no|
        |   +++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_9     |       96|       96|           6|          -|          -|    16|        no|
        |    ++++ D_drain_IO_L1_out_wrapper_2_0_x0_loop_10  |        4|        4|           2|          -|          -|     2|        no|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      236|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      342|     -|
|Register             |        -|      -|      868|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      996|      707|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |    Memory   |                       Module                      | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |local_D_V_U  |D_drain_IO_L1_out_boundary_wrapper_0_x0_local_D_V  |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total        |                                                   |        0|  128|  129|    0|    32|  128|     1|         4096|
    +-------------+---------------------------------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln10047_fu_710_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln691_1136_fu_513_p2  |         +|   0|  0|  12|           4|           1|
    |add_ln691_1137_fu_481_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln691_1138_fu_537_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln691_1139_fu_573_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln691_1140_fu_640_p2  |         +|   0|  0|  10|           3|           1|
    |add_ln691_1141_fu_670_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln691_1142_fu_700_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln691_1143_fu_658_p2  |         +|   0|  0|  12|           5|           1|
    |add_ln691_1144_fu_688_p2  |         +|   0|  0|   9|           2|           1|
    |add_ln691_fu_469_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln870_fu_652_p2      |      icmp|   0|  0|   8|           3|           1|
    |icmp_ln878_fu_579_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_990_fu_487_p2  |      icmp|   0|  0|   8|           3|           3|
    |icmp_ln890_991_fu_507_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln890_992_fu_519_p2  |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln890_993_fu_646_p2  |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln890_994_fu_567_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_995_fu_682_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_996_fu_664_p2  |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln890_997_fu_720_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_998_fu_694_p2  |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln890_fu_475_p2      |      icmp|   0|  0|   9|           3|           4|
    |ap_block_state1           |        or|   0|  0|   2|           1|           1|
    |ap_block_state13          |        or|   0|  0|   2|           1|           1|
    |ret_fu_501_p2             |        or|   0|  0|   6|           6|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 236|          92|          70|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  65|         16|    1|         16|
    |ap_done                                         |   9|          2|    1|          2|
    |c0_V_reg_174                                    |   9|          2|    3|          6|
    |c1_V_reg_185                                    |   9|          2|    3|          6|
    |c4_V_reg_414                                    |   9|          2|    3|          6|
    |c5_V_50_reg_425                                 |   9|          2|    5|         10|
    |c5_V_reg_436                                    |   9|          2|    5|         10|
    |c6_V_114_reg_447                                |   9|          2|    2|          4|
    |c6_V_reg_458                                    |   9|          2|    2|          4|
    |c7_V_reg_196                                    |   9|          2|    4|          8|
    |c8_V_reg_207                                    |   9|          2|    5|         10|
    |data_split_V_0_4_reg_248                        |   9|          2|   32|         64|
    |data_split_V_0_5_reg_332                        |   9|          2|   32|         64|
    |data_split_V_1_4_reg_238                        |   9|          2|   32|         64|
    |data_split_V_1_5_reg_314                        |   9|          2|   32|         64|
    |data_split_V_2_4_reg_228                        |   9|          2|   32|         64|
    |data_split_V_2_5_reg_296                        |   9|          2|   32|         64|
    |data_split_V_3_4_reg_218                        |   9|          2|   32|         64|
    |data_split_V_3_5_reg_278                        |   9|          2|   32|         64|
    |fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_din    |  14|          3|  128|        384|
    |fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_blk_n  |   9|          2|    1|          2|
    |fifo_D_drain_PE_0_2_x0149_blk_n                 |   9|          2|    1|          2|
    |local_D_V_address0                              |  20|          4|    5|         20|
    |n_V_reg_258                                     |   9|          2|    3|          6|
    |p_Val2_s_reg_269                                |   9|          2|  128|        256|
    |v1_V_reg_350                                    |   9|          2|   32|         64|
    |v2_V_1743_reg_382                               |   9|          2|   32|         64|
    |v2_V_1744_reg_366                               |   9|          2|   32|         64|
    |v2_V_reg_398                                    |   9|          2|   32|         64|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 342|         77|  685|       1522|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+-----+----+-----+-----------+
    |           Name           |  FF | LUT| Bits| Const Bits|
    +--------------------------+-----+----+-----+-----------+
    |add_ln691_1136_reg_770    |    4|   0|    4|          0|
    |add_ln691_1137_reg_758    |    3|   0|    3|          0|
    |add_ln691_1138_reg_787    |    5|   0|    5|          0|
    |add_ln691_1139_reg_825    |    3|   0|    3|          0|
    |add_ln691_1140_reg_849    |    3|   0|    3|          0|
    |add_ln691_1141_reg_869    |    5|   0|    5|          0|
    |add_ln691_1142_reg_890    |    2|   0|    2|          0|
    |add_ln691_1143_reg_861    |    5|   0|    5|          0|
    |add_ln691_1144_reg_882    |    2|   0|    2|          0|
    |add_ln691_reg_750         |    3|   0|    3|          0|
    |ap_CS_fsm                 |   15|   0|   15|          0|
    |ap_done_reg               |    1|   0|    1|          0|
    |c0_V_reg_174              |    3|   0|    3|          0|
    |c1_V_reg_185              |    3|   0|    3|          0|
    |c4_V_reg_414              |    3|   0|    3|          0|
    |c5_V_50_reg_425           |    5|   0|    5|          0|
    |c5_V_reg_436              |    5|   0|    5|          0|
    |c6_V_114_reg_447          |    2|   0|    2|          0|
    |c6_V_reg_458              |    2|   0|    2|          0|
    |c7_V_reg_196              |    4|   0|    4|          0|
    |c8_V_reg_207              |    5|   0|    5|          0|
    |data_split_V_0_4_reg_248  |   32|   0|   32|          0|
    |data_split_V_0_5_reg_332  |   32|   0|   32|          0|
    |data_split_V_0_reg_812    |   32|   0|   32|          0|
    |data_split_V_1_4_reg_238  |   32|   0|   32|          0|
    |data_split_V_1_5_reg_314  |   32|   0|   32|          0|
    |data_split_V_2_4_reg_228  |   32|   0|   32|          0|
    |data_split_V_2_5_reg_296  |   32|   0|   32|          0|
    |data_split_V_3_4_reg_218  |   32|   0|   32|          0|
    |data_split_V_3_5_reg_278  |   32|   0|   32|          0|
    |empty_reg_783             |    2|   0|    2|          0|
    |icmp_ln870_reg_857        |    1|   0|    1|          0|
    |icmp_ln890_991_reg_766    |    1|   0|    1|          0|
    |local_D_V_addr_reg_804    |    5|   0|    5|          0|
    |n_V_reg_258               |    3|   0|    3|          0|
    |p_Repl2_1209_fu_118       |   32|   0|   32|          0|
    |p_Repl2_1210_fu_122       |   32|   0|   32|          0|
    |p_Repl2_1211_fu_126       |   32|   0|   32|          0|
    |p_Repl2_s_fu_114          |   32|   0|   32|          0|
    |p_Val2_s_reg_269          |  128|   0|  128|          0|
    |shl_ln890_reg_874         |    4|   0|    5|          1|
    |tmp_reg_778               |    1|   0|    1|          0|
    |v1_V_reg_350              |   32|   0|   32|          0|
    |v2_V_1743_reg_382         |   32|   0|   32|          0|
    |v2_V_1744_reg_366         |   32|   0|   32|          0|
    |v2_V_reg_398              |   32|   0|   32|          0|
    |zext_ln1497_reg_844       |   96|   0|  128|         32|
    +--------------------------+-----+----+-----+-----------+
    |Total                     |  868|   0|  901|         33|
    +--------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|                     RTL Ports                    | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x0|  return value|
|ap_rst                                            |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x0|  return value|
|ap_start                                          |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x0|  return value|
|ap_done                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x0|  return value|
|ap_continue                                       |   in|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x0|  return value|
|ap_idle                                           |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x0|  return value|
|ap_ready                                          |  out|    1|  ap_ctrl_hs|          D_drain_IO_L1_out_wrapper_2_0_x0|  return value|
|fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_dout     |   in|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_1_x0182|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_empty_n  |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_1_x0182|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_read     |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_1_x0182|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_din      |  out|  128|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_0_x0181|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_full_n   |   in|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_0_x0181|       pointer|
|fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_write    |  out|    1|     ap_fifo|  fifo_D_drain_D_drain_IO_L1_out_2_0_x0181|       pointer|
|fifo_D_drain_PE_0_2_x0149_dout                    |   in|   32|     ap_fifo|                 fifo_D_drain_PE_0_2_x0149|       pointer|
|fifo_D_drain_PE_0_2_x0149_empty_n                 |   in|    1|     ap_fifo|                 fifo_D_drain_PE_0_2_x0149|       pointer|
|fifo_D_drain_PE_0_2_x0149_read                    |  out|    1|     ap_fifo|                 fifo_D_drain_PE_0_2_x0149|       pointer|
+--------------------------------------------------+-----+-----+------------+------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 10 4 2 
4 --> 5 10 
5 --> 6 4 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 5 
10 --> 11 3 
11 --> 12 14 10 
12 --> 13 11 
13 --> 12 
14 --> 15 11 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Repl2_s = alloca i32 1"   --->   Operation 16 'alloca' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Repl2_1209 = alloca i32 1"   --->   Operation 17 'alloca' 'p_Repl2_1209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Repl2_1210 = alloca i32 1"   --->   Operation 18 'alloca' 'p_Repl2_1210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_Repl2_1211 = alloca i32 1"   --->   Operation 19 'alloca' 'p_Repl2_1211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0182, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0181, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %fifo_D_drain_PE_0_2_x0149, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0182, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0181, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_D_drain_PE_0_2_x0149, void @empty_816, i32 0, i32 0, void @empty_2280, i32 0, i32 0, void @empty_2280, void @empty_2280, void @empty_2280, i32 0, i32 0, i32 0, i32 0, void @empty_2280, void @empty_2280"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%local_D_V = alloca i64 1" [./dut.cpp:9999]   --->   Operation 26 'alloca' 'local_D_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%br_ln10002 = br void" [./dut.cpp:10002]   --->   Operation 27 'br' 'br_ln10002' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.57>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c0_V = phi i3 0, void, i3 %add_ln691, void"   --->   Operation 28 'phi' 'c0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.57ns)   --->   "%add_ln691 = add i3 %c0_V, i3 1"   --->   Operation 29 'add' 'add_ln691' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.49ns)   --->   "%icmp_ln890 = icmp_eq  i3 %c0_V, i3 4"   --->   Operation 30 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln10002 = br i1 %icmp_ln890, void %.split24, void" [./dut.cpp:10002]   --->   Operation 32 'br' 'br_ln10002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln10002 = specloopname void @_ssdm_op_SpecLoopName, void @empty_420" [./dut.cpp:10002]   --->   Operation 33 'specloopname' 'specloopname_ln10002' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln10003 = br void" [./dut.cpp:10003]   --->   Operation 34 'br' 'br_ln10003' <Predicate = (!icmp_ln890)> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln10070 = ret" [./dut.cpp:10070]   --->   Operation 35 'ret' 'ret_ln10070' <Predicate = (icmp_ln890)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.73>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void %.split24, i3 %add_ln691_1137, void %.loopexit421"   --->   Operation 36 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.57ns)   --->   "%add_ln691_1137 = add i3 %c1_V, i3 1"   --->   Operation 37 'add' 'add_ln691_1137' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.49ns)   --->   "%icmp_ln890_990 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 38 'icmp' 'icmp_ln890_990' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln10003 = br i1 %icmp_ln890_990, void %.split22, void" [./dut.cpp:10003]   --->   Operation 40 'br' 'br_ln10003' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1461 = specloopname void @_ssdm_op_SpecLoopName, void @empty_797"   --->   Operation 41 'specloopname' 'specloopname_ln1461' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_991)   --->   "%ret_168 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %c1_V, i3 0"   --->   Operation 42 'bitconcatenate' 'ret_168' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln890_991)   --->   "%ret = or i6 %ret_168, i6 2"   --->   Operation 43 'or' 'ret' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.61ns) (out node of the LUT)   --->   "%icmp_ln890_991 = icmp_ult  i6 %ret, i6 42"   --->   Operation 44 'icmp' 'icmp_ln890_991' <Predicate = (!icmp_ln890_990)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln10004 = br i1 %icmp_ln890_991, void %.loopexit421, void %.preheader42.preheader" [./dut.cpp:10004]   --->   Operation 45 'br' 'br_ln10004' <Predicate = (!icmp_ln890_990)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader42"   --->   Operation 46 'br' 'br_ln890' <Predicate = (!icmp_ln890_990 & icmp_ln890_991)> <Delay = 0.38>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 47 'br' 'br_ln0' <Predicate = (icmp_ln890_990)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1136, void, i4 0, void %.preheader42.preheader"   --->   Operation 48 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.70ns)   --->   "%add_ln691_1136 = add i4 %c7_V, i4 1"   --->   Operation 49 'add' 'add_ln691_1136' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.65ns)   --->   "%icmp_ln890_992 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 50 'icmp' 'icmp_ln890_992' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 51 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln10011 = br i1 %icmp_ln890_992, void %.split10, void %.preheader5.preheader" [./dut.cpp:10011]   --->   Operation 52 'br' 'br_ln10011' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln10011 = specloopname void @_ssdm_op_SpecLoopName, void @empty_404" [./dut.cpp:10011]   --->   Operation 53 'specloopname' 'specloopname_ln10011' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c7_V, i32 2"   --->   Operation 54 'bitselect' 'tmp' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty = trunc i4 %c7_V"   --->   Operation 55 'trunc' 'empty' <Predicate = (!icmp_ln890_992)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.38ns)   --->   "%br_ln10013 = br void" [./dut.cpp:10013]   --->   Operation 56 'br' 'br_ln10013' <Predicate = (!icmp_ln890_992)> <Delay = 0.38>
ST_4 : Operation 57 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader5"   --->   Operation 57 'br' 'br_ln890' <Predicate = (icmp_ln890_992)> <Delay = 0.38>

State 5 <SV = 4> <Delay = 0.73>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%c8_V = phi i5 0, void %.split10, i5 %add_ln691_1138, void %branch4"   --->   Operation 58 'phi' 'c8_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.70ns)   --->   "%add_ln691_1138 = add i5 %c8_V, i5 1"   --->   Operation 59 'add' 'add_ln691_1138' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_Repl2_load = load i32 %p_Repl2_s"   --->   Operation 60 'load' 'p_Repl2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%p_Repl2_1209_load = load i32 %p_Repl2_1209"   --->   Operation 61 'load' 'p_Repl2_1209_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%p_Repl2_1210_load = load i32 %p_Repl2_1210"   --->   Operation 62 'load' 'p_Repl2_1210_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%p_Repl2_1211_load = load i32 %p_Repl2_1211"   --->   Operation 63 'load' 'p_Repl2_1211_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %c8_V, i1 %tmp" [./dut.cpp:10021]   --->   Operation 64 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln10021 = zext i6 %tmp_s" [./dut.cpp:10021]   --->   Operation 65 'zext' 'zext_ln10021' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%local_D_V_addr = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10021" [./dut.cpp:10021]   --->   Operation 66 'getelementptr' 'local_D_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.63ns)   --->   "%icmp_ln890_994 = icmp_eq  i5 %c8_V, i5 16"   --->   Operation 67 'icmp' 'icmp_ln890_994' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 68 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln10013 = br i1 %icmp_ln890_994, void %.split8, void" [./dut.cpp:10013]   --->   Operation 69 'br' 'br_ln10013' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10021]   --->   Operation 70 'load' 'out_data_V' <Predicate = (!icmp_ln890_994)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader42"   --->   Operation 71 'br' 'br_ln0' <Predicate = (icmp_ln890_994)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln10013 = specloopname void @_ssdm_op_SpecLoopName, void @empty_403" [./dut.cpp:10013]   --->   Operation 72 'specloopname' 'specloopname_ln10013' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.21ns)   --->   "%data_split_V_0 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_D_drain_PE_0_2_x0149" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'data_split_V_0' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 74 [1/2] (0.73ns)   --->   "%out_data_V = load i5 %local_D_V_addr" [./dut.cpp:10021]   --->   Operation 74 'load' 'out_data_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln10022 = br void" [./dut.cpp:10022]   --->   Operation 75 'br' 'br_ln10022' <Predicate = true> <Delay = 0.38>

State 7 <SV = 6> <Delay = 0.65>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%data_split_V_3_4 = phi i32 %p_Repl2_1211_load, void %.split8, i32 %data_split_V_3_5, void %.split9"   --->   Operation 76 'phi' 'data_split_V_3_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%data_split_V_2_4 = phi i32 %p_Repl2_1210_load, void %.split8, i32 %data_split_V_2_5, void %.split9"   --->   Operation 77 'phi' 'data_split_V_2_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%data_split_V_1_4 = phi i32 %p_Repl2_1209_load, void %.split8, i32 %data_split_V_1_5, void %.split9"   --->   Operation 78 'phi' 'data_split_V_1_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%data_split_V_0_4 = phi i32 %p_Repl2_load, void %.split8, i32 %data_split_V_0_5, void %.split9"   --->   Operation 79 'phi' 'data_split_V_0_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%n_V = phi i3 0, void %.split8, i3 %add_ln691_1139, void %.split9"   --->   Operation 80 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i128 %out_data_V, void %.split8, i128 %zext_ln1497, void %.split9"   --->   Operation 81 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 82 [1/1] (0.57ns)   --->   "%add_ln691_1139 = add i3 %n_V, i3 1"   --->   Operation 82 'add' 'add_ln691_1139' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 83 [1/1] (0.49ns)   --->   "%icmp_ln878 = icmp_eq  i3 %n_V, i3 4"   --->   Operation 83 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln10022 = br i1 %icmp_ln878, void %.split, void" [./dut.cpp:10022]   --->   Operation 85 'br' 'br_ln10022' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_458"   --->   Operation 86 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%data_split_V_0_36 = trunc i128 %p_Val2_s"   --->   Operation 87 'trunc' 'data_split_V_0_36' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln10023 = trunc i3 %n_V" [./dut.cpp:10023]   --->   Operation 88 'trunc' 'trunc_ln10023' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.65ns)   --->   "%switch_ln10023 = switch i2 %trunc_ln10023, void %branch3, i2 0, void %.split9, i2 1, void %branch1, i2 2, void %branch2" [./dut.cpp:10023]   --->   Operation 89 'switch' 'switch_ln10023' <Predicate = (!icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln10023 = br void %.split9" [./dut.cpp:10023]   --->   Operation 90 'br' 'br_ln10023' <Predicate = (!icmp_ln878 & trunc_ln10023 == 2)> <Delay = 0.38>
ST_7 : Operation 91 [1/1] (0.38ns)   --->   "%br_ln10023 = br void %.split9" [./dut.cpp:10023]   --->   Operation 91 'br' 'br_ln10023' <Predicate = (!icmp_ln878 & trunc_ln10023 == 1)> <Delay = 0.38>
ST_7 : Operation 92 [1/1] (0.38ns)   --->   "%br_ln10023 = br void %.split9" [./dut.cpp:10023]   --->   Operation 92 'br' 'br_ln10023' <Predicate = (!icmp_ln878 & trunc_ln10023 == 3)> <Delay = 0.38>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%r = partselect i96 @_ssdm_op_PartSelect.i96.i128.i32.i32, i128 %p_Val2_s, i32 32, i32 127"   --->   Operation 93 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i96 %r"   --->   Operation 94 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.65ns)   --->   "%switch_ln10031 = switch i2 %empty, void %branch7, i2 0, void %branch4, i2 1, void %branch5, i2 2, void %branch6" [./dut.cpp:10031]   --->   Operation 95 'switch' 'switch_ln10031' <Predicate = (icmp_ln878)> <Delay = 0.65>
ST_7 : Operation 96 [1/1] (0.38ns)   --->   "%br_ln10031 = br void %branch4" [./dut.cpp:10031]   --->   Operation 96 'br' 'br_ln10031' <Predicate = (icmp_ln878 & empty == 2)> <Delay = 0.38>
ST_7 : Operation 97 [1/1] (0.38ns)   --->   "%br_ln10031 = br void %branch4" [./dut.cpp:10031]   --->   Operation 97 'br' 'br_ln10031' <Predicate = (icmp_ln878 & empty == 1)> <Delay = 0.38>
ST_7 : Operation 98 [1/1] (0.38ns)   --->   "%br_ln10031 = br void %branch4" [./dut.cpp:10031]   --->   Operation 98 'br' 'br_ln10031' <Predicate = (icmp_ln878 & empty == 3)> <Delay = 0.38>

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%data_split_V_3_5 = phi i32 %data_split_V_0_36, void %branch3, i32 %data_split_V_3_4, void %branch2, i32 %data_split_V_3_4, void %branch1, i32 %data_split_V_3_4, void %.split"   --->   Operation 99 'phi' 'data_split_V_3_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%data_split_V_2_5 = phi i32 %data_split_V_2_4, void %branch3, i32 %data_split_V_0_36, void %branch2, i32 %data_split_V_2_4, void %branch1, i32 %data_split_V_2_4, void %.split"   --->   Operation 100 'phi' 'data_split_V_2_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%data_split_V_1_5 = phi i32 %data_split_V_1_4, void %branch3, i32 %data_split_V_1_4, void %branch2, i32 %data_split_V_0_36, void %branch1, i32 %data_split_V_1_4, void %.split"   --->   Operation 101 'phi' 'data_split_V_1_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%data_split_V_0_5 = phi i32 %data_split_V_0_4, void %branch3, i32 %data_split_V_0_4, void %branch2, i32 %data_split_V_0_4, void %branch1, i32 %data_split_V_0_36, void %.split"   --->   Operation 102 'phi' 'data_split_V_0_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 103 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 0.73>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%v1_V = phi i32 %data_split_V_0, void %branch7, i32 %data_split_V_3_4, void %branch6, i32 %data_split_V_3_4, void %branch5, i32 %data_split_V_3_4, void"   --->   Operation 104 'phi' 'v1_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%v2_V_1744 = phi i32 %data_split_V_2_4, void %branch7, i32 %data_split_V_0, void %branch6, i32 %data_split_V_2_4, void %branch5, i32 %data_split_V_2_4, void"   --->   Operation 105 'phi' 'v2_V_1744' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%v2_V_1743 = phi i32 %data_split_V_1_4, void %branch7, i32 %data_split_V_1_4, void %branch6, i32 %data_split_V_0, void %branch5, i32 %data_split_V_1_4, void"   --->   Operation 106 'phi' 'v2_V_1743' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%v2_V = phi i32 %data_split_V_0_4, void %branch7, i32 %data_split_V_0_4, void %branch6, i32 %data_split_V_0_4, void %branch5, i32 %data_split_V_0, void"   --->   Operation 107 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %v1_V, i32 %v2_V_1744, i32 %v2_V_1743, i32 %v2_V"   --->   Operation 108 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (0.73ns)   --->   "%store_ln10033 = store i128 %p_Result_s, i5 %local_D_V_addr" [./dut.cpp:10033]   --->   Operation 109 'store' 'store_ln10033' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%store_ln145 = store i32 %v1_V, i32 %p_Repl2_1211" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'store' 'store_ln145' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1744, i32 %p_Repl2_1210"   --->   Operation 111 'store' 'store_ln674' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V_1743, i32 %p_Repl2_1209"   --->   Operation 112 'store' 'store_ln674' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%store_ln674 = store i32 %v2_V, i32 %p_Repl2_s"   --->   Operation 113 'store' 'store_ln674' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 114 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 0.61>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%c4_V = phi i3 %add_ln691_1140, void %.loopexit, i3 0, void %.preheader5.preheader"   --->   Operation 115 'phi' 'c4_V' <Predicate = (icmp_ln890_991)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.57ns)   --->   "%add_ln691_1140 = add i3 %c4_V, i3 1"   --->   Operation 116 'add' 'add_ln691_1140' <Predicate = (icmp_ln890_991)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 117 [1/1] (0.49ns)   --->   "%icmp_ln890_993 = icmp_eq  i3 %c4_V, i3 4"   --->   Operation 117 'icmp' 'icmp_ln890_993' <Predicate = (icmp_ln890_991)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 118 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln890_991)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln10037 = br i1 %icmp_ln890_993, void %.split20, void %.loopexit421.loopexit" [./dut.cpp:10037]   --->   Operation 119 'br' 'br_ln10037' <Predicate = (icmp_ln890_991)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_409"   --->   Operation 120 'specloopname' 'specloopname_ln1616' <Predicate = (icmp_ln890_991 & !icmp_ln890_993)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (0.49ns)   --->   "%icmp_ln870 = icmp_eq  i3 %c4_V, i3 0"   --->   Operation 121 'icmp' 'icmp_ln870' <Predicate = (icmp_ln890_991 & !icmp_ln890_993)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln10039 = br i1 %icmp_ln870, void %.preheader.preheader, void %.preheader3.preheader" [./dut.cpp:10039]   --->   Operation 122 'br' 'br_ln10039' <Predicate = (icmp_ln890_991 & !icmp_ln890_993)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 123 'br' 'br_ln890' <Predicate = (icmp_ln890_991 & !icmp_ln890_993 & !icmp_ln870)> <Delay = 0.38>
ST_10 : Operation 124 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader3"   --->   Operation 124 'br' 'br_ln890' <Predicate = (icmp_ln890_991 & !icmp_ln890_993 & icmp_ln870)> <Delay = 0.38>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit421"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln890_991 & icmp_ln890_993)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 126 'br' 'br_ln0' <Predicate = (icmp_ln890_993) | (!icmp_ln890_991)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 0.70>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%c5_V_50 = phi i5 %add_ln691_1143, void, i5 0, void %.preheader.preheader"   --->   Operation 127 'phi' 'c5_V_50' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.70ns)   --->   "%add_ln691_1143 = add i5 %c5_V_50, i5 1"   --->   Operation 128 'add' 'add_ln691_1143' <Predicate = (!icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 129 [1/1] (0.63ns)   --->   "%icmp_ln890_996 = icmp_eq  i5 %c5_V_50, i5 16"   --->   Operation 129 'icmp' 'icmp_ln890_996' <Predicate = (!icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 130 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln10054 = br i1 %icmp_ln890_996, void %.split14, void %.loopexit.loopexit" [./dut.cpp:10054]   --->   Operation 131 'br' 'br_ln10054' <Predicate = (!icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln10054 = specloopname void @_ssdm_op_SpecLoopName, void @empty_406" [./dut.cpp:10054]   --->   Operation 132 'specloopname' 'specloopname_ln10054' <Predicate = (!icmp_ln870 & !icmp_ln890_996)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.38ns)   --->   "%br_ln10056 = br void" [./dut.cpp:10056]   --->   Operation 133 'br' 'br_ln10056' <Predicate = (!icmp_ln870 & !icmp_ln890_996)> <Delay = 0.38>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 134 'br' 'br_ln0' <Predicate = (!icmp_ln870 & icmp_ln890_996)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1141, void, i5 0, void %.preheader3.preheader"   --->   Operation 135 'phi' 'c5_V' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.70ns)   --->   "%add_ln691_1141 = add i5 %c5_V, i5 1"   --->   Operation 136 'add' 'add_ln691_1141' <Predicate = (icmp_ln870)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%shl_ln890 = shl i5 %c5_V, i5 1"   --->   Operation 137 'shl' 'shl_ln890' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.63ns)   --->   "%icmp_ln890_995 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 138 'icmp' 'icmp_ln890_995' <Predicate = (icmp_ln870)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 139 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln10040 = br i1 %icmp_ln890_995, void %.split18, void %.loopexit.loopexit17" [./dut.cpp:10040]   --->   Operation 140 'br' 'br_ln10040' <Predicate = (icmp_ln870)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln10040 = specloopname void @_ssdm_op_SpecLoopName, void @empty_434" [./dut.cpp:10040]   --->   Operation 141 'specloopname' 'specloopname_ln10040' <Predicate = (icmp_ln870 & !icmp_ln890_995)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.38ns)   --->   "%br_ln10042 = br void" [./dut.cpp:10042]   --->   Operation 142 'br' 'br_ln10042' <Predicate = (icmp_ln870 & !icmp_ln890_995)> <Delay = 0.38>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit"   --->   Operation 143 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_995)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader5"   --->   Operation 144 'br' 'br_ln0' <Predicate = (icmp_ln870 & icmp_ln890_995) | (!icmp_ln870 & icmp_ln890_996)> <Delay = 0.00>

State 12 <SV = 6> <Delay = 0.43>
ST_12 : Operation 145 [1/1] (0.00ns)   --->   "%c6_V_114 = phi i2 %add_ln691_1144, void %.split12, i2 0, void %.split14"   --->   Operation 145 'phi' 'c6_V_114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 146 [1/1] (0.43ns)   --->   "%add_ln691_1144 = add i2 %c6_V_114, i2 1"   --->   Operation 146 'add' 'add_ln691_1144' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 147 [1/1] (0.34ns)   --->   "%icmp_ln890_998 = icmp_eq  i2 %c6_V_114, i2 2"   --->   Operation 147 'icmp' 'icmp_ln890_998' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 148 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 148 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln10056 = br i1 %icmp_ln890_998, void %.split12, void" [./dut.cpp:10056]   --->   Operation 149 'br' 'br_ln10056' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 150 'br' 'br_ln0' <Predicate = (icmp_ln890_998)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 2.43>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln10056 = specloopname void @_ssdm_op_SpecLoopName, void @empty_405" [./dut.cpp:10056]   --->   Operation 151 'specloopname' 'specloopname_ln10056' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.21ns)   --->   "%tmp_503 = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_1_x0182" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'read' 'tmp_503' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 153 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0181, i128 %tmp_503" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 153 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_13 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 154 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 6> <Delay = 1.43>
ST_14 : Operation 155 [1/1] (0.00ns)   --->   "%c6_V = phi i2 %add_ln691_1142, void %.split16, i2 0, void %.split18"   --->   Operation 155 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 156 [1/1] (0.43ns)   --->   "%add_ln691_1142 = add i2 %c6_V, i2 1"   --->   Operation 156 'add' 'add_ln691_1142' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln10047 = zext i2 %c6_V" [./dut.cpp:10047]   --->   Operation 157 'zext' 'zext_ln10047' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.70ns)   --->   "%add_ln10047 = add i5 %shl_ln890, i5 %zext_ln10047" [./dut.cpp:10047]   --->   Operation 158 'add' 'add_ln10047' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln10047_1 = zext i5 %add_ln10047" [./dut.cpp:10047]   --->   Operation 159 'zext' 'zext_ln10047_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%local_D_V_addr_36 = getelementptr i128 %local_D_V, i64 0, i64 %zext_ln10047_1" [./dut.cpp:10047]   --->   Operation 160 'getelementptr' 'local_D_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.34ns)   --->   "%icmp_ln890_997 = icmp_eq  i2 %c6_V, i2 2"   --->   Operation 161 'icmp' 'icmp_ln890_997' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 162 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln10042 = br i1 %icmp_ln890_997, void %.split16, void" [./dut.cpp:10042]   --->   Operation 163 'br' 'br_ln10042' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 164 [2/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_36" [./dut.cpp:10047]   --->   Operation 164 'load' 'local_D_V_load' <Predicate = (!icmp_ln890_997)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_14 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader3"   --->   Operation 165 'br' 'br_ln0' <Predicate = (icmp_ln890_997)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 1.94>
ST_15 : Operation 166 [1/1] (0.00ns)   --->   "%specloopname_ln10042 = specloopname void @_ssdm_op_SpecLoopName, void @empty_463" [./dut.cpp:10042]   --->   Operation 166 'specloopname' 'specloopname_ln10042' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 167 [1/2] (0.73ns)   --->   "%local_D_V_load = load i5 %local_D_V_addr_36" [./dut.cpp:10047]   --->   Operation 167 'load' 'local_D_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 32> <RAM>
ST_15 : Operation 168 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_D_drain_D_drain_IO_L1_out_2_0_x0181, i128 %local_D_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 168 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 169 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_2_1_x0182]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_D_drain_IO_L1_out_2_0_x0181]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_D_drain_PE_0_2_x0149]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Repl2_s             (alloca           ) [ 0011111111111111]
p_Repl2_1209          (alloca           ) [ 0011111111111111]
p_Repl2_1210          (alloca           ) [ 0011111111111111]
p_Repl2_1211          (alloca           ) [ 0011111111111111]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000000]
local_D_V             (alloca           ) [ 0011111111111111]
br_ln10002            (br               ) [ 0111111111111111]
c0_V                  (phi              ) [ 0010000000000000]
add_ln691             (add              ) [ 0111111111111111]
icmp_ln890            (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10002            (br               ) [ 0000000000000000]
specloopname_ln10002  (specloopname     ) [ 0000000000000000]
br_ln10003            (br               ) [ 0011111111111111]
ret_ln10070           (ret              ) [ 0000000000000000]
c1_V                  (phi              ) [ 0001000000000000]
add_ln691_1137        (add              ) [ 0011111111111111]
icmp_ln890_990        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10003            (br               ) [ 0000000000000000]
specloopname_ln1461   (specloopname     ) [ 0000000000000000]
ret_168               (bitconcatenate   ) [ 0000000000000000]
ret                   (or               ) [ 0000000000000000]
icmp_ln890_991        (icmp             ) [ 0011111111111111]
br_ln10004            (br               ) [ 0000000000000000]
br_ln890              (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0111111111111111]
c7_V                  (phi              ) [ 0000100000000000]
add_ln691_1136        (add              ) [ 0011111111111111]
icmp_ln890_992        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10011            (br               ) [ 0000000000000000]
specloopname_ln10011  (specloopname     ) [ 0000000000000000]
tmp                   (bitselect        ) [ 0000011111000000]
empty                 (trunc            ) [ 0000011111000000]
br_ln10013            (br               ) [ 0011111111111111]
br_ln890              (br               ) [ 0011111111111111]
c8_V                  (phi              ) [ 0000010000000000]
add_ln691_1138        (add              ) [ 0011111111111111]
p_Repl2_load          (load             ) [ 0000001110000000]
p_Repl2_1209_load     (load             ) [ 0000001110000000]
p_Repl2_1210_load     (load             ) [ 0000001110000000]
p_Repl2_1211_load     (load             ) [ 0000001110000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000]
zext_ln10021          (zext             ) [ 0000000000000000]
local_D_V_addr        (getelementptr    ) [ 0000001111000000]
icmp_ln890_994        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10013            (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
specloopname_ln10013  (specloopname     ) [ 0000000000000000]
data_split_V_0        (read             ) [ 0000000111000000]
out_data_V            (load             ) [ 0011111111111111]
br_ln10022            (br               ) [ 0011111111111111]
data_split_V_3_4      (phi              ) [ 0000000111000000]
data_split_V_2_4      (phi              ) [ 0000000111000000]
data_split_V_1_4      (phi              ) [ 0000000111000000]
data_split_V_0_4      (phi              ) [ 0000000111000000]
n_V                   (phi              ) [ 0000000100000000]
p_Val2_s              (phi              ) [ 0000000100000000]
add_ln691_1139        (add              ) [ 0011111111111111]
icmp_ln878            (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10022            (br               ) [ 0000000000000000]
specloopname_ln674    (specloopname     ) [ 0000000000000000]
data_split_V_0_36     (trunc            ) [ 0011111111111111]
trunc_ln10023         (trunc            ) [ 0011111111111111]
switch_ln10023        (switch           ) [ 0011111111111111]
br_ln10023            (br               ) [ 0011111111111111]
br_ln10023            (br               ) [ 0011111111111111]
br_ln10023            (br               ) [ 0011111111111111]
r                     (partselect       ) [ 0000000000000000]
zext_ln1497           (zext             ) [ 0011111111111111]
switch_ln10031        (switch           ) [ 0011111111111111]
br_ln10031            (br               ) [ 0011111111111111]
br_ln10031            (br               ) [ 0011111111111111]
br_ln10031            (br               ) [ 0011111111111111]
data_split_V_3_5      (phi              ) [ 0011111111111111]
data_split_V_2_5      (phi              ) [ 0011111111111111]
data_split_V_1_5      (phi              ) [ 0011111111111111]
data_split_V_0_5      (phi              ) [ 0011111111111111]
br_ln0                (br               ) [ 0011111111111111]
v1_V                  (phi              ) [ 0000000001000000]
v2_V_1744             (phi              ) [ 0000000001000000]
v2_V_1743             (phi              ) [ 0000000001000000]
v2_V                  (phi              ) [ 0000000001000000]
p_Result_s            (bitconcatenate   ) [ 0000000000000000]
store_ln10033         (store            ) [ 0000000000000000]
store_ln145           (store            ) [ 0000000000000000]
store_ln674           (store            ) [ 0000000000000000]
store_ln674           (store            ) [ 0000000000000000]
store_ln674           (store            ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
c4_V                  (phi              ) [ 0000000000100000]
add_ln691_1140        (add              ) [ 0011111111111111]
icmp_ln890_993        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10037            (br               ) [ 0000000000000000]
specloopname_ln1616   (specloopname     ) [ 0000000000000000]
icmp_ln870            (icmp             ) [ 0011111111111111]
br_ln10039            (br               ) [ 0000000000000000]
br_ln890              (br               ) [ 0011111111111111]
br_ln890              (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
c5_V_50               (phi              ) [ 0000000000010000]
add_ln691_1143        (add              ) [ 0011111111111111]
icmp_ln890_996        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10054            (br               ) [ 0000000000000000]
specloopname_ln10054  (specloopname     ) [ 0000000000000000]
br_ln10056            (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0000000000000000]
c5_V                  (phi              ) [ 0000000000010000]
add_ln691_1141        (add              ) [ 0011111111111111]
shl_ln890             (shl              ) [ 0000000000000011]
icmp_ln890_995        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10040            (br               ) [ 0000000000000000]
specloopname_ln10040  (specloopname     ) [ 0000000000000000]
br_ln10042            (br               ) [ 0011111111111111]
br_ln0                (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
c6_V_114              (phi              ) [ 0000000000001000]
add_ln691_1144        (add              ) [ 0011111111111111]
icmp_ln890_998        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10056            (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
specloopname_ln10056  (specloopname     ) [ 0000000000000000]
tmp_503               (read             ) [ 0000000000000000]
write_ln174           (write            ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
c6_V                  (phi              ) [ 0000000000000010]
add_ln691_1142        (add              ) [ 0011111111111111]
zext_ln10047          (zext             ) [ 0000000000000000]
add_ln10047           (add              ) [ 0000000000000000]
zext_ln10047_1        (zext             ) [ 0000000000000000]
local_D_V_addr_36     (getelementptr    ) [ 0000000000000001]
icmp_ln890_997        (icmp             ) [ 0011111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000000]
br_ln10042            (br               ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
specloopname_ln10042  (specloopname     ) [ 0000000000000000]
local_D_V_load        (load             ) [ 0000000000000000]
write_ln174           (write            ) [ 0000000000000000]
br_ln0                (br               ) [ 0011111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_2_1_x0182">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_1_x0182"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_D_drain_D_drain_IO_L1_out_2_0_x0181">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_D_drain_IO_L1_out_2_0_x0181"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_D_drain_PE_0_2_x0149">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_D_drain_PE_0_2_x0149"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_816"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2280"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_420"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_797"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_404"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_403"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_458"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i96.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_409"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_406"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_434"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_405"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_463"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="p_Repl2_s_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_Repl2_1209_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1209/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_Repl2_1210_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1210/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_Repl2_1211_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Repl2_1211/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="local_D_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_D_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="data_split_V_0_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_split_V_0/6 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_503_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="128" slack="0"/>
<pin id="142" dir="0" index="1" bw="128" slack="0"/>
<pin id="143" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_503/13 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_write_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="128" slack="0"/>
<pin id="149" dir="0" index="2" bw="128" slack="0"/>
<pin id="150" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 write_ln174/15 "/>
</bind>
</comp>

<comp id="154" class="1004" name="local_D_V_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="6" slack="0"/>
<pin id="158" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="5" slack="0"/>
<pin id="162" dir="0" index="1" bw="128" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="out_data_V/5 store_ln10033/9 local_D_V_load/14 "/>
</bind>
</comp>

<comp id="166" class="1004" name="local_D_V_addr_36_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_D_V_addr_36/14 "/>
</bind>
</comp>

<comp id="174" class="1005" name="c0_V_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="3" slack="1"/>
<pin id="176" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c0_V (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="c0_V_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c0_V/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="c1_V_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="3" slack="1"/>
<pin id="187" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c1_V (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="c1_V_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="3" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c1_V/3 "/>
</bind>
</comp>

<comp id="196" class="1005" name="c7_V_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="4" slack="1"/>
<pin id="198" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="c7_V_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/4 "/>
</bind>
</comp>

<comp id="207" class="1005" name="c8_V_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="1"/>
<pin id="209" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c8_V (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="c8_V_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="1"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c8_V/5 "/>
</bind>
</comp>

<comp id="218" class="1005" name="data_split_V_3_4_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3_4 (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="data_split_V_3_4_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="32" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_4/7 "/>
</bind>
</comp>

<comp id="228" class="1005" name="data_split_V_2_4_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2_4 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="data_split_V_2_4_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="32" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_4/7 "/>
</bind>
</comp>

<comp id="238" class="1005" name="data_split_V_1_4_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1_4 (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="data_split_V_1_4_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="32" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_4/7 "/>
</bind>
</comp>

<comp id="248" class="1005" name="data_split_V_0_4_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_4 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="data_split_V_0_4_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="32" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_4/7 "/>
</bind>
</comp>

<comp id="258" class="1005" name="n_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="1"/>
<pin id="260" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="262" class="1004" name="n_V_phi_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/7 "/>
</bind>
</comp>

<comp id="269" class="1005" name="p_Val2_s_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="271" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Val2_s_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="128" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="96" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/7 "/>
</bind>
</comp>

<comp id="278" class="1005" name="data_split_V_3_5_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_3_5 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="data_split_V_3_5_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="32" slack="1"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="0" index="4" bw="32" slack="1"/>
<pin id="288" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="6" bw="32" slack="1"/>
<pin id="290" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_3_5/8 "/>
</bind>
</comp>

<comp id="296" class="1005" name="data_split_V_2_5_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_2_5 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="data_split_V_2_5_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="32" slack="1"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="32" slack="1"/>
<pin id="308" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_2_5/8 "/>
</bind>
</comp>

<comp id="314" class="1005" name="data_split_V_1_5_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_1_5 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="data_split_V_1_5_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="32" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="32" slack="1"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="32" slack="1"/>
<pin id="326" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_1_5/8 "/>
</bind>
</comp>

<comp id="332" class="1005" name="data_split_V_0_5_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_5 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="data_split_V_0_5_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="32" slack="1"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="4" bw="32" slack="1"/>
<pin id="342" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="32" slack="1"/>
<pin id="344" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="8" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="data_split_V_0_5/8 "/>
</bind>
</comp>

<comp id="350" class="1005" name="v1_V_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="352" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="v1_V_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="2"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="32" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="0" index="4" bw="32" slack="1"/>
<pin id="359" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="6" bw="32" slack="1"/>
<pin id="361" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/9 "/>
</bind>
</comp>

<comp id="366" class="1005" name="v2_V_1744_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="368" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1744 (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="v2_V_1744_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="32" slack="2"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="0" index="4" bw="32" slack="1"/>
<pin id="375" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="6" bw="32" slack="1"/>
<pin id="377" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="378" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1744/9 "/>
</bind>
</comp>

<comp id="382" class="1005" name="v2_V_1743_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="384" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V_1743 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="v2_V_1743_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="32" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="4" bw="32" slack="2"/>
<pin id="391" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="392" dir="0" index="6" bw="32" slack="1"/>
<pin id="393" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V_1743/9 "/>
</bind>
</comp>

<comp id="398" class="1005" name="v2_V_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="400" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="v2_V_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="1"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="32" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="4" bw="32" slack="1"/>
<pin id="407" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="408" dir="0" index="6" bw="32" slack="2"/>
<pin id="409" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/9 "/>
</bind>
</comp>

<comp id="414" class="1005" name="c4_V_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="3" slack="1"/>
<pin id="416" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="418" class="1004" name="c4_V_phi_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="2" bw="1" slack="1"/>
<pin id="422" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="423" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/10 "/>
</bind>
</comp>

<comp id="425" class="1005" name="c5_V_50_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="1"/>
<pin id="427" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V_50 (phireg) "/>
</bind>
</comp>

<comp id="429" class="1004" name="c5_V_50_phi_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="1" slack="1"/>
<pin id="433" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="434" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V_50/11 "/>
</bind>
</comp>

<comp id="436" class="1005" name="c5_V_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="5" slack="1"/>
<pin id="438" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="440" class="1004" name="c5_V_phi_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="5" slack="0"/>
<pin id="442" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="2" bw="1" slack="1"/>
<pin id="444" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="445" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/11 "/>
</bind>
</comp>

<comp id="447" class="1005" name="c6_V_114_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="2" slack="1"/>
<pin id="449" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_114 (phireg) "/>
</bind>
</comp>

<comp id="451" class="1004" name="c6_V_114_phi_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="2" bw="1" slack="1"/>
<pin id="455" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_114/12 "/>
</bind>
</comp>

<comp id="458" class="1005" name="c6_V_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="2" slack="1"/>
<pin id="460" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="462" class="1004" name="c6_V_phi_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="1" slack="1"/>
<pin id="466" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="467" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/14 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln691_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="3" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="icmp_ln890_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="0" index="1" bw="3" slack="0"/>
<pin id="478" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln691_1137_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1137/3 "/>
</bind>
</comp>

<comp id="487" class="1004" name="icmp_ln890_990_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="3" slack="0"/>
<pin id="489" dir="0" index="1" bw="3" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_990/3 "/>
</bind>
</comp>

<comp id="493" class="1004" name="ret_168_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="0" index="1" bw="3" slack="0"/>
<pin id="496" dir="0" index="2" bw="1" slack="0"/>
<pin id="497" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="ret_168/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="ret_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="0" index="1" bw="6" slack="0"/>
<pin id="504" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln890_991_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="6" slack="0"/>
<pin id="509" dir="0" index="1" bw="6" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_991/3 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln691_1136_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1136/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln890_992_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="0"/>
<pin id="521" dir="0" index="1" bw="4" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_992/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="4" slack="0"/>
<pin id="528" dir="0" index="2" bw="3" slack="0"/>
<pin id="529" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="empty_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="4" slack="0"/>
<pin id="535" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln691_1138_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="5" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1138/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="p_Repl2_load_load_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="4"/>
<pin id="545" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_load/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="p_Repl2_1209_load_load_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="4"/>
<pin id="548" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1209_load/5 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_Repl2_1210_load_load_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="4"/>
<pin id="551" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1210_load/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="p_Repl2_1211_load_load_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="4"/>
<pin id="554" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_1211_load/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_s_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="0" index="2" bw="1" slack="1"/>
<pin id="559" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln10021_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10021/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln890_994_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_994/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="add_ln691_1139_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="3" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1139/7 "/>
</bind>
</comp>

<comp id="579" class="1004" name="icmp_ln878_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="3" slack="0"/>
<pin id="581" dir="0" index="1" bw="3" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="data_split_V_0_36_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="128" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="data_split_V_0_36/7 "/>
</bind>
</comp>

<comp id="589" class="1004" name="trunc_ln10023_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="3" slack="0"/>
<pin id="591" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln10023/7 "/>
</bind>
</comp>

<comp id="593" class="1004" name="r_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="96" slack="0"/>
<pin id="595" dir="0" index="1" bw="128" slack="0"/>
<pin id="596" dir="0" index="2" bw="7" slack="0"/>
<pin id="597" dir="0" index="3" bw="8" slack="0"/>
<pin id="598" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/7 "/>
</bind>
</comp>

<comp id="603" class="1004" name="zext_ln1497_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="96" slack="0"/>
<pin id="605" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/7 "/>
</bind>
</comp>

<comp id="607" class="1004" name="p_Result_s_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="128" slack="0"/>
<pin id="609" dir="0" index="1" bw="32" slack="0"/>
<pin id="610" dir="0" index="2" bw="32" slack="0"/>
<pin id="611" dir="0" index="3" bw="32" slack="0"/>
<pin id="612" dir="0" index="4" bw="32" slack="0"/>
<pin id="613" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/9 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln145_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="7"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/9 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln674_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="7"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/9 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln674_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="7"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/9 "/>
</bind>
</comp>

<comp id="635" class="1004" name="store_ln674_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="7"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln674/9 "/>
</bind>
</comp>

<comp id="640" class="1004" name="add_ln691_1140_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="3" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1140/10 "/>
</bind>
</comp>

<comp id="646" class="1004" name="icmp_ln890_993_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="3" slack="0"/>
<pin id="648" dir="0" index="1" bw="3" slack="0"/>
<pin id="649" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_993/10 "/>
</bind>
</comp>

<comp id="652" class="1004" name="icmp_ln870_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="3" slack="0"/>
<pin id="654" dir="0" index="1" bw="3" slack="0"/>
<pin id="655" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln870/10 "/>
</bind>
</comp>

<comp id="658" class="1004" name="add_ln691_1143_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="5" slack="0"/>
<pin id="660" dir="0" index="1" bw="1" slack="0"/>
<pin id="661" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1143/11 "/>
</bind>
</comp>

<comp id="664" class="1004" name="icmp_ln890_996_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="0" index="1" bw="5" slack="0"/>
<pin id="667" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_996/11 "/>
</bind>
</comp>

<comp id="670" class="1004" name="add_ln691_1141_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="5" slack="0"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1141/11 "/>
</bind>
</comp>

<comp id="676" class="1004" name="shl_ln890_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="5" slack="0"/>
<pin id="678" dir="0" index="1" bw="1" slack="0"/>
<pin id="679" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln890/11 "/>
</bind>
</comp>

<comp id="682" class="1004" name="icmp_ln890_995_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="5" slack="0"/>
<pin id="684" dir="0" index="1" bw="5" slack="0"/>
<pin id="685" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_995/11 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln691_1144_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="0" index="1" bw="1" slack="0"/>
<pin id="691" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1144/12 "/>
</bind>
</comp>

<comp id="694" class="1004" name="icmp_ln890_998_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="2" slack="0"/>
<pin id="696" dir="0" index="1" bw="2" slack="0"/>
<pin id="697" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_998/12 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln691_1142_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="2" slack="0"/>
<pin id="702" dir="0" index="1" bw="1" slack="0"/>
<pin id="703" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1142/14 "/>
</bind>
</comp>

<comp id="706" class="1004" name="zext_ln10047_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10047/14 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln10047_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="5" slack="1"/>
<pin id="712" dir="0" index="1" bw="2" slack="0"/>
<pin id="713" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10047/14 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln10047_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="5" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10047_1/14 "/>
</bind>
</comp>

<comp id="720" class="1004" name="icmp_ln890_997_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="2" slack="0"/>
<pin id="722" dir="0" index="1" bw="2" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_997/14 "/>
</bind>
</comp>

<comp id="726" class="1005" name="p_Repl2_s_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="4"/>
<pin id="728" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="732" class="1005" name="p_Repl2_1209_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="4"/>
<pin id="734" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1209 "/>
</bind>
</comp>

<comp id="738" class="1005" name="p_Repl2_1210_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="4"/>
<pin id="740" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1210 "/>
</bind>
</comp>

<comp id="744" class="1005" name="p_Repl2_1211_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="4"/>
<pin id="746" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="p_Repl2_1211 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln691_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="3" slack="0"/>
<pin id="752" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="758" class="1005" name="add_ln691_1137_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="3" slack="0"/>
<pin id="760" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1137 "/>
</bind>
</comp>

<comp id="766" class="1005" name="icmp_ln890_991_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="2"/>
<pin id="768" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_991 "/>
</bind>
</comp>

<comp id="770" class="1005" name="add_ln691_1136_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="4" slack="0"/>
<pin id="772" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1136 "/>
</bind>
</comp>

<comp id="778" class="1005" name="tmp_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="1" slack="1"/>
<pin id="780" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="783" class="1005" name="empty_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="2" slack="3"/>
<pin id="785" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="787" class="1005" name="add_ln691_1138_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="5" slack="0"/>
<pin id="789" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1138 "/>
</bind>
</comp>

<comp id="804" class="1005" name="local_D_V_addr_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="5" slack="1"/>
<pin id="806" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr "/>
</bind>
</comp>

<comp id="812" class="1005" name="data_split_V_0_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="2"/>
<pin id="814" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="data_split_V_0 "/>
</bind>
</comp>

<comp id="820" class="1005" name="out_data_V_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="128" slack="1"/>
<pin id="822" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="out_data_V "/>
</bind>
</comp>

<comp id="825" class="1005" name="add_ln691_1139_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="3" slack="0"/>
<pin id="827" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1139 "/>
</bind>
</comp>

<comp id="833" class="1005" name="data_split_V_0_36_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="1"/>
<pin id="835" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data_split_V_0_36 "/>
</bind>
</comp>

<comp id="844" class="1005" name="zext_ln1497_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="128" slack="0"/>
<pin id="846" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="849" class="1005" name="add_ln691_1140_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="3" slack="0"/>
<pin id="851" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1140 "/>
</bind>
</comp>

<comp id="857" class="1005" name="icmp_ln870_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="1"/>
<pin id="859" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln870 "/>
</bind>
</comp>

<comp id="861" class="1005" name="add_ln691_1143_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="0"/>
<pin id="863" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1143 "/>
</bind>
</comp>

<comp id="869" class="1005" name="add_ln691_1141_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="5" slack="0"/>
<pin id="871" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1141 "/>
</bind>
</comp>

<comp id="874" class="1005" name="shl_ln890_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="5" slack="1"/>
<pin id="876" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln890 "/>
</bind>
</comp>

<comp id="882" class="1005" name="add_ln691_1144_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="2" slack="0"/>
<pin id="884" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1144 "/>
</bind>
</comp>

<comp id="890" class="1005" name="add_ln691_1142_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="2" slack="0"/>
<pin id="892" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_1142 "/>
</bind>
</comp>

<comp id="895" class="1005" name="local_D_V_addr_36_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="5" slack="1"/>
<pin id="897" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_D_V_addr_36 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="80" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="108" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="110" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="140" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="159"><net_src comp="72" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="154" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="72" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="160" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="173"><net_src comp="166" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="52" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="66" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="227"><net_src comp="221" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="237"><net_src comp="231" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="247"><net_src comp="241" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="257"><net_src comp="251" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="258" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="281"><net_src comp="278" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="292"><net_src comp="218" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="218" pin="1"/><net_sink comp="282" pin=4"/></net>

<net id="294"><net_src comp="218" pin="1"/><net_sink comp="282" pin=6"/></net>

<net id="295"><net_src comp="282" pin="8"/><net_sink comp="278" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="310"><net_src comp="228" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="228" pin="1"/><net_sink comp="300" pin=4"/></net>

<net id="312"><net_src comp="228" pin="1"/><net_sink comp="300" pin=6"/></net>

<net id="313"><net_src comp="300" pin="8"/><net_sink comp="296" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="328"><net_src comp="238" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="238" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="238" pin="1"/><net_sink comp="318" pin=6"/></net>

<net id="331"><net_src comp="318" pin="8"/><net_sink comp="314" pin=0"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="346"><net_src comp="248" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="248" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="348"><net_src comp="248" pin="1"/><net_sink comp="336" pin=4"/></net>

<net id="349"><net_src comp="336" pin="8"/><net_sink comp="332" pin=0"/></net>

<net id="363"><net_src comp="218" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="364"><net_src comp="218" pin="1"/><net_sink comp="353" pin=4"/></net>

<net id="365"><net_src comp="218" pin="1"/><net_sink comp="353" pin=6"/></net>

<net id="379"><net_src comp="228" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="380"><net_src comp="228" pin="1"/><net_sink comp="369" pin=4"/></net>

<net id="381"><net_src comp="228" pin="1"/><net_sink comp="369" pin=6"/></net>

<net id="395"><net_src comp="238" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="396"><net_src comp="238" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="238" pin="1"/><net_sink comp="385" pin=6"/></net>

<net id="411"><net_src comp="248" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="412"><net_src comp="248" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="413"><net_src comp="248" pin="1"/><net_sink comp="401" pin=4"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="428"><net_src comp="66" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="435"><net_src comp="425" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="439"><net_src comp="66" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="446"><net_src comp="436" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="450"><net_src comp="84" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="457"><net_src comp="447" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="461"><net_src comp="84" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="473"><net_src comp="178" pin="4"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="28" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="479"><net_src comp="178" pin="4"/><net_sink comp="475" pin=0"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="475" pin=1"/></net>

<net id="485"><net_src comp="189" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="28" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="189" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="40" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="46" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="189" pin="4"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="26" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="493" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="48" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="50" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="200" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="54" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="200" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="56" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="200" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="64" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="200" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="211" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="68" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="560"><net_src comp="70" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="211" pin="4"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="555" pin="3"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="571"><net_src comp="211" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="74" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="262" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="28" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="262" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="30" pin="0"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="272" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="262" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="599"><net_src comp="90" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="600"><net_src comp="272" pin="4"/><net_sink comp="593" pin=1"/></net>

<net id="601"><net_src comp="92" pin="0"/><net_sink comp="593" pin=2"/></net>

<net id="602"><net_src comp="94" pin="0"/><net_sink comp="593" pin=3"/></net>

<net id="606"><net_src comp="593" pin="4"/><net_sink comp="603" pin=0"/></net>

<net id="614"><net_src comp="96" pin="0"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="353" pin="8"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="369" pin="8"/><net_sink comp="607" pin=2"/></net>

<net id="617"><net_src comp="385" pin="8"/><net_sink comp="607" pin=3"/></net>

<net id="618"><net_src comp="401" pin="8"/><net_sink comp="607" pin=4"/></net>

<net id="619"><net_src comp="607" pin="5"/><net_sink comp="160" pin=1"/></net>

<net id="624"><net_src comp="353" pin="8"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="369" pin="8"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="385" pin="8"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="401" pin="8"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="418" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="28" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="650"><net_src comp="418" pin="4"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="30" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="418" pin="4"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="26" pin="0"/><net_sink comp="652" pin=1"/></net>

<net id="662"><net_src comp="429" pin="4"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="68" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="668"><net_src comp="429" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="74" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="440" pin="4"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="68" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="440" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="68" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="440" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="74" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="451" pin="4"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="86" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="698"><net_src comp="451" pin="4"/><net_sink comp="694" pin=0"/></net>

<net id="699"><net_src comp="88" pin="0"/><net_sink comp="694" pin=1"/></net>

<net id="704"><net_src comp="462" pin="4"/><net_sink comp="700" pin=0"/></net>

<net id="705"><net_src comp="86" pin="0"/><net_sink comp="700" pin=1"/></net>

<net id="709"><net_src comp="462" pin="4"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="718"><net_src comp="710" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="724"><net_src comp="462" pin="4"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="88" pin="0"/><net_sink comp="720" pin=1"/></net>

<net id="729"><net_src comp="114" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="735"><net_src comp="118" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="741"><net_src comp="122" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="747"><net_src comp="126" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="753"><net_src comp="469" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="761"><net_src comp="481" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="769"><net_src comp="507" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="773"><net_src comp="513" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="781"><net_src comp="525" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="786"><net_src comp="533" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="537" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="807"><net_src comp="154" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="815"><net_src comp="134" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="817"><net_src comp="812" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="818"><net_src comp="812" pin="1"/><net_sink comp="385" pin=4"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="401" pin=6"/></net>

<net id="823"><net_src comp="160" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="828"><net_src comp="573" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="836"><net_src comp="585" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="838"><net_src comp="833" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="839"><net_src comp="833" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="840"><net_src comp="833" pin="1"/><net_sink comp="336" pin=6"/></net>

<net id="847"><net_src comp="603" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="852"><net_src comp="640" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="860"><net_src comp="652" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="864"><net_src comp="658" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="872"><net_src comp="670" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="877"><net_src comp="676" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="885"><net_src comp="688" pin="2"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="893"><net_src comp="700" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="898"><net_src comp="166" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="160" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_D_drain_D_drain_IO_L1_out_2_0_x0181 | {13 15 }
 - Input state : 
	Port: D_drain_IO_L1_out_wrapper_2_0_x0 : fifo_D_drain_D_drain_IO_L1_out_2_1_x0182 | {13 }
	Port: D_drain_IO_L1_out_wrapper_2_0_x0 : fifo_D_drain_PE_0_2_x0149 | {6 }
  - Chain level:
	State 1
	State 2
		add_ln691 : 1
		icmp_ln890 : 1
		br_ln10002 : 2
	State 3
		add_ln691_1137 : 1
		icmp_ln890_990 : 1
		br_ln10003 : 2
		ret_168 : 1
		ret : 2
		icmp_ln890_991 : 2
		br_ln10004 : 3
	State 4
		add_ln691_1136 : 1
		icmp_ln890_992 : 1
		br_ln10011 : 2
		tmp : 1
		empty : 1
	State 5
		add_ln691_1138 : 1
		tmp_s : 1
		zext_ln10021 : 2
		local_D_V_addr : 3
		icmp_ln890_994 : 1
		br_ln10013 : 2
		out_data_V : 4
	State 6
	State 7
		add_ln691_1139 : 1
		icmp_ln878 : 1
		br_ln10022 : 2
		data_split_V_0_36 : 1
		trunc_ln10023 : 1
		switch_ln10023 : 2
		r : 1
		zext_ln1497 : 2
	State 8
	State 9
		p_Result_s : 1
		store_ln10033 : 2
		store_ln145 : 1
		store_ln674 : 1
		store_ln674 : 1
		store_ln674 : 1
	State 10
		add_ln691_1140 : 1
		icmp_ln890_993 : 1
		br_ln10037 : 2
		icmp_ln870 : 1
		br_ln10039 : 2
	State 11
		add_ln691_1143 : 1
		icmp_ln890_996 : 1
		br_ln10054 : 2
		add_ln691_1141 : 1
		shl_ln890 : 1
		icmp_ln890_995 : 1
		br_ln10040 : 2
	State 12
		add_ln691_1144 : 1
		icmp_ln890_998 : 1
		br_ln10056 : 2
	State 13
	State 14
		add_ln691_1142 : 1
		zext_ln10047 : 1
		add_ln10047 : 2
		zext_ln10047_1 : 3
		local_D_V_addr_36 : 4
		icmp_ln890_997 : 1
		br_ln10042 : 2
		local_D_V_load : 5
	State 15
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |      add_ln691_fu_469      |    0    |    10   |
|          |    add_ln691_1137_fu_481   |    0    |    10   |
|          |    add_ln691_1136_fu_513   |    0    |    12   |
|          |    add_ln691_1138_fu_537   |    0    |    12   |
|          |    add_ln691_1139_fu_573   |    0    |    10   |
|    add   |    add_ln691_1140_fu_640   |    0    |    10   |
|          |    add_ln691_1143_fu_658   |    0    |    12   |
|          |    add_ln691_1141_fu_670   |    0    |    12   |
|          |    add_ln691_1144_fu_688   |    0    |    9    |
|          |    add_ln691_1142_fu_700   |    0    |    9    |
|          |     add_ln10047_fu_710     |    0    |    12   |
|----------|----------------------------|---------|---------|
|          |      icmp_ln890_fu_475     |    0    |    8    |
|          |    icmp_ln890_990_fu_487   |    0    |    8    |
|          |    icmp_ln890_991_fu_507   |    0    |    10   |
|          |    icmp_ln890_992_fu_519   |    0    |    9    |
|          |    icmp_ln890_994_fu_567   |    0    |    9    |
|   icmp   |      icmp_ln878_fu_579     |    0    |    8    |
|          |    icmp_ln890_993_fu_646   |    0    |    8    |
|          |      icmp_ln870_fu_652     |    0    |    8    |
|          |    icmp_ln890_996_fu_664   |    0    |    9    |
|          |    icmp_ln890_995_fu_682   |    0    |    9    |
|          |    icmp_ln890_998_fu_694   |    0    |    8    |
|          |    icmp_ln890_997_fu_720   |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | data_split_V_0_read_fu_134 |    0    |    0    |
|          |     tmp_503_read_fu_140    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |      grp_write_fu_146      |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |       ret_168_fu_493       |    0    |    0    |
|bitconcatenate|        tmp_s_fu_555        |    0    |    0    |
|          |      p_Result_s_fu_607     |    0    |    0    |
|----------|----------------------------|---------|---------|
|    or    |         ret_fu_501         |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_525         |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |        empty_fu_533        |    0    |    0    |
|   trunc  |  data_split_V_0_36_fu_585  |    0    |    0    |
|          |    trunc_ln10023_fu_589    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |     zext_ln10021_fu_562    |    0    |    0    |
|   zext   |     zext_ln1497_fu_603     |    0    |    0    |
|          |     zext_ln10047_fu_706    |    0    |    0    |
|          |    zext_ln10047_1_fu_715   |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|          r_fu_593          |    0    |    0    |
|----------|----------------------------|---------|---------|
|    shl   |      shl_ln890_fu_676      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   220   |
|----------|----------------------------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|local_D_V|    0   |   128  |   129  |
+---------+--------+--------+--------+
|  Total  |    0   |   128  |   129  |
+---------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|  add_ln691_1136_reg_770 |    4   |
|  add_ln691_1137_reg_758 |    3   |
|  add_ln691_1138_reg_787 |    5   |
|  add_ln691_1139_reg_825 |    3   |
|  add_ln691_1140_reg_849 |    3   |
|  add_ln691_1141_reg_869 |    5   |
|  add_ln691_1142_reg_890 |    2   |
|  add_ln691_1143_reg_861 |    5   |
|  add_ln691_1144_reg_882 |    2   |
|    add_ln691_reg_750    |    3   |
|       c0_V_reg_174      |    3   |
|       c1_V_reg_185      |    3   |
|       c4_V_reg_414      |    3   |
|     c5_V_50_reg_425     |    5   |
|       c5_V_reg_436      |    5   |
|     c6_V_114_reg_447    |    2   |
|       c6_V_reg_458      |    2   |
|       c7_V_reg_196      |    4   |
|       c8_V_reg_207      |    5   |
|data_split_V_0_36_reg_833|   32   |
| data_split_V_0_4_reg_248|   32   |
| data_split_V_0_5_reg_332|   32   |
|  data_split_V_0_reg_812 |   32   |
| data_split_V_1_4_reg_238|   32   |
| data_split_V_1_5_reg_314|   32   |
| data_split_V_2_4_reg_228|   32   |
| data_split_V_2_5_reg_296|   32   |
| data_split_V_3_4_reg_218|   32   |
| data_split_V_3_5_reg_278|   32   |
|      empty_reg_783      |    2   |
|    icmp_ln870_reg_857   |    1   |
|  icmp_ln890_991_reg_766 |    1   |
|local_D_V_addr_36_reg_895|    5   |
|  local_D_V_addr_reg_804 |    5   |
|       n_V_reg_258       |    3   |
|    out_data_V_reg_820   |   128  |
|   p_Repl2_1209_reg_732  |   32   |
|   p_Repl2_1210_reg_738  |   32   |
|   p_Repl2_1211_reg_744  |   32   |
|    p_Repl2_s_reg_726    |   32   |
|     p_Val2_s_reg_269    |   128  |
|    shl_ln890_reg_874    |    5   |
|       tmp_reg_778       |    1   |
|       v1_V_reg_350      |   32   |
|    v2_V_1743_reg_382    |   32   |
|    v2_V_1744_reg_366    |   32   |
|       v2_V_reg_398      |   32   |
|   zext_ln1497_reg_844   |   128  |
+-------------------------+--------+
|          Total          |  1050  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_146 |  p2  |   2  |  128 |   256  ||    9    |
| grp_access_fu_160 |  p0  |   4  |   5  |   20   ||    20   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   276  || 0.839714||    29   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   220  |
|   Memory  |    0   |    -   |   128  |   129  |
|Multiplexer|    -   |    0   |    -   |   29   |
|  Register |    -   |    -   |  1050  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    0   |  1178  |   378  |
+-----------+--------+--------+--------+--------+
