# RISC-V tests for rv32v instructions

These are tests for RISC-V "V" vector extension instructions. Documentation: https://github.com/riscv/riscv-v-spec

At the moment, here are contains tests only for 4 instructions with parameters: LMUL = 4, VLEN = 32, SEW = 32.

## Test purpose

The test case contain sequence of 4 identical instructions with self check.

The input data is boundary values of unsigned 32-bit value.

These tests was automatically generated by the MicroTESK for RISC-V tool: https://forge.ispras.ru/projects/microtesk-riscv

## How to run

1. To compile the test do the following:

  * Install the GNU toolchain for RISC-V: https://github.com/riscv/riscv-gnu-toolchain

    * Choose a proper Git branch:
    ```console
    $ git checkout rvv-0.7.1
    ```

  * Compile the test:
  ```console
  $ riscv64-unknown-elf-gcc -march=rv64gcv -nostdlib -nostartfiles -Trv32v_vadd_vl32e32m4d1_selfcheck.ld -o rv32v_vadd_vl32e32m4d1_selfcheck_0000.o rv32v_vadd_vl32e32m4d1_selfcheck_0000.s
  ```

2. To run the test on the Spike simulator

  * Install the Spike simulator: https://github.com/riscv/riscv-isa-sim

  * Run the test:
  ```console
  $ spike --isa=RV64IMAFDCV -l -p1 rv32v_vadd_vl32e32m4d1_selfcheck_0000.o 2>log
  ```

## Contacts

For more information, please contact microtesk-support@ispras.ru.
