{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700135348913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700135348913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:19:08 2023 " "Processing started: Thu Nov 16 17:19:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700135348913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700135348913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_map --read_settings_files=on --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700135348913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700135349158 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700135349158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ven_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file ven_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ven_mac " "Found entity 1: ven_mac" {  } { { "ven_mac.v" "" { Text "C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700135355009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700135355009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ven_mac_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ven_mac_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ven_mac_tb " "Found entity 1: ven_mac_tb" {  } { { "ven_mac_tb.v" "" { Text "C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700135355010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700135355010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ven_mac " "Elaborating entity \"ven_mac\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700135355029 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700135355265 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700135355501 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700135355501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700135355519 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700135355519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700135355519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700135355519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700135355533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:19:15 2023 " "Processing ended: Thu Nov 16 17:19:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700135355533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700135355533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700135355533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700135355533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700135356522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700135356522 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:19:16 2023 " "Processing started: Thu Nov 16 17:19:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700135356522 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700135356522 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700135356522 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700135356589 ""}
{ "Info" "0" "" "Project  = vending_machine" {  } {  } 0 0 "Project  = vending_machine" 0 0 "Fitter" 0 0 1700135356589 ""}
{ "Info" "0" "" "Revision = vending_machine" {  } {  } 0 0 "Revision = vending_machine" 0 0 "Fitter" 0 0 1700135356590 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700135356645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700135356646 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vending_machine 10M50DAF256C7G " "Selected device 10M50DAF256C7G for design \"vending_machine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700135356651 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700135356673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700135356673 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700135356808 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700135356812 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256A7G " "Device 10M08DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256C7G " "Device 10M08DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF256I7G " "Device 10M08DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256A7G " "Device 10M04DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256C7G " "Device 10M04DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04DAF256I7G " "Device 10M04DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256A7G " "Device 10M16DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256C7G " "Device 10M16DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256I7G " "Device 10M16DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF256I7P " "Device 10M16DAF256I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256A7G " "Device 10M25DAF256A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256C7G " "Device 10M25DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256I7G " "Device 10M25DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF256I7P " "Device 10M25DAF256I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF256I7G " "Device 10M50DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256C7G " "Device 10M40DAF256C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF256I7G " "Device 10M40DAF256I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700135356883 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700135356883 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ H3 " "Pin ~ALTERA_TCK~ is reserved at location H3" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ G1 " "Pin ~ALTERA_TDI~ is reserved at location G1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ H1 " "Pin ~ALTERA_TDO~ is reserved at location H1" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ F8 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location F8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E8 " "Pin ~ALTERA_nCONFIG~ is reserved at location E8" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ F7 " "Pin ~ALTERA_nSTATUS~ is reserved at location F7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ E7 " "Pin ~ALTERA_CONF_DONE~ is reserved at location E7" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700135356885 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700135356885 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700135356885 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700135356885 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700135356885 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700135356885 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700135356886 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 6 " "No exact pin location assignment(s) for 6 pins of 6 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1700135357082 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vending_machine.sdc " "Synopsys Design Constraints File file not found: 'vending_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700135357333 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700135357333 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700135357334 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1700135357334 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700135357334 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J6 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed)) " "Automatically promoted node clk~input (placed in PIN J6 (CLK1n, DIFFIO_RX_L36n, DIFFOUT_L36n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700135357344 ""}  } { { "ven_mac.v" "" { Text "C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700135357344 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700135357587 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700135357588 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1700135357588 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700135357588 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 3 2 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 3 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1700135357590 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1700135357590 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1700135357590 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 32 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 12 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 28 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 12 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 28 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1700135357591 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1700135357591 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1700135357591 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700135357601 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700135357604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700135358408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700135358464 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700135358481 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700135359626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700135359626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700135359913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "C:/Users/doddi/Documents/Quartus_projects/ven_mac/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700135360844 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700135360844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700135361110 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700135361110 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700135361112 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700135361257 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700135361264 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700135361420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700135361420 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700135361640 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700135361941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/doddi/Documents/Quartus_projects/ven_mac/output_files/vending_machine.fit.smsg " "Generated suppressed messages file C:/Users/doddi/Documents/Quartus_projects/ven_mac/output_files/vending_machine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700135362169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6236 " "Peak virtual memory: 6236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700135362467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:19:22 2023 " "Processing ended: Thu Nov 16 17:19:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700135362467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700135362467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700135362467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700135362467 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700135363400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700135363401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:19:23 2023 " "Processing started: Thu Nov 16 17:19:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700135363401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700135363401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700135363401 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700135363600 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700135364952 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700135365057 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4737 " "Peak virtual memory: 4737 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700135365736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:19:25 2023 " "Processing ended: Thu Nov 16 17:19:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700135365736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700135365736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700135365736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700135365736 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700135366331 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700135366742 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700135366742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:19:26 2023 " "Processing started: Thu Nov 16 17:19:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700135366742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700135366742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vending_machine -c vending_machine " "Command: quartus_sta vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700135366742 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700135366810 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700135366914 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700135366914 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135366937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135366937 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vending_machine.sdc " "Synopsys Design Constraints File file not found: 'vending_machine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700135367090 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367090 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1700135367090 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700135367090 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700135367090 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700135367091 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700135367091 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700135367096 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700135367099 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700135367100 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.444 " "Worst-case setup slack is -0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -1.280 clk  " "   -0.444              -1.280 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367102 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.754 " "Worst-case hold slack is 0.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367104 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.754               0.000 clk  " "    0.754               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367104 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700135367106 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700135367108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367109 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.209 clk  " "   -3.000              -7.209 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367109 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367109 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700135367114 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700135367128 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700135367358 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700135367391 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700135367395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.319 " "Worst-case setup slack is -0.319" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367396 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.319              -0.898 clk  " "   -0.319              -0.898 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367396 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367396 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.683 " "Worst-case hold slack is 0.683" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.683               0.000 clk  " "    0.683               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367398 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700135367400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700135367403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367405 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.209 clk  " "   -3.000              -7.209 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367405 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367405 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700135367412 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700135367530 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.403 " "Worst-case setup slack is 0.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 clk  " "    0.403               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.301 " "Worst-case hold slack is 0.301" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clk  " "    0.301               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700135367536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700135367538 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700135367538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367539 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -6.084 clk  " "   -3.000              -6.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700135367539 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700135367539 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700135368045 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700135368045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700135368074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:19:28 2023 " "Processing ended: Thu Nov 16 17:19:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700135368074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700135368074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700135368074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700135368074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1700135368979 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700135368979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:19:28 2023 " "Processing started: Thu Nov 16 17:19:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700135368979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700135368979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off vending_machine -c vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1700135368979 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1700135369250 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "vending_machine.vo C:/Users/doddi/Documents/Quartus_projects/ven_mac/simulation/modelsim/ simulation " "Generated file vending_machine.vo in folder \"C:/Users/doddi/Documents/Quartus_projects/ven_mac/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1700135369281 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700135369299 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:19:29 2023 " "Processing ended: Thu Nov 16 17:19:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700135369299 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700135369299 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700135369299 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1700135369299 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1700135370287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700135370287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 16 17:19:30 2023 " "Processing started: Thu Nov 16 17:19:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700135370287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1700135370287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui vending_machine vending_machine " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui vending_machine vending_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1700135370287 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui vending_machine vending_machine " "Quartus(args): --block_on_gui vending_machine vending_machine" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1700135370287 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1700135370351 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1700135370409 ""}
{ "Warning" "0" "" "Warning: File vending_machine_run_msim_gate_verilog.do already exists - backing up current file as vending_machine_run_msim_gate_verilog.do.bak" {  } {  } 0 0 "Warning: File vending_machine_run_msim_gate_verilog.do already exists - backing up current file as vending_machine_run_msim_gate_verilog.do.bak" 0 0 "Shell" 0 0 1700135370470 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/doddi/Documents/Quartus_projects/ven_mac/simulation/modelsim/vending_machine_run_msim_gate_verilog.do" {  } { { "C:/Users/doddi/Documents/Quartus_projects/ven_mac/simulation/modelsim/vending_machine_run_msim_gate_verilog.do" "0" { Text "C:/Users/doddi/Documents/Quartus_projects/ven_mac/simulation/modelsim/vending_machine_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/doddi/Documents/Quartus_projects/ven_mac/simulation/modelsim/vending_machine_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1700135370474 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # do vending_machine_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim Info: # do vending_machine_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir verilog_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir verilog_libs" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_ver" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/altera_ver\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/altera_ver\"." 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697977 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver " {  } {  } 0 0 "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver " 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v\}" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:19:33 on Nov 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:19:33 on Nov 16,2023" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v " 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module global" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cascade" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cascade" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry_sum" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry_sum" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module exp" {  } {  } 0 0 "ModelSim Info: # -- Compiling module exp" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module soft" {  } {  } 0 0 "ModelSim Info: # -- Compiling module soft" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module opndrn" {  } {  } 0 0 "ModelSim Info: # -- Compiling module opndrn" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module row_global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module row_global" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling module TRI" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_input" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_input" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_output" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module latch" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dlatch" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gdff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gdff" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dff" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffe" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffea" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffea" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffeas" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffeas_pr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffeas_pr" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gtff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gtff" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tff" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tffe" 0 0 "Shell" 0 0 1700135697978 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gjkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gjkff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkffe" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gsrff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gsrff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srffe" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module clklock" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf_diff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_diff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf_diff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_diff" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_buf" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: #     global" {  } {  } 0 0 "ModelSim Info: #     global" 0 0 "Shell" 0 0 1700135697979 ""}
{ "Info" "0" "" "ModelSim Info: #     carry" {  } {  } 0 0 "ModelSim Info: #     carry" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     cascade" {  } {  } 0 0 "ModelSim Info: #     cascade" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     carry_sum" {  } {  } 0 0 "ModelSim Info: #     carry_sum" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     exp" {  } {  } 0 0 "ModelSim Info: #     exp" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     soft" {  } {  } 0 0 "ModelSim Info: #     soft" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     opndrn" {  } {  } 0 0 "ModelSim Info: #     opndrn" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     row_global" {  } {  } 0 0 "ModelSim Info: #     row_global" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     TRI" {  } {  } 0 0 "ModelSim Info: #     TRI" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_input" {  } {  } 0 0 "ModelSim Info: #     lut_input" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_output" {  } {  } 0 0 "ModelSim Info: #     lut_output" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     latch" {  } {  } 0 0 "ModelSim Info: #     latch" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     dlatch" {  } {  } 0 0 "ModelSim Info: #     dlatch" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     dff" {  } {  } 0 0 "ModelSim Info: #     dff" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     dffe" {  } {  } 0 0 "ModelSim Info: #     dffe" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     dffea" {  } {  } 0 0 "ModelSim Info: #     dffea" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     dffeas" {  } {  } 0 0 "ModelSim Info: #     dffeas" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     dffeas_pr" {  } {  } 0 0 "ModelSim Info: #     dffeas_pr" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     tff" {  } {  } 0 0 "ModelSim Info: #     tff" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     tffe" {  } {  } 0 0 "ModelSim Info: #     tffe" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     jkff" {  } {  } 0 0 "ModelSim Info: #     jkff" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     jkffe" {  } {  } 0 0 "ModelSim Info: #     jkffe" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     srff" {  } {  } 0 0 "ModelSim Info: #     srff" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     srffe" {  } {  } 0 0 "ModelSim Info: #     srffe" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     clklock" {  } {  } 0 0 "ModelSim Info: #     clklock" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri" 0 0 "Shell" 0 0 1700135697980 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf_diff" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_diff" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf_diff" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_diff" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_buf" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:19:33 on Nov 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:19:33 on Nov 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_lnsim_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_lnsim_ver" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/altera_lnsim_ver\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/altera_lnsim_ver\"." 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver " {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver " 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work altera_lnsim_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work altera_lnsim_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv\}" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:19:34 on Nov 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:19:34 on Nov 16,2023" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv " 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_lnsim_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_lnsim_functions" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_generic_pll_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_generic_pll_functions" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_pll" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package altera_lnsim_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package altera_lnsim_functions" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package altera_generic_pll_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package altera_generic_pll_functions" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_cdr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_cdr" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_pulse_generator" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_register" 0 0 "Shell" 0 0 1700135697981 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_block" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_m20k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_m20k" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_m10k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_m10k" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_pulse_generator" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_latch" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_core" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_core" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_porta_latches" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_porta_latches" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_28nm_hp_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_28nm_hp_mlab_cell_impl" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_porta_registers" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_porta_registers" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_28nm_lc_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_28nm_lc_mlab_cell_impl" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_lutram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_lutram_register" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_14nm_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_14nm_mlab_cell_impl" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_14nm_lutram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_14nm_lutram_register" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_mux" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_device_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_device_pll" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_mult_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_mult_add" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_mult_add_rtl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_mult_add_rtl" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_signed_extension_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_signed_extension_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_dynamic_signed_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_dynamic_signed_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_register_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_register_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_register_with_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_register_with_ext_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_data_split_reg_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_data_split_reg_ext_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_coef_reg_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_coef_reg_ext_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_adder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_adder_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_multiplier_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_multiplier_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_preadder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_preadder_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_chainout_adder_accumulator_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_chainout_adder_accumulator_function" 0 0 "Shell" 0 0 1700135697982 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_systolic_adder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_systolic_adder_function" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_scanchain" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_scanchain" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_latency_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_latency_function" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll_reconfig_tasks" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll_reconfig_tasks" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_syncram" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_syncram" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_syncram_forwarding_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_syncram_forwarding_logic" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_stratixv_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_stratixv_pll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_arriav_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_arriav_pll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_arriavgz_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_arriavgz_pll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_cyclonev_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_cyclonev_pll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_extra_kick" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_extra_kick" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dprio_init" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dprio_init" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_pulse_gen" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_pulse_gen" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_iopll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_pulse_gen_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_pulse_gen_iopll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module twentynm_iopll_arlol" {  } {  } 0 0 "ModelSim Info: # -- Compiling module twentynm_iopll_arlol" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fourteennm_altera_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fourteennm_altera_iopll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_pulse_gen_fourteennm_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_pulse_gen_fourteennm_iopll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package fourteennm_iopll_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package fourteennm_iopll_functions" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fourteennm_simple_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fourteennm_simple_iopll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package fourteennm_iopll_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package fourteennm_iopll_functions" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fourteennm_sub_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fourteennm_sub_iopll" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module twentynm_iopll_ip" {  } {  } 0 0 "ModelSim Info: # -- Compiling module twentynm_iopll_ip" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_iopll_rotation_lcells" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_iopll_rotation_lcells" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll_dps_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll_dps_lcell_comb" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module iopll_bootstrap" {  } {  } 0 0 "ModelSim Info: # -- Compiling module iopll_bootstrap" 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697983 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_cdr" {  } {  } 0 0 "ModelSim Info: #     generic_cdr" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_m20k" {  } {  } 0 0 "ModelSim Info: #     generic_m20k" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_m10k" {  } {  } 0 0 "ModelSim Info: #     generic_m10k" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     common_porta_latches" {  } {  } 0 0 "ModelSim Info: #     common_porta_latches" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_28nm_hp_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_28nm_hp_mlab_cell_impl" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_28nm_lc_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_28nm_lc_mlab_cell_impl" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_14nm_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_14nm_mlab_cell_impl" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_mux" {  } {  } 0 0 "ModelSim Info: #     generic_mux" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_device_pll" {  } {  } 0 0 "ModelSim Info: #     generic_device_pll" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_mult_add" {  } {  } 0 0 "ModelSim Info: #     altera_mult_add" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_pll_reconfig_tasks" {  } {  } 0 0 "ModelSim Info: #     altera_pll_reconfig_tasks" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_syncram" {  } {  } 0 0 "ModelSim Info: #     altera_syncram" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_pll" {  } {  } 0 0 "ModelSim Info: #     altera_pll" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_iopll" {  } {  } 0 0 "ModelSim Info: #     altera_iopll" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     fourteennm_altera_iopll" {  } {  } 0 0 "ModelSim Info: #     fourteennm_altera_iopll" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: #     fourteennm_simple_iopll" {  } {  } 0 0 "ModelSim Info: #     fourteennm_simple_iopll" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:19:34 on Nov 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:19:34 on Nov 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/fiftyfivenm_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/fiftyfivenm_ver" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/fiftyfivenm_ver\"." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlib-34) Library already exists at \"verilog_libs/fiftyfivenm_ver\"." 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver" {  } {  } 0 0 "ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver " {  } {  } 0 0 "ModelSim Info: # vmap fiftyfivenm_ver ./verilog_libs/fiftyfivenm_ver " 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v\}" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697984 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:19:35 on Nov 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:19:35 on Nov 16,2023" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/fiftyfivenm_atoms.v " 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFE" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP FIFTYFIVENM_PRIM_DFFEAS_HIGH" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_dffe" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mux21" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mux41" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_and1" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_and16" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_and16" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_bmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_bmux21" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_b17mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_b17mux21" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_nmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_nmux21" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_b5mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_b5mux21" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_latch" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_routing_wire" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_lcell_comb" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ff" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ram_pulse_generator" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ram_register" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ram_block" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_data_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_data_reg" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_sign_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_sign_reg" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult_internal" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult_internal" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_mult" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_mac_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_mac_out" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_pseudo_diff_out" 0 0 "Shell" 0 0 1700135697985 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_pad" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_m_cntr" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_n_cntr" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_scale_cntr" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_pll_reg" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_pll" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ena_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ena_reg" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_clkctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_clkctrl" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_latch" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_phy_clkbuf" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_clock_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_clock_divider" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_ibuf" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_io_obuf" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_out" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_oe" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_in" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_ddio_in" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_unvm" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_unvm" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_asmiblock" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_chipidblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_chipidblock" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_oscillator" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_controller" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_controller" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_crcblock" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_rublock" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_jtag" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_adcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_adcblock" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fiftyfivenm_phase_detector" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fiftyfivenm_phase_detector" 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697986 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_dffe" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_dffe" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_mux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_mux21" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_and1" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_and1" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_and16" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_and16" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_bmux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_bmux21" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_b17mux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_b17mux21" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_nmux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_nmux21" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_b5mux21" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_b5mux21" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_latch" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_latch" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_routing_wire" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_routing_wire" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_lcell_comb" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_lcell_comb" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ff" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ff" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ram_block" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ram_block" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_mac_mult" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_mac_mult" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_mac_out" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_mac_out" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_pseudo_diff_out" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_pad" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_pad" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_pll_reg" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_pll_reg" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_pll" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_pll" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_clkctrl" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_clkctrl" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_latch" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_latch" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_phy_clkbuf" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_clock_divider" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_clock_divider" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_ibuf" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_ibuf" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_io_obuf" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_io_obuf" 0 0 "Shell" 0 0 1700135697987 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ddio_out" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ddio_out" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ddio_oe" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ddio_oe" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_ddio_in" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_ddio_in" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_unvm" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_unvm" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_asmiblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_asmiblock" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_chipidblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_chipidblock" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_oscillator" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_oscillator" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_controller" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_controller" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_crcblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_crcblock" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_rublock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_rublock" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_jtag" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_jtag" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_adcblock" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_adcblock" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     fiftyfivenm_phase_detector" {  } {  } 0 0 "ModelSim Info: #     fiftyfivenm_phase_detector" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:19:35 on Nov 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:19:35 on Nov 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work fiftyfivenm_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v\}" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:19:35 on Nov 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:19:35 on Nov 16,2023" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work fiftyfivenm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/fiftyfivenm_atoms_ncrypt.v " 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:19:37 on Nov 16,2023, Elapsed time: 0:00:02" {  } {  } 0 0 "ModelSim Info: # End time: 17:19:37 on Nov 16,2023, Elapsed time: 0:00:02" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # vlib gate_work" {  } {  } 0 0 "ModelSim Info: # vlib gate_work" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim Info: # vmap work gate_work" 0 0 "Shell" 0 0 1700135697988 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim Info: # vmap work gate_work " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work work +incdir+. \{vending_machine.vo\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work work +incdir+. \{vending_machine.vo\}" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:19:37 on Nov 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:19:37 on Nov 16,2023" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" vending_machine.vo " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" vending_machine.vo " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ven_mac" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ven_mac" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: #     ven_mac" {  } {  } 0 0 "ModelSim Info: #     ven_mac" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:19:37 on Nov 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:19:37 on Nov 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work work +incdir+C:/Users/doddi/Documents/Quartus_projects/ven_mac \{C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac_tb.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work work +incdir+C:/Users/doddi/Documents/Quartus_projects/ven_mac \{C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac_tb.v\}" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:19:37 on Nov 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:19:37 on Nov 16,2023" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/Users/doddi/Documents/Quartus_projects/ven_mac\" C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac_tb.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/Users/doddi/Documents/Quartus_projects/ven_mac\" C:/Users/doddi/Documents/Quartus_projects/ven_mac/ven_mac_tb.v " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ven_mac_tb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ven_mac_tb" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: #     ven_mac_tb" {  } {  } 0 0 "ModelSim Info: #     ven_mac_tb" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:19:37 on Nov 16,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:19:37 on Nov 16,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  ven_mac_tb" {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"+acc\"  ven_mac_tb" 0 0 "Shell" 0 0 1700135697989 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" ven_mac_tb " {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=\"\"+acc\"\" ven_mac_tb " 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:19:37 on Nov 16,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:19:37 on Nov 16,2023" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.ven_mac_tb" {  } {  } 0 0 "ModelSim Info: # Loading work.ven_mac_tb" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.ven_mac" {  } {  } 0 0 "ModelSim Info: # Loading work.ven_mac" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.hard_block" {  } {  } 0 0 "ModelSim Info: # Loading work.hard_block" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_lcell_comb" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_obuf" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_io_ibuf" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_clkctrl" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_clkctrl" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_mux41" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_mux41" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_ena_reg" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_ena_reg" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_unvm" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock" {  } {  } 0 0 "ModelSim Info: # Loading fiftyfivenm_ver.fiftyfivenm_adcblock" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vsim-2685) \[TFMPC\] - Too few port connections for '\\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vsim-2685) \[TFMPC\] - Too few port connections for '\\~QUARTUS_CREATED_ADC1~ '.  Expected 8, found 7." 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /ven_mac_tb/dut/\\~QUARTUS_CREATED_ADC1~  File: vending_machine.vo Line: 428" {  } {  } 0 0 "ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /ven_mac_tb/dut/\\~QUARTUS_CREATED_ADC1~  File: vending_machine.vo Line: 428" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vsim-3722) vending_machine.vo(428): \[TFMPC\] - Missing connection for port 'clk_dft'." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vsim-3722) vending_machine.vo(428): \[TFMPC\] - Missing connection for port 'clk_dft'." 0 0 "Shell" 0 0 1700135697990 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vsim-2685) \[TFMPC\] - Too few port connections for '\\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vsim-2685) \[TFMPC\] - Too few port connections for '\\~QUARTUS_CREATED_ADC2~ '.  Expected 8, found 7." 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /ven_mac_tb/dut/\\~QUARTUS_CREATED_ADC2~  File: vending_machine.vo Line: 451" {  } {  } 0 0 "ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /ven_mac_tb/dut/\\~QUARTUS_CREATED_ADC2~  File: vending_machine.vo Line: 451" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vsim-3722) vending_machine.vo(451): \[TFMPC\] - Missing connection for port 'clk_dft'." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vsim-3722) vending_machine.vo(451): \[TFMPC\] - Missing connection for port 'clk_dft'." 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # add wave *" {  } {  } 0 0 "ModelSim Info: # add wave *" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # view structure" {  } {  } 0 0 "ModelSim Info: # view structure" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # view signals" {  } {  } 0 0 "ModelSim Info: # view signals" 0 0 "Shell" 0 0 1700135697990 ""}
{ "Info" "0" "" "ModelSim Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1700135697991 ""}
{ "Info" "0" "" "ModelSim Info: # run -all" {  } {  } 0 0 "ModelSim Info: # run -all" 0 0 "Shell" 0 0 1700135697991 ""}
{ "Info" "0" "" "ModelSim Info: # Break key hit" {  } {  } 0 0 "ModelSim Info: # Break key hit" 0 0 "Shell" 0 0 1700135697991 ""}
{ "Info" "0" "" "ModelSim Info: # Simulation stop requested." {  } {  } 0 0 "ModelSim Info: # Simulation stop requested." 0 0 "Shell" 0 0 1700135697991 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:24:56 on Nov 16,2023, Elapsed time: 0:05:19" {  } {  } 0 0 "ModelSim Info: # End time: 17:24:56 on Nov 16,2023, Elapsed time: 0:05:19" 0 0 "Shell" 0 0 1700135697991 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 4" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 4" 0 0 "Shell" 0 0 1700135697991 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1700135698105 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/doddi/Documents/Quartus_projects/ven_mac/vending_machine_nativelink_simulation.rpt" {  } { { "C:/Users/doddi/Documents/Quartus_projects/ven_mac/vending_machine_nativelink_simulation.rpt" "0" { Text "C:/Users/doddi/Documents/Quartus_projects/ven_mac/vending_machine_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/doddi/Documents/Quartus_projects/ven_mac/vending_machine_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1700135698105 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1700135698105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 8 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700135698105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 16 17:24:58 2023 " "Processing ended: Thu Nov 16 17:24:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700135698105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:28 " "Elapsed time: 00:05:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700135698105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:52 " "Total CPU time (on all processors): 00:01:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700135698105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1700135698105 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 21 s " "Quartus Prime Full Compilation was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1700135698661 ""}
