#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Dec 26 19:30:47 2024
# Process ID: 15400
# Current directory: C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1
# Command line: vivado.exe -log design_1_Radix2wECC_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Radix2wECC_0_0.tcl
# Log file: C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1/design_1_Radix2wECC_0_0.vds
# Journal file: C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1\vivado.jou
# Running On: dundun, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17034 MB
#-----------------------------------------------------------
source design_1_Radix2wECC_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/RTL-src/HardwareAcceleratedECC-PointMultiplication/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vitis/xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.cache/ip 
Command: synth_design -top design_1_Radix2wECC_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15616
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1242.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_Radix2wECC_0_0' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Radix2wECC_0_0/synth/design_1_Radix2wECC_0_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC.v:12]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_values_x_V_RAM_AUTO_1R1W' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_values_x_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-3876] $readmem data file './Radix2wECC_values_x_V_RAM_AUTO_1R1W.dat' is read successfully [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_values_x_V_RAM_AUTO_1R1W.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_values_x_V_RAM_AUTO_1R1W' (1#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_values_x_V_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_buff1_RAM_AUTO_1R1W' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_buff1_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_buff1_RAM_AUTO_1R1W' (2#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_buff1_RAM_AUTO_1R1W.v:6]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_flow_control_loop_pipe_sequential_init' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_flow_control_loop_pipe_sequential_init' (3#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_1' (4#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_2' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_2' (5#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1' (6#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_3' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_3' (7#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2' (8#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_36_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3' (9#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_39_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_inv' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1' (10#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18' (11#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_25_18.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1' (12#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19' (13#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv_Pipeline_VITIS_LOOP_33_19.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_inv' (14#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_inv.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_2' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1' (15#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15' (16#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_2_Pipeline_VITIS_LOOP_33_15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_2' (17#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1' (18#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16' (19#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_1_Pipeline_VITIS_LOOP_33_16.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_1' (20#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110' (21#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_110.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111' (22#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_111.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112' (23#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_112.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_point_add' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13' (24#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14' (25#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_add_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_add_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_add_1' (26#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_add_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1' (27#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17' (28#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult_Pipeline_VITIS_LOOP_33_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_bf_mult' (29#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_bf_mult.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1' (30#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11' (31#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12' (32#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add_Pipeline_VITIS_LOOP_33_12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_point_add' (33#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_point_add.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7' (34#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6' (35#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_56_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1' (36#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_92_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113' (37#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_113.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114' (38#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_114.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115' (39#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_115.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116' (40#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_33_116.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_17' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_17.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_17' (41#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_17.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_18' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_18.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_Radix2wECC_Pipeline_18' (42#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_18.v:10]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_control_s_axi' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_control_s_axi.v:223]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_control_s_axi.v:288]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_control_s_axi' (43#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_write' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_fifo' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_fifo' (44#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_reg_slice' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_reg_slice' (45#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_fifo__parameterized0' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_fifo__parameterized0' (45#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_buffer' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_buffer' (46#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_fifo__parameterized1' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_fifo__parameterized1' (46#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_fifo__parameterized2' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_fifo__parameterized2' (46#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_write' (47#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_read' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_buffer__parameterized0' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_buffer__parameterized0' (47#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_reg_slice__parameterized0' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_reg_slice__parameterized0' (47#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_read' (48#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'Radix2wECC_gmem_m_axi_throttle' [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi_throttle' (49#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC_gmem_m_axi' (50#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_gmem_m_axi.v:8]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_R_y_V_4_4_in_phi_fu_468_p6_reg' and it is trimmed from '166' to '163' bits. [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC.v:2725]
INFO: [Synth 8-6155] done synthesizing module 'Radix2wECC' (51#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_Radix2wECC_0_0' (52#1) [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Radix2wECC_0_0/synth/design_1_Radix2wECC_0_0.v:59]
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module Radix2wECC_gmem_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module Radix2wECC_gmem_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module Radix2wECC_gmem_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_AWREADY in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_ARREADY in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RVALID in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[31] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[30] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[29] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[28] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[27] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[26] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[25] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[24] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[23] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[22] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[21] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[20] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[19] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[18] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[17] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[16] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[15] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[14] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[13] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[12] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[11] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[10] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[9] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[8] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[7] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[6] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[5] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[4] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[3] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[2] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[1] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RDATA[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RLAST in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RID[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[8] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[7] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[6] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[5] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[4] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[3] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[2] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[1] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RFIFONUM[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RUSER[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[1] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_RRESP[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BVALID in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[1] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BRESP[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BID[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_gmem_BUSER[0] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln29[61] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln29[60] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln29[59] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln29[58] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln29[57] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln29[56] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sext_ln29[55] in module Radix2wECC_Radix2wECC_Pipeline_18 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1242.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1242.617 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.428 . Memory (MB): peak = 1242.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Radix2wECC_0_0/constraints/Radix2wECC_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_Radix2wECC_0_0/constraints/Radix2wECC_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1414.762 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.437 . Memory (MB): peak = 1435.605 ; gain = 20.844
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1435.605 ; gain = 192.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1435.605 ; gain = 192.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1435.605 ; gain = 192.988
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln708_reg_342_reg' and it is trimmed from '192' to '32' bits. [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7.v:189]
WARNING: [Synth 8-3936] Found unconnected internal register 'lshr_ln708_2_reg_352_reg' and it is trimmed from '192' to '32' bits. [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC_Radix2wECC_Pipeline_VITIS_LOOP_77_7.v:188]
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'Radix2wECC_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'Radix2wECC_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Radix2wECC_gmem_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Radix2wECC_gmem_m_axi_reg_slice__parameterized0'
WARNING: [Synth 8-3936] Found unconnected internal register 'R_y_V_4_4_in_reg_465_reg' and it is trimmed from '166' to '163' bits. [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC.v:2047]
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln115_reg_1474_reg' and it is trimmed from '4' to '3' bits. [c:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.gen/sources_1/bd/design_1/ipshared/3002/hdl/verilog/Radix2wECC.v:2311]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'Radix2wECC_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'Radix2wECC_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Radix2wECC_gmem_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Radix2wECC_gmem_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1435.605 ; gain = 192.988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 4     
	   2 Input   52 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 5     
	   3 Input   17 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 7     
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 40    
	   3 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 20    
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input    166 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	              192 Bit    Registers := 5     
	              166 Bit    Registers := 81    
	              165 Bit    Registers := 7     
	              163 Bit    Registers := 12    
	               96 Bit    Registers := 6     
	               86 Bit    Registers := 1     
	               64 Bit    Registers := 10    
	               62 Bit    Registers := 5     
	               52 Bit    Registers := 2     
	               36 Bit    Registers := 3     
	               35 Bit    Registers := 3     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 28    
	               31 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 47    
	                7 Bit    Registers := 9     
	                6 Bit    Registers := 8     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 29    
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 370   
+---RAMs : 
	               9K Bit	(256 X 36 bit)          RAMs := 1     
	               8K Bit	(256 X 35 bit)          RAMs := 1     
	               1K Bit	(8 X 166 bit)          RAMs := 2     
	              192 Bit	(6 X 32 bit)          RAMs := 3     
+---Muxes : 
	   2 Input  192 Bit        Muxes := 2     
	   2 Input  166 Bit        Muxes := 182   
	   2 Input  163 Bit        Muxes := 6     
	   2 Input   96 Bit        Muxes := 2     
	   2 Input   86 Bit        Muxes := 1     
	  87 Input   86 Bit        Muxes := 1     
	   2 Input   82 Bit        Muxes := 1     
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 3     
	   2 Input   70 Bit        Muxes := 1     
	   2 Input   68 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 11    
	   2 Input   63 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 4     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   45 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 12    
	  11 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 1     
	   3 Input   12 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 3     
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 7     
	   2 Input    8 Bit        Muxes := 22    
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 14    
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 25    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 32    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 68    
	   3 Input    2 Bit        Muxes := 21    
	   4 Input    2 Bit        Muxes := 4     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 406   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_wstate_reg[0]) is unused and will be removed from module Radix2wECC_control_s_axi.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_rstate_reg[0]) is unused and will be removed from module Radix2wECC_control_s_axi.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 1577.078 ; gain = 334.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst                     | values_x_V_U/ram_reg         | 8 x 166(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 2      | 
|inst                     | values_y_V_U/ram_reg         | 8 x 166(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 2      | 
|inst/i_43_1/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_43_1/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-----------------+-----------+----------------------+----------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------+-----------+----------------------+----------------+
|inst        | buff3_U/ram_reg | Implied   | 8 x 32               | RAM16X1S x 32  | 
|inst        | buff2_U/ram_reg | Implied   | 8 x 32               | RAM16X1S x 32  | 
|inst        | buff1_U/ram_reg | Implied   | 8 x 32               | RAM16X1S x 32  | 
+------------+-----------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:17 ; elapsed = 00:02:20 . Memory (MB): peak = 1577.078 ; gain = 334.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (3944.0/oG. 160.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:28 ; elapsed = 00:03:32 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/i_43_1/gmem_m_axi_U | bus_write/buff_wdata/mem_reg | 256 x 36(READ_FIRST)   | W |   | 256 x 36(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst/i_43_1/gmem_m_axi_U | bus_read/buff_rdata/mem_reg  | 256 x 35(READ_FIRST)   | W |   | 256 x 35(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|inst                     | values_x_V_U/ram_reg         | 8 x 166(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 2      | 
|inst                     | values_y_V_U/ram_reg         | 8 x 166(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 2      | 
+-------------------------+------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-----------------+-----------+----------------------+----------------+
|Module Name | RTL Object      | Inference | Size (Depth x Width) | Primitives     | 
+------------+-----------------+-----------+----------------------+----------------+
|inst        | buff3_U/ram_reg | Implied   | 8 x 32               | RAM16X1S x 32  | 
|inst        | buff2_U/ram_reg | Implied   | 8 x 32               | RAM16X1S x 32  | 
|inst        | buff1_U/ram_reg | Implied   | 8 x 32               | RAM16X1S x 32  | 
+------------+-----------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_write/buff_wdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem_m_axi_U/bus_read/buff_rdata/mem_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/values_x_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/values_x_V_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/values_x_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/values_x_V_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/values_x_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/values_x_V_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:45 ; elapsed = 00:03:50 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:54 ; elapsed = 00:03:59 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:54 ; elapsed = 00:03:59 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:59 ; elapsed = 00:04:04 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:59 ; elapsed = 00:04:04 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[4]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[4]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[4]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   498|
|2     |LUT1     |   269|
|3     |LUT2     |   469|
|4     |LUT3     |  5824|
|5     |LUT4     |  2400|
|6     |LUT5     |  6429|
|7     |LUT6     | 17702|
|8     |MUXF7    |  1188|
|9     |MUXF8    |   364|
|10    |RAM16X1S |    96|
|11    |RAMB18E1 |     4|
|14    |RAMB36E1 |     4|
|16    |SRL16E   |   134|
|17    |FDRE     | 20767|
|18    |FDSE     |    49|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 1719.664 ; gain = 477.047
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:49 ; elapsed = 00:04:03 . Memory (MB): peak = 1719.664 ; gain = 284.059
Synthesis Optimization Complete : Time (s): cpu = 00:04:04 ; elapsed = 00:04:09 . Memory (MB): peak = 1719.664 ; gain = 477.047
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.649 . Memory (MB): peak = 1719.664 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2154 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1727.984 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 96 instances

Synth Design complete, checksum: db9113b0
INFO: [Common 17-83] Releasing license: Synthesis
159 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:15 ; elapsed = 00:04:21 . Memory (MB): peak = 1727.984 ; gain = 485.367
INFO: [Common 17-1381] The checkpoint 'C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1/design_1_Radix2wECC_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.984 ; gain = 0.000
INFO: [Coretcl 2-1174] Renamed 114 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/HardwareAcceleratedECC-PointMultiplication/ScalarMultiplication/vivado-IP/project_1/project_1.runs/design_1_Radix2wECC_0_0_synth_1/design_1_Radix2wECC_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1727.984 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_Radix2wECC_0_0_utilization_synth.rpt -pb design_1_Radix2wECC_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 19:35:38 2024...
