# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
cd /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC
# reading modelsim.ini
# Modified modelsim.ini
vlib work
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:41:29 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/dffg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dffg
# -- Compiling architecture mixed of dffg
# End time: 20:41:30 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:41:30 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 20:41:30 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 20:41:30 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 20:41:30 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 20:41:35 on Nov 17,2021
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/DUT0/reset'.
# Error in macro ./tb_staged_mac.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/DUT0/reset'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
quit -sim
# End time: 20:43:39 on Nov 17,2021, Elapsed time: 0:02:04
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 20:43:43 on Nov 17,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/DUT0/s_ARESETN'.
# Error in macro ./tb_staged_mac.do line 10
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/DUT0/s_ARESETN'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
add wave -position insertpoint  \
sim:/tb_staged_mac/s_ARESETN
quit -sim
# End time: 20:44:34 on Nov 17,2021, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 20:44:36 on Nov 17,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/DUT0/s_SD_AXIS_TVALID'.
# Error in macro ./tb_staged_mac.do line 21
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/DUT0/s_SD_AXIS_TVALID'.
#     while executing
# "add wave -noupdate -radix unsigned /tb_staged_mac/DUT0/SD_AXIS_TDATA"
quit -sim
# End time: 20:45:03 on Nov 17,2021, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 20:45:04 on Nov 17,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/ARESETN'.
# Error in macro ./tb_staged_mac.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/ARESETN'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
run
run
quit -sim
# End time: 20:45:39 on Nov 17,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 20:45:41 on Nov 17,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/ARESETN'.
# Error in macro ./tb_staged_mac.do line 36
# ** UI-Msg: (vish-4014) No objects found matching '/tb_staged_mac/ARESETN'.
#     while executing
# "add wave -noupdate -divider {Standard Inputs}"
quit -sim
# End time: 20:46:12 on Nov 17,2021, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 20:46:13 on Nov 17,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:01:56 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:01:56 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:02:01 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:02:01 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:02:02 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 21:02:02 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:02:07 on Nov 17,2021, Elapsed time: 0:15:54
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:02:10 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:02:37 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(142): Illegal target for signal assignment.
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(142): (vcom-1136) Unknown identifier "SD_AXIS_TDATA".
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(145): Illegal target for signal assignment.
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(145): (vcom-1136) Unknown identifier "SD_AXIS_TVALID".
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(148): Illegal target for signal assignment.
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(148): (vcom-1136) Unknown identifier "SD_AXIS_TLAST".
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(151): Illegal target for signal assignment.
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(151): (vcom-1136) Unknown identifier "SD_AXIS_TLAST".
# ** Note: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd(161): VHDL Compiler exiting
# End time: 21:02:38 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:02:53 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 21:02:53 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:02:56 on Nov 17,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:02:58 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:06:41 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:06:41 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:06:43 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 21:06:43 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:06:46 on Nov 17,2021, Elapsed time: 0:03:48
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:06:48 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:07:17 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:07:17 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:07:20 on Nov 17,2021, Elapsed time: 0:00:32
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:07:21 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:08:02 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:08:03 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
quuit -sim
# invalid command name "quuit"
quit -sim
# End time: 21:08:07 on Nov 17,2021, Elapsed time: 0:00:46
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:08:10 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:11:28 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(122): (vcom-1600) No feasible entries for subprogram "WRITE".
#    Visible subprograms are:
#       (explicit) NUMERIC_STD.WRITE[std.TEXTIO.LINE, UNRESOLVED_UNSIGNED, std.TEXTIO.SIDE, NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(2082)
#       (explicit) NUMERIC_STD.WRITE[std.TEXTIO.LINE, UNRESOLVED_SIGNED, std.TEXTIO.SIDE, NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(2085)
#       (explicit) std_logic_1164.WRITE[std.TEXTIO.LINE, STD_ULOGIC, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(277)
#       (explicit) std_logic_1164.WRITE[std.TEXTIO.LINE, STD_ULOGIC_VECTOR, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(280)
# ** Note: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(181): VHDL Compiler exiting
# End time: 21:11:29 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:11:58 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(123): (vcom-1600) No feasible entries for subprogram "write".
#    Visible subprograms are:
#       (implicit) TEXTIO.write[std.TEXTIO.TEXT, std.STANDARD.STRING] at vhdl_src/std/textio.vhd(15)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(123)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT_VECTOR, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(126)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BOOLEAN, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(129)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.CHARACTER, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(132)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, INTEGER, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(135)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.REAL, std.TEXTIO.SIDE, NATURAL, NATURAL] at vhdl_src/std/textio.vhd(138)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.REAL, std.STANDARD.STRING] at vhdl_src/std/textio.vhd(142)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.STRING, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(145)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.TIME, std.TEXTIO.SIDE, NATURAL, std.STANDARD.TIME] at vhdl_src/std/textio.vhd(148)
#       (explicit) NUMERIC_STD.WRITE[std.TEXTIO.LINE, UNRESOLVED_UNSIGNED, std.TEXTIO.SIDE, NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(2082)
#       (explicit) NUMERIC_STD.WRITE[std.TEXTIO.LINE, UNRESOLVED_SIGNED, std.TEXTIO.SIDE, NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(2085)
#       (explicit) std_logic_1164.WRITE[std.TEXTIO.LINE, STD_ULOGIC, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(277)
#       (explicit) std_logic_1164.WRITE[std.TEXTIO.LINE, STD_ULOGIC_VECTOR, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(280)
# ** Note: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(182): VHDL Compiler exiting
# End time: 21:11:58 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:12:07 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# ** Error: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(123): (vcom-1600) No feasible entries for subprogram "write".
#    Visible subprograms are:
#       (implicit) TEXTIO.write[std.TEXTIO.TEXT, std.STANDARD.STRING] at vhdl_src/std/textio.vhd(15)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(123)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BIT_VECTOR, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(126)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, BOOLEAN, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(129)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.CHARACTER, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(132)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, INTEGER, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(135)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.REAL, std.TEXTIO.SIDE, NATURAL, NATURAL] at vhdl_src/std/textio.vhd(138)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.REAL, std.STANDARD.STRING] at vhdl_src/std/textio.vhd(142)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.STRING, std.TEXTIO.SIDE, NATURAL] at vhdl_src/std/textio.vhd(145)
#       (explicit) TEXTIO.WRITE[std.TEXTIO.LINE, std.STANDARD.TIME, std.TEXTIO.SIDE, NATURAL, std.STANDARD.TIME] at vhdl_src/std/textio.vhd(148)
#       (explicit) NUMERIC_STD.WRITE[std.TEXTIO.LINE, UNRESOLVED_UNSIGNED, std.TEXTIO.SIDE, NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(2082)
#       (explicit) NUMERIC_STD.WRITE[std.TEXTIO.LINE, UNRESOLVED_SIGNED, std.TEXTIO.SIDE, NATURAL] at vhdl_src/ieee/mti_numeric_std.vhd(2085)
#       (explicit) std_logic_1164.WRITE[std.TEXTIO.LINE, STD_ULOGIC, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(277)
#       (explicit) std_logic_1164.WRITE[std.TEXTIO.LINE, STD_ULOGIC_VECTOR, std.TEXTIO.SIDE, NATURAL] at $MODEL_TECH/../vhdl_src/ieee/stdlogic.vhd(280)
# ** Note: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd(182): VHDL Compiler exiting
# End time: 21:12:07 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:13:15 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:13:15 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:13:16 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:13:16 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:13:22 on Nov 17,2021, Elapsed time: 0:05:12
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:13:24 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:14:08 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:14:08 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:14:13 on Nov 17,2021, Elapsed time: 0:00:49
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:14:14 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: The value of 'a' is 
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:15:58 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:15:58 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -si
# unknown switch: -si
quit -sim
# End time: 21:16:03 on Nov 17,2021, Elapsed time: 0:01:49
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:16:05 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:16:37 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:16:37 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:16:40 on Nov 17,2021, Elapsed time: 0:00:35
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:16:42 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
run
run
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:18:31 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:18:32 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
quit -sim
# End time: 21:18:36 on Nov 17,2021, Elapsed time: 0:01:54
# Errors: 0, Warnings: 2
do tb_staged_mac.do
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:18:38 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: Here
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:19:36 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:19:36 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 21:19:41 on Nov 17,2021, Elapsed time: 0:01:03
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:19:41 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: Here
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:23:28 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:23:28 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 21:23:31 on Nov 17,2021, Elapsed time: 0:03:50
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:23:31 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:23:58 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:23:59 on Nov 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 21:24:02 on Nov 17,2021, Elapsed time: 0:00:31
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:24:02 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:25:38 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity staged_mac
# -- Compiling architecture mixed of staged_mac
# End time: 21:25:38 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 21:25:40 on Nov 17,2021, Elapsed time: 0:01:38
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:25:40 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "staged_mac(mixed)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 20 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd
# QuestaSim-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 21:25:54 on Nov 17,2021
# vcom -reportprogress 300 -work work /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/tb_staged_mac.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Compiling entity tb_staged_mac
# -- Compiling architecture mixed of tb_staged_mac
# End time: 21:25:54 on Nov 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
do tb_staged_mac.do
# End time: 21:25:58 on Nov 17,2021, Elapsed time: 0:00:18
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_staged_mac 
# Start time: 21:25:58 on Nov 17,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb_staged_mac(mixed)#1
# Loading ieee.numeric_std(body)
# Loading work.staged_mac(mixed)#1
# Loading work.dffg(mixed)#1
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TLAST has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_staged_mac/DUT0/MO_AXIS_TID(7 downto 0) has no driver.
# This port will contribute value (8'hXX) to the signal network.
# ** Note: NOT Here
#    Time: 0 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: NOT Here
#    Time: 40 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Note: Here
#    Time: 60 ns  Iteration: 1  Instance: /tb_staged_mac/DUT0
# ** Fatal: (vsim-3420) Array lengths do not match. Left is 63 (62 downto 0). Right is 64 (63 downto 0).
#    Time: 80 ns  Iteration: 1  Process: /tb_staged_mac/DUT0/line__108 File: /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd
# Fatal error in Process line__108 at /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd line 143
# 
# HDL call sequence:
# Stopped at /home/dghauri/ClassFiles/482X/CPRE482X/Lab3/Fixed_Point_MAC/staged_mac_template.vhd 143 Process line__108
# 
