# Implementation of two specific logic functions and a combinational circuit in VHDL

### Functions F and G:

![functions_f_g](https://github.com/shepherd-s/CE_III_Asignment/assets/90930079/7a3cd26c-9c79-4baf-bdbc-b046b1d6f64a)

### Combinational circuit:

- Operation: Addition with carry-over.
- Restrictions: Only concurrent sentences can be used.

### Additional notes

The documentation is in Spanish but it contains the timetables for clarity.
The files are: "EnunciadoTrabajoIC3_jun22.pdf" (exercise statement), "Memoria.pdf" (solution documentation).

