Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jan 16 19:37:52 2025
| Host         : Z1R343L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s6
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      6 |            1 |
|      7 |            1 |
|      8 |            7 |
|     13 |            1 |
|     15 |            2 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             204 |           53 |
| No           | Yes                   | No                     |              15 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              75 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------+------------------+------------------+----------------+
|                Clock Signal                |                                  Enable Signal                                  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/CS_reg_i_1_n_0                        | rst_IBUF_BUFG    |                1 |              1 |
|  seg_proc_init/u_frequency_divider/CLK     |                                                                                 | rst_IBUF_BUFG    |                2 |              3 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/clk_edge_cnt[4]_i_1_n_0 | rst_IBUF_BUFG    |                2 |              6 |
|  clk_IBUF_BUFG                             | key_proc_inst/E[0]                                                              | rst_IBUF_BUFG    |                2 |              7 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[2]_1[0]          | rst_IBUF_BUFG    |                2 |              8 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/send_data[7]_i_1_n_0                  | rst_IBUF_BUFG    |                2 |              8 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/E[0]                                  | rst_IBUF_BUFG    |                1 |              8 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MISO_shift[7]_i_1_n_0   | rst_IBUF_BUFG    |                1 |              8 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/MOSI_shift[7]_i_1_n_0   | rst_IBUF_BUFG    |                2 |              8 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/spi_master_m0/E[0]                    | rst_IBUF_BUFG    |                2 |              8 |
|  led_proc_inst/freq_div_inst/CLK           |                                                                                 | rst_IBUF_BUFG    |                3 |              8 |
|  clk_IBUF_BUFG                             | rtc_proc_init/ds1302_ctrl_m0/ds1302_io_m0/FSM_onehot_state_reg[2]_0[0]          | rst_IBUF_BUFG    |                3 |             13 |
| ~rst_IBUF_BUFG                             |                                                                                 | rst_IBUF_BUFG    |                5 |             15 |
|  key_proc_inst/u_frequency_divider/clk_100 |                                                                                 | rst_IBUF_BUFG    |                4 |             15 |
|  clk_IBUF_BUFG                             |                                                                                 | rst_IBUF_BUFG    |               44 |            178 |
+--------------------------------------------+---------------------------------------------------------------------------------+------------------+------------------+----------------+


