
*** Running vivado
    with args -log pong.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pong.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source pong.tcl -notrace
Command: synth_design -top pong -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 359.340 ; gain = 100.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pong' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:22]
INFO: [Synth 8-3491] module 'clock_vga' declared at 'E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_vga.vhd:37' bound to instance 'clock' of component 'clock_vga' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:72]
INFO: [Synth 8-638] synthesizing module 'clock_vga' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_vga.vhd:43]
WARNING: [Synth 8-614] signal 'clk_int' is read in the process but is not in the sensitivity list [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_vga.vhd:48]
WARNING: [Synth 8-614] signal 'etat' is read in the process but is not in the sensitivity list [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_vga.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'clock_vga' (1#1) [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_vga.vhd:43]
INFO: [Synth 8-3491] module 'clock_paddle' declared at 'E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_paddle.vhd:37' bound to instance 'clock_pad' of component 'clock_paddle' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clock_paddle' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_paddle.vhd:43]
WARNING: [Synth 8-614] signal 'clk_int' is read in the process but is not in the sensitivity list [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_paddle.vhd:48]
WARNING: [Synth 8-614] signal 'etat' is read in the process but is not in the sensitivity list [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_paddle.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element clk_int_reg was removed.  [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_paddle.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'clock_paddle' (2#1) [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_paddle.vhd:43]
INFO: [Synth 8-3491] module 'vga_controller_640_60' declared at 'E:/Artru/Téléchargements/vga_controller_640_60.vhd:75' bound to instance 'vga' of component 'vga_controller_640_60' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:83]
INFO: [Synth 8-638] synthesizing module 'vga_controller_640_60' [E:/Artru/Téléchargements/vga_controller_640_60.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'vga_controller_640_60' (3#1) [E:/Artru/Téléchargements/vga_controller_640_60.vhd:88]
WARNING: [Synth 8-614] signal 'new_frame' is read in the process but is not in the sensitivity list [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:117]
WARNING: [Synth 8-614] signal 'new_frame' is read in the process but is not in the sensitivity list [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:146]
WARNING: [Synth 8-614] signal 'blank' is read in the process but is not in the sensitivity list [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'pong' (4#1) [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:22]
WARNING: [Synth 8-3331] design clock_paddle has unconnected port clk_in
WARNING: [Synth 8-3331] design clock_paddle has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 414.387 ; gain = 155.145
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 414.387 ; gain = 155.145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 414.387 ; gain = 155.145
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/constrs_1/new/constraint.xdc]
WARNING: [Vivado 12-507] No nets matched 'pause_IBUF'. [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/constrs_1/new/constraint.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/constrs_1/new/constraint.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/pong_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/pong_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 746.996 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 746.996 ; gain = 487.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 746.996 ; gain = 487.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 746.996 ; gain = 487.754
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'etat_reg' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_vga.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'etat_reg' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/clock_paddle.vhd:57]
WARNING: [Synth 8-327] inferring latch for variable 'set_green_reg' [E:/Artru/Documents/Pong_vhdl/Pong_vhdl.srcs/sources_1/new/pong.vhd:208]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 746.996 ; gain = 487.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pong 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 8     
	   2 Input      9 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
Module clock_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module vga_controller_640_60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (paddle_v2_inferred__0/\paddle_v2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (paddle_v1_inferred__0/\paddle_v1_reg[0] )
INFO: [Synth 8-3886] merging instance 'set_green_reg[0]' (LD) to 'set_green_reg[1]'
INFO: [Synth 8-3886] merging instance 'set_green_reg[1]' (LD) to 'set_green_reg[2]'
INFO: [Synth 8-3886] merging instance 'set_green_reg[2]' (LD) to 'set_green_reg[3]'
INFO: [Synth 8-3886] merging instance 'set_red_reg[0]' (FDS) to 'set_red_reg[1]'
INFO: [Synth 8-3886] merging instance 'set_red_reg[1]' (FDS) to 'set_red_reg[2]'
INFO: [Synth 8-3886] merging instance 'set_red_reg[2]' (FDS) to 'set_red_reg[3]'
WARNING: [Synth 8-3332] Sequential element (clock_pad/etat_reg) is unused and will be removed from module pong.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 746.996 ; gain = 487.754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:40 . Memory (MB): peak = 746.996 ; gain = 487.754
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 768.191 ; gain = 508.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    22|
|3     |LUT1   |    17|
|4     |LUT2   |    42|
|5     |LUT3   |    20|
|6     |LUT4   |    63|
|7     |LUT5   |    36|
|8     |LUT6   |    58|
|9     |FDCE   |     3|
|10    |FDRE   |    65|
|11    |FDSE   |     2|
|12    |LD     |     2|
|13    |IBUF   |     6|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------------+------+
|      |Instance |Module                |Cells |
+------+---------+----------------------+------+
|1     |top      |                      |   352|
|2     |  clock  |clock_vga             |    10|
|3     |  vga    |vga_controller_640_60 |   197|
+------+---------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 775.641 ; gain = 183.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:43 . Memory (MB): peak = 775.641 ; gain = 516.398
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 1 instances
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 15 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 775.641 ; gain = 529.406
INFO: [Common 17-1381] The checkpoint 'E:/Artru/Documents/Pong_vhdl/Pong_vhdl.runs/synth_1/pong.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pong_utilization_synth.rpt -pb pong_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 775.641 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 18 09:15:00 2018...
