parent	,	V_4
new_val	,	V_186
tegra30_periph_clk_init	,	F_69
DIV_2	,	V_60
tegra30_pll_div_clk_set_rate	,	F_65
PLLE_BASE_ENABLE	,	V_158
PMC_SATA_PWRGT	,	V_166
OSC_CTRL_OSC_FREQ_16_8MHZ	,	V_39
DIV_ROUND_UP	,	F_38
PLL_MISC_DCCON_SHIFT	,	V_145
shift	,	V_50
OSC_FREQ_DET_STATUS	,	V_16
ENOSYS	,	V_171
tegra30_clk_out_set_parent	,	F_94
OSC_CTRL_OSC_FREQ_26MHZ	,	V_38
PLLE_BASE_DIVP_MASK	,	V_163
setting	,	V_147
p_div	,	V_130
tegra30_audio_sync_clk_init	,	F_98
tegra_clk_cfg_ex	,	F_88
PLLE_BASE_CML_ENABLE	,	V_165
PLL_OUT_CLKEN	,	V_182
state	,	V_46
"%s: Unexpected reference rate %lu\n"	,	L_12
auto_clock_control	,	V_30
ARRAY_SIZE	,	F_42
PLL_BASE	,	V_109
tegra30_plle_clk_disable	,	F_57
divider_u16	,	V_27
UTMIP_PLL_CFG1	,	V_103
UTMIP_PLL_CFG2	,	V_97
PLL_ALT_MISC_REG	,	V_154
"%s: Failed to set %s out-of-table rate %lu\n"	,	L_13
lock_bit	,	V_89
SUPER_CLOCK_DIV_U71_SHIFT	,	V_67
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_43
do_div	,	F_12
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_108
input	,	V_63
PMC_CTRL_BLINK_ENB	,	V_78
pr_err	,	F_9
old_base	,	V_131
PLL_MISC	,	F_50
SUPER_CLK_DIVIDER	,	V_68
PLL_BASE_LOCK	,	V_129
clk_mux_sel	,	V_51
shared_bus_list	,	V_224
PLL_BASE_DIVP_SHIFT	,	V_125
PLL_OUT_RESET_DISABLE	,	V_183
tegra30_periph_clk_disable	,	F_76
"deassert"	,	L_19
"%s: Unexpected clock rate %ld"	,	L_2
PLLU_BASE_POST_DIV	,	V_123
tegra_clk_audio_list	,	V_230
RST_DEVICES_NUM	,	V_12
USE_PLL_LOCK_BITS	,	V_90
tegra30_super_clk_set_rate	,	F_29
"%s: %s %lu\n"	,	L_9
PLLD	,	V_141
cpcon	,	V_135
lock_reg	,	V_88
BUG	,	F_10
PLLE_AUX_PLLP_SEL	,	V_157
tegra30_pll_clk_init	,	F_47
PLLM	,	V_126
"pll_d"	,	L_21
sel	,	V_52
TEGRA_CLK_NAND_PAD_DIV2_ENB	,	V_212
PLLD_MISC_DSI_CLKENABLE	,	V_152
vco_max	,	V_137
c	,	V_2
PMC_BLINK_TIMER_DATA_ON_MASK	,	V_83
set	,	V_179
d	,	V_216
xtal_freq_count	,	V_105
cfg	,	V_132
tegra30_plld_clk_cfg_ex	,	F_54
tegra30_cml_clk_init	,	F_102
PMC_CTRL	,	V_77
i	,	V_91
SUPER_SOURCE_MASK	,	V_59
m	,	V_116
PLLE_BASE_DIVP_SHIFT	,	V_164
n	,	V_3
PLLE_BASE_DIV	,	F_60
s64	,	T_2
p	,	V_70
PERIPH_CLK_VI_SEL_EX_MASK	,	V_210
u	,	V_9
pmc_readl	,	F_33
AUDIO_SYNC_DISABLE_BIT	,	V_218
SUPER_IDLE_SOURCE_SHIFT	,	V_57
clk_out_lock	,	V_217
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_101
DIV_U71_FIXED	,	V_187
clk_readl	,	F_8
SUPER_CLK_MUX	,	V_53
"%s: could not find clk %s\n"	,	L_22
PMC_DPD_PADS_ORIDE	,	V_86
SUPER_RUN_SOURCE_SHIFT	,	V_58
tegra30_audio_sync_clk_disable	,	F_100
PMC_SATA_PWRGT_PLLE_IDDQ_SWCTL	,	V_168
reg_shift	,	V_181
PLL_BASE_DIVN_SHIFT	,	V_119
inputs	,	V_62
force_training	,	V_170
source	,	V_49
PLL_FIXED	,	V_73
INIT_LIST_HEAD	,	F_108
"%s on clock %s\n"	,	L_3
input_rate	,	V_113
OSC_CTRL_OSC_FREQ_19_2MHZ	,	V_37
tegra_get_clock_by_name	,	F_56
reg	,	V_8
AUDIO_SYNC_SOURCE_MASK	,	V_219
OSC_CTRL_PLL_REF_DIV_MASK	,	V_33
pmc_writel	,	F_35
tegra_sync_source_list	,	V_229
freq_table	,	V_114
PLL_BASE_DIVM_MASK	,	V_120
DIV_U71_UART	,	V_197
DIV_U71_IDLE	,	V_199
PLLU	,	V_122
ret	,	V_133
tegra30_vi_clk_cfg_ex	,	F_84
tegra30_pll_clk_wait_for_lock	,	F_39
PMC_DPD_PADS_ORIDE_BLINK_ENB	,	V_87
tegra30_dsib_clk_set_parent	,	F_87
on_off	,	V_81
PLL_BASE_DIVN_MASK	,	V_118
MUX8	,	V_190
clock_autodetect	,	V_13
PLLX	,	V_69
PLLD_BASE_DSIB_MUX_SHIFT	,	V_193
WARN	,	F_19
main_rate	,	V_94
PLLE_MISC_LOCK	,	V_178
PLLE_MISC_LOCK_ENABLE	,	V_172
clk_get_rate	,	F_3
clk_writel_delay	,	F_25
PERIPH_CLK_UART_DIV_ENB	,	V_198
spin_unlock_irqrestore	,	F_92
tegra30_pll_div_clk_init	,	F_62
pll_ref_div	,	V_32
tegra30_pll_clk_enable	,	F_49
PLL_OUT_RATIO_MASK	,	V_184
name	,	V_44
PMC_BLINK_TIMER_DATA_OFF_MASK	,	V_85
tegra30_pll_div_clk_round_rate	,	F_66
PLLD_BASE_DSIB_MUX_MASK	,	V_155
tegra30_cml_clk_enable	,	F_103
mux_extern_out_list	,	V_223
BUG_ON	,	F_5
tegra30_periph_clk_round_rate	,	F_83
tegra30_clk_m_init	,	F_15
TEGRA_CLK_PLLD_DSI_OUT_ENB	,	V_151
PLLE_MISC_SETUP_VALUE	,	V_175
PERIPH_CLK_VI_SEL_EX_SHIFT	,	V_211
"%s: Unexpected clock autodetect value %d"	,	L_1
PERIPH_CLK_SOURCE_DIVU16_MASK	,	V_204
PLLE_BASE_DIV_MASK	,	V_174
DIV_U16	,	V_202
offs	,	V_7
tegra30_cml_clk_disable	,	F_104
"pll_p"	,	L_14
rate	,	V_20
divider	,	V_189
tegra30_pll_clk_set_rate	,	F_53
PERIPH_CLK_TO_ENB_CLR_REG	,	F_78
OUT_OF_TABLE_CPCON	,	V_136
PLLD_BASE_CSI_CLKENABLE	,	V_150
UTMIP_PLL_CFG2_FORCE_PD_SAMP_C_POWERDOWN	,	V_102
PERIPH_CLK_SOURCE_DIVIDLE_VAL	,	V_201
mask	,	V_148
"assert"	,	L_18
clk_measure_input_freq	,	F_6
PLL_BASE_DIVM_SHIFT	,	V_121
tegra30_clk_m_autodetect_rate	,	F_14
tegra30_super_clk_set_parent	,	F_24
PMC_SATA_PWRGT_PLLE_IDDQ_VALUE	,	V_167
PMC_BLINK_TIMER_DATA_OFF_SHIFT	,	V_84
periph_clk_source_shift	,	F_68
PLL_BASE_BYPASS	,	V_117
tegra30_pll_clk_disable	,	F_52
"%s: %s %s\n"	,	L_20
PLL_HAS_CPCON	,	V_138
"Timed out waiting for lock bit on pll %s"	,	L_6
cfreq	,	V_134
PLLE_SS_CTRL	,	V_176
PLLE_BASE_DIVM_SHIFT	,	V_162
PERIPH_CLK_TO_ENB_REG	,	F_70
tegra30_blink_clk_init	,	F_32
SUPER_STATE_MASK	,	V_54
round_mode	,	V_22
divider_u71	,	V_23
clk_disable	,	F_27
tegra_ptr_clks	,	V_226
pr_debug	,	F_16
fixed_rate	,	V_75
PLL_BASE_OVERRIDE	,	V_111
PERIPH_CLK_TO_RST_SET_REG	,	F_80
tegra30_plle_configure	,	F_59
tegra30_clk_double_set_rate	,	F_96
tegra30_audio_sync_clk_enable	,	F_99
tegra30_dtv_clk_cfg_ex	,	F_86
periph	,	V_10
stable_count	,	V_98
tegra_clk_out_list	,	V_220
tegra30_periph_clk_set_rate	,	F_82
PLL_MISC_CPCON_SHIFT	,	V_140
PERIPH_CLK_DTV_POLARITY_INV	,	V_215
tegra30_clk_m_enable	,	F_17
tegra30_blink_clk_set_rate	,	F_37
tegra_clk_ex_param	,	V_146
reg_L	,	V_5
clk_reparent	,	F_28
PLLE_MISC_SETUP_MASK	,	V_173
OSC_CTRL	,	V_29
PLLE_BASE_DIVN_SHIFT	,	V_160
tegra30_plle_clk_init	,	F_55
OSC_CTRL_PLL_REF_DIV_4	,	V_43
reg_V	,	V_6
OSC_CTRL_PLL_REF_DIV_1	,	V_35
OSC_CTRL_PLL_REF_DIV_2	,	V_41
val	,	V_48
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_46
clk	,	V_1
clk_div71_get_divider	,	F_11
SUPER_LP_DIV2_BYPASS	,	V_61
UTMIP_PLL_CFG1_FORCE_PLL_ACTIVE_POWERDOWN	,	V_107
clk_enable	,	F_26
PMC_PLLP_WB0_OVERRIDE	,	V_127
tegra30_pll_div_clk_disable	,	F_64
TEGRA_CLK_PLLD_MIPI_MUX_SEL	,	V_153
tegra_list_clks	,	V_227
PMC_BLINK_TIMER_ENB	,	V_80
clk_init	,	F_107
__func__	,	V_18
PERIPH_CLK_TO_RST_CLR_REG	,	F_75
chipid_readl	,	F_77
OSC_CTRL_OSC_FREQ_12MHZ	,	V_34
TEGRA_CLK_VI_INP_SEL	,	V_209
SUPER_CLOCK_DIV_U71_MASK	,	V_71
periph_clk_to_reg	,	F_4
PERIPH_ON_APB	,	V_208
osc_frequency	,	V_96
tegra30_blink_clk_disable	,	F_36
tegra30_sync_source_set_rate	,	F_97
clkdev_add	,	F_109
PLLE_BASE_DIVM_MASK	,	V_161
tegra30_utmi_param_configure	,	F_41
MUX_PWM	,	V_191
flags	,	V_21
tegra30_plle_clk_enable	,	F_61
periph_clk_source_mask	,	F_67
ROUND_DIVIDER_UP	,	V_26
OSC_FREQ_DET	,	V_15
OSC_FREQ_DET_BUSY	,	V_17
PERIPH_CLK_TO_RST_REG	,	F_72
SUPER_STATE_RUN	,	V_55
OFF	,	V_79
PMC_PLLP_WB0_OVERRIDE_PLLM_ENABLE	,	V_128
"%s %s on clock %s\n"	,	L_17
OSC_CTRL_OSC_FREQ_MASK	,	V_31
tegra30_init_one_clock	,	F_106
"Attempting to disable main SoC clock\n"	,	L_4
PLL_OUT_OVERRIDE	,	V_188
MUX_CLK_OUT	,	V_192
max	,	F_30
OSC_FREQ_DET_TRIG	,	V_14
active_delay_count	,	V_99
init_clk_out_mux	,	F_105
TEGRA_CLK_PLLD_CSI_OUT_ENB	,	V_149
EINVAL	,	V_24
clk_writel	,	F_7
"pll_ref"	,	L_15
PERIPH_CLK_SOURCE_DIVU71_MASK	,	V_196
__init	,	T_3
udelay	,	F_40
clk_div16_get_divider	,	F_13
divu71	,	V_180
tegra30_plle_training	,	F_58
DIV_U71	,	V_65
tegra30_super_clk_enable	,	F_22
enable_delay_count	,	V_104
output_rate	,	V_115
SUPER_CLOCK_DIV_U71_MIN	,	V_66
divu16	,	V_203
tegra30_clk_out_disable	,	F_93
tegra30_init_clocks	,	F_110
clk_num	,	V_11
utmi_parameters	,	V_95
tegra_clk_audio_2x_list	,	V_231
tegra30_clk_out_init	,	F_89
PMC_BLINK_TIMER_DATA_ON_SHIFT	,	V_82
PLL_BASE_ENABLE	,	V_110
u32	,	T_1
tegra_clk_duplicates	,	V_228
PLLDU_LFCON_SET_DIVN	,	V_143
PLL_MISC_CPCON_MASK	,	V_139
OSC_CTRL_OSC_FREQ_13MHZ	,	V_36
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_106
PLL_MISC_LFCON_SHIFT	,	V_144
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_100
PERIPH_CLK_TO_ENB_SET_REG	,	F_74
OSC_CTRL_OSC_FREQ_48MHZ	,	V_42
"%s: Invalid pll ref divider %d"	,	L_5
lock_delay	,	V_92
tegra30_pll_div_clk_enable	,	F_63
refcnt	,	V_72
MUX	,	V_195
"Clock %s has unknown fixed frequency\n"	,	L_8
spin_lock_irqsave	,	F_91
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_44
PLLE_AUX	,	V_156
clk_set_rate	,	F_2
PLL_OUT_RATIO_SHIFT	,	V_185
PERIPH_CLK_TO_BIT	,	F_71
PLL_BASE_DIVP_MASK	,	V_124
osc_ctrl	,	V_28
tegra30_twd_clk_set_rate	,	F_31
clk_pll_freq_table	,	V_112
mul	,	V_45
PERIPH_CLK_NAND_DIV_EX_ENB	,	V_213
tegra30_periph_clk_enable	,	F_73
tegra30_nand_clk_cfg_ex	,	F_85
con_id	,	V_222
PLL_MISC_LOCK_ENABLE	,	F_51
PERIPH_NO_RESET	,	V_205
tegra30_clk_m_disable	,	F_18
tegra30_blink_clk_enable	,	F_34
PLL_MISC_LFCON_MASK	,	V_142
PERIPH_CLK_SOURCE_DIVIDLE_SHIFT	,	V_200
mux	,	V_194
tegra30_audio_sync_clk_set_parent	,	F_101
PLL_POST_LOCK_DELAY	,	V_93
parent_rate	,	V_19
tegra30_super_clk_init	,	F_21
"%s: Can not change %s fixed rate %lu to %lu\n"	,	L_10
tegra30_super_clk_disable	,	F_23
PLLE_MISC_READY	,	V_169
tegra30_pll_ref_init	,	F_20
PLLE_BASE_DIVN_MASK	,	V_159
DIV_U71_INT	,	V_25
tegra30_periph_clk_set_parent	,	F_81
value	,	V_64
ON	,	V_47
tegra30_clk_double_init	,	F_95
TEGRA_CLK_DTV_INVERT	,	V_214
lookup	,	V_221
"%s: %s\n"	,	L_16
tegra30_clk_out_enable	,	F_90
SUPER_STATE_IDLE	,	V_56
ROUND_DIVIDER_DOWN	,	V_76
clk_get_rate_locked	,	F_48
OSC_CTRL_OSC_FREQ_38_4MHZ	,	V_40
"%s: Can not change memory %s rate in flight\n"	,	L_11
dev_id	,	V_225
"%s: Unknown duplicate clock %s\n"	,	L_23
pll	,	V_74
PERIPH_MANUAL_RESET	,	V_207
tegra_periph_clk_enable_refcount	,	V_206
"%s: Unexpected main rate %lu\n"	,	L_7
PLLE_SS_DISABLE	,	V_177
tegra30_periph_clk_reset	,	F_79
clk_set_div	,	F_1
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_45
