TimeQuest Timing Analyzer report for g08_lab3
Wed Nov 01 23:31:02 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLK'
 12. Slow Model Hold: 'CLK'
 13. Slow Model Minimum Pulse Width: 'CLK'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'CLK'
 26. Fast Model Hold: 'CLK'
 27. Fast Model Minimum Pulse Width: 'CLK'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; g08_lab3                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C20F484C7                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 148.43 MHz ; 148.43 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -5.737 ; -1753.546     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.620 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.814 ; -459.425              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.737 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.786      ;
; -5.737 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.786      ;
; -5.737 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.786      ;
; -5.737 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.786      ;
; -5.737 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.786      ;
; -5.737 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.786      ;
; -5.661 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.710      ;
; -5.661 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.710      ;
; -5.661 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.710      ;
; -5.661 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.710      ;
; -5.661 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.710      ;
; -5.661 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.710      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.626 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.079     ; 6.585      ;
; -5.624 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.673      ;
; -5.624 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.673      ;
; -5.624 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.673      ;
; -5.624 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.673      ;
; -5.624 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.673      ;
; -5.624 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                            ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.673      ;
; -5.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.633      ;
; -5.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.633      ;
; -5.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.633      ;
; -5.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.633      ;
; -5.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.633      ;
; -5.584 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.633      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[4] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.615      ;
; -5.566 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[5] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.615      ;
; -5.566 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[3] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.615      ;
; -5.566 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[2] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.615      ;
; -5.566 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[0] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.615      ;
; -5.566 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                            ; g08_stack52:inst2|lpm_ff:inst21|dffs[1] ; CLK          ; CLK         ; 1.000        ; 0.011      ; 6.615      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
; -5.566 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.080     ; 6.524      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.620 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.906      ;
; 0.624 ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                        ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; g08_stack52:inst2|lpm_ff:inst57|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst25|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.911      ;
; 0.626 ; g08_stack52:inst2|lpm_ff:inst71|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.912      ;
; 0.627 ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.913      ;
; 0.629 ; g08_stack52:inst2|lpm_ff:inst65|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.629 ; g08_stack52:inst2|lpm_ff:inst65|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; g08_stack52:inst2|lpm_ff:inst11|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.916      ;
; 0.631 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; g08_stack52:inst2|lpm_ff:inst71|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; g08_stack52:inst2|lpm_ff:inst89|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.920      ;
; 0.635 ; g08_stack52:inst2|lpm_ff:inst71|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.921      ;
; 0.635 ; g08_stack52:inst2|lpm_ff:inst89|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.921      ;
; 0.636 ; g08_stack52:inst2|lpm_ff:inst57|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.922      ;
; 0.637 ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.923      ;
; 0.638 ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                        ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.924      ;
; 0.639 ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.925      ;
; 0.639 ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.925      ;
; 0.640 ; g08_stack52:inst2|lpm_ff:inst59|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst57|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.926      ;
; 0.641 ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.927      ;
; 0.641 ; g08_stack52:inst2|lpm_ff:inst57|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.927      ;
; 0.644 ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]      ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.930      ;
; 0.804 ; g08_stack52:inst2|lpm_ff:inst71|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.090      ;
; 0.867 ; g08_stack52:inst2|lpm_ff:inst69|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.153      ;
; 0.937 ; g08_stack52:inst2|lpm_ff:inst9|dffs[1]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[1]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.223      ;
; 0.963 ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.249      ;
; 0.968 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; g08_stack52:inst2|lpm_ff:inst90|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; g08_stack52:inst2|lpm_ff:inst53|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.968 ; g08_stack52:inst2|lpm_ff:inst5|dffs[1]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[1]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.254      ;
; 0.969 ; g08_stack52:inst2|lpm_ff:inst14|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; g08_stack52:inst2|lpm_ff:inst45|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; g08_stack52:inst2|lpm_ff:inst18|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst17|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; g08_stack52:inst2|lpm_ff:inst69|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; g08_stack52:inst2|lpm_ff:inst3|dffs[2]                                                                          ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g08_stack52:inst2|lpm_ff:inst13|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst14|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst65|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.258      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst53|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst73|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst75|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst54|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst53|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst45|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst25|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst90|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst38|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst41|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst14|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst65|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst65|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst42|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.974 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst99|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst93|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst6|dffs[0]                                                                          ; g08_stack52:inst2|lpm_ff:inst5|dffs[0]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst5|dffs[0]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[0]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst73|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.262      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                          ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst18|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst17|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]                                                                          ; g08_stack52:inst2|lpm_ff:inst11|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst73|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                        ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.977 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst21|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.263      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst79|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst61|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst42|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                        ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst38|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst41|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst29|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst25|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; g08_stack52:inst2|lpm_ff:inst25|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.264      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst41|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst38|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst45|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                        ; g08_stack52:inst2|lpm_ff:inst103|dffs[5]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst62|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst61|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst99|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst97|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
; 0.979 ; g08_stack52:inst2|lpm_ff:inst61|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.265      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.814 ; 0.500        ; 2.314          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.814 ; 0.500        ; 2.314          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                                         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 1.168 ; 1.168 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 1.168 ; 1.168 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.656 ; 0.656 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.231 ; 0.231 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.157 ; 0.157 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.921 ; 0.921 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 1.116 ; 1.116 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 7.472 ; 7.472 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 3.986 ; 3.986 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 3.986 ; 3.986 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 3.927 ; 3.927 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.153  ; 0.153  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; -0.257 ; -0.257 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -0.363 ; -0.363 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.131  ; 0.131  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.153  ; 0.153  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; -0.384 ; -0.384 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; -0.629 ; -0.629 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -6.664 ; -6.664 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; -1.325 ; -1.325 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -1.447 ; -1.447 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; -1.325 ; -1.325 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SEG_1[*]  ; CLK        ; 19.220 ; 19.220 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 19.208 ; 19.208 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 19.167 ; 19.167 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 19.171 ; 19.171 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 19.211 ; 19.211 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 19.203 ; 19.203 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 19.220 ; 19.220 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 22.186 ; 22.186 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 21.787 ; 21.787 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 22.162 ; 22.162 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 22.165 ; 22.165 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 22.164 ; 22.164 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 22.182 ; 22.182 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 22.185 ; 22.185 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 22.186 ; 22.186 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SEG_1[*]  ; CLK        ; 13.007 ; 13.007 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 13.037 ; 13.037 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 13.007 ; 13.007 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 13.015 ; 13.015 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 13.047 ; 13.047 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 13.041 ; 13.041 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 13.047 ; 13.047 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 13.019 ; 13.019 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 13.019 ; 13.019 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 13.394 ; 13.394 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 13.398 ; 13.398 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 13.392 ; 13.392 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 13.410 ; 13.410 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 13.412 ; 13.412 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 13.409 ; 13.409 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 6.554  ;        ;        ; 6.554  ;
; ADDR[0]    ; SEG_1[0]    ; 20.229 ; 20.229 ; 20.229 ; 20.229 ;
; ADDR[0]    ; SEG_1[1]    ; 19.654 ; 20.188 ; 20.188 ; 19.654 ;
; ADDR[0]    ; SEG_1[2]    ; 20.192 ; 20.192 ; 20.192 ; 20.192 ;
; ADDR[0]    ; SEG_1[3]    ; 20.232 ; 20.232 ; 20.232 ; 20.232 ;
; ADDR[0]    ; SEG_1[4]    ; 19.690 ; 20.224 ; 20.224 ; 19.690 ;
; ADDR[0]    ; SEG_1[5]    ; 20.241 ; 20.241 ; 20.241 ; 20.241 ;
; ADDR[0]    ; SEG_2[0]    ; 22.808 ; 22.808 ; 22.808 ; 22.808 ;
; ADDR[0]    ; SEG_2[1]    ; 23.183 ; 23.183 ; 23.183 ; 23.183 ;
; ADDR[0]    ; SEG_2[2]    ; 23.186 ; 23.186 ; 23.186 ; 23.186 ;
; ADDR[0]    ; SEG_2[3]    ; 23.185 ; 23.185 ; 23.185 ; 23.185 ;
; ADDR[0]    ; SEG_2[4]    ; 23.203 ; 23.203 ; 23.203 ; 23.203 ;
; ADDR[0]    ; SEG_2[5]    ; 23.206 ; 23.206 ; 23.206 ; 23.206 ;
; ADDR[0]    ; SEG_2[6]    ; 23.207 ; 23.207 ; 23.207 ; 23.207 ;
; ADDR[1]    ; ADDR_L1     ; 5.815  ;        ;        ; 5.815  ;
; ADDR[1]    ; SEG_1[0]    ; 18.676 ; 18.676 ; 18.676 ; 18.676 ;
; ADDR[1]    ; SEG_1[1]    ; 18.635 ; 18.635 ; 18.635 ; 18.635 ;
; ADDR[1]    ; SEG_1[2]    ; 18.639 ; 18.639 ; 18.639 ; 18.639 ;
; ADDR[1]    ; SEG_1[3]    ; 18.679 ; 18.679 ; 18.679 ; 18.679 ;
; ADDR[1]    ; SEG_1[4]    ; 18.671 ; 18.671 ; 18.671 ; 18.671 ;
; ADDR[1]    ; SEG_1[5]    ; 18.688 ; 18.688 ; 18.688 ; 18.688 ;
; ADDR[1]    ; SEG_2[0]    ; 21.255 ; 21.255 ; 21.255 ; 21.255 ;
; ADDR[1]    ; SEG_2[1]    ; 21.630 ; 21.630 ; 21.630 ; 21.630 ;
; ADDR[1]    ; SEG_2[2]    ; 21.633 ; 21.633 ; 21.633 ; 21.633 ;
; ADDR[1]    ; SEG_2[3]    ; 21.632 ; 21.632 ; 21.632 ; 21.632 ;
; ADDR[1]    ; SEG_2[4]    ; 21.650 ; 21.650 ; 21.650 ; 21.650 ;
; ADDR[1]    ; SEG_2[5]    ; 21.653 ; 21.653 ; 21.653 ; 21.653 ;
; ADDR[1]    ; SEG_2[6]    ; 21.654 ; 21.654 ; 21.654 ; 21.654 ;
; ADDR[2]    ; ADDR_L2     ; 6.529  ;        ;        ; 6.529  ;
; ADDR[2]    ; SEG_1[0]    ; 17.047 ; 17.047 ; 17.047 ; 17.047 ;
; ADDR[2]    ; SEG_1[1]    ; 17.006 ; 16.970 ; 16.970 ; 17.006 ;
; ADDR[2]    ; SEG_1[2]    ; 17.010 ; 17.010 ; 17.010 ; 17.010 ;
; ADDR[2]    ; SEG_1[3]    ; 17.050 ; 17.050 ; 17.050 ; 17.050 ;
; ADDR[2]    ; SEG_1[4]    ; 17.042 ; 17.006 ; 17.006 ; 17.042 ;
; ADDR[2]    ; SEG_1[5]    ; 17.059 ; 17.059 ; 17.059 ; 17.059 ;
; ADDR[2]    ; SEG_2[0]    ; 19.626 ; 19.626 ; 19.626 ; 19.626 ;
; ADDR[2]    ; SEG_2[1]    ; 20.001 ; 20.001 ; 20.001 ; 20.001 ;
; ADDR[2]    ; SEG_2[2]    ; 20.004 ; 20.004 ; 20.004 ; 20.004 ;
; ADDR[2]    ; SEG_2[3]    ; 20.003 ; 20.003 ; 20.003 ; 20.003 ;
; ADDR[2]    ; SEG_2[4]    ; 20.021 ; 20.021 ; 20.021 ; 20.021 ;
; ADDR[2]    ; SEG_2[5]    ; 20.024 ; 20.024 ; 20.024 ; 20.024 ;
; ADDR[2]    ; SEG_2[6]    ; 20.025 ; 20.025 ; 20.025 ; 20.025 ;
; ADDR[3]    ; ADDR_L3     ; 5.520  ;        ;        ; 5.520  ;
; ADDR[3]    ; SEG_1[0]    ; 16.263 ; 16.263 ; 16.263 ; 16.263 ;
; ADDR[3]    ; SEG_1[1]    ; 16.222 ; 16.222 ; 16.222 ; 16.222 ;
; ADDR[3]    ; SEG_1[2]    ; 16.226 ; 16.226 ; 16.226 ; 16.226 ;
; ADDR[3]    ; SEG_1[3]    ; 16.266 ; 16.266 ; 16.266 ; 16.266 ;
; ADDR[3]    ; SEG_1[4]    ; 16.258 ; 16.258 ; 16.258 ; 16.258 ;
; ADDR[3]    ; SEG_1[5]    ; 16.275 ; 16.275 ; 16.275 ; 16.275 ;
; ADDR[3]    ; SEG_2[0]    ; 18.842 ; 18.842 ; 18.842 ; 18.842 ;
; ADDR[3]    ; SEG_2[1]    ; 19.217 ; 19.217 ; 19.217 ; 19.217 ;
; ADDR[3]    ; SEG_2[2]    ; 19.220 ; 19.220 ; 19.220 ; 19.220 ;
; ADDR[3]    ; SEG_2[3]    ; 19.219 ; 19.219 ; 19.219 ; 19.219 ;
; ADDR[3]    ; SEG_2[4]    ; 19.237 ; 19.237 ; 19.237 ; 19.237 ;
; ADDR[3]    ; SEG_2[5]    ; 19.240 ; 19.240 ; 19.240 ; 19.240 ;
; ADDR[3]    ; SEG_2[6]    ; 19.241 ; 19.241 ; 19.241 ; 19.241 ;
; ADDR[4]    ; ADDR_L4     ; 5.257  ;        ;        ; 5.257  ;
; ADDR[4]    ; SEG_1[0]    ; 15.179 ; 15.179 ; 15.179 ; 15.179 ;
; ADDR[4]    ; SEG_1[1]    ; 14.324 ; 15.138 ; 15.138 ; 14.324 ;
; ADDR[4]    ; SEG_1[2]    ; 15.142 ; 15.142 ; 15.142 ; 15.142 ;
; ADDR[4]    ; SEG_1[3]    ; 15.182 ; 15.182 ; 15.182 ; 15.182 ;
; ADDR[4]    ; SEG_1[4]    ; 14.360 ; 15.174 ; 15.174 ; 14.360 ;
; ADDR[4]    ; SEG_1[5]    ; 15.191 ; 15.191 ; 15.191 ; 15.191 ;
; ADDR[4]    ; SEG_2[0]    ; 17.758 ; 17.758 ; 17.758 ; 17.758 ;
; ADDR[4]    ; SEG_2[1]    ; 18.133 ; 18.133 ; 18.133 ; 18.133 ;
; ADDR[4]    ; SEG_2[2]    ; 18.136 ; 18.136 ; 18.136 ; 18.136 ;
; ADDR[4]    ; SEG_2[3]    ; 18.135 ; 18.135 ; 18.135 ; 18.135 ;
; ADDR[4]    ; SEG_2[4]    ; 18.153 ; 18.153 ; 18.153 ; 18.153 ;
; ADDR[4]    ; SEG_2[5]    ; 18.156 ; 18.156 ; 18.156 ; 18.156 ;
; ADDR[4]    ; SEG_2[6]    ; 18.157 ; 18.157 ; 18.157 ; 18.157 ;
; ADDR[5]    ; ADDR_L5     ; 6.699  ;        ;        ; 6.699  ;
; ADDR[5]    ; SEG_1[0]    ; 15.577 ; 15.577 ; 15.577 ; 15.577 ;
; ADDR[5]    ; SEG_1[1]    ; 14.961 ; 15.536 ; 15.536 ; 14.961 ;
; ADDR[5]    ; SEG_1[2]    ; 15.540 ; 15.540 ; 15.540 ; 15.540 ;
; ADDR[5]    ; SEG_1[3]    ; 15.580 ; 15.580 ; 15.580 ; 15.580 ;
; ADDR[5]    ; SEG_1[4]    ; 14.997 ; 15.572 ; 15.572 ; 14.997 ;
; ADDR[5]    ; SEG_1[5]    ; 15.589 ; 15.589 ; 15.589 ; 15.589 ;
; ADDR[5]    ; SEG_2[0]    ; 18.156 ; 18.156 ; 18.156 ; 18.156 ;
; ADDR[5]    ; SEG_2[1]    ; 18.531 ; 18.531 ; 18.531 ; 18.531 ;
; ADDR[5]    ; SEG_2[2]    ; 18.534 ; 18.534 ; 18.534 ; 18.534 ;
; ADDR[5]    ; SEG_2[3]    ; 18.533 ; 18.533 ; 18.533 ; 18.533 ;
; ADDR[5]    ; SEG_2[4]    ; 18.551 ; 18.551 ; 18.551 ; 18.551 ;
; ADDR[5]    ; SEG_2[5]    ; 18.554 ; 18.554 ; 18.554 ; 18.554 ;
; ADDR[5]    ; SEG_2[6]    ; 18.555 ; 18.555 ; 18.555 ; 18.555 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 6.554  ;        ;        ; 6.554  ;
; ADDR[0]    ; SEG_1[0]    ; 13.506 ; 13.506 ; 13.506 ; 13.506 ;
; ADDR[0]    ; SEG_1[1]    ; 13.475 ; 13.642 ; 13.642 ; 13.475 ;
; ADDR[0]    ; SEG_1[2]    ; 13.482 ; 13.482 ; 13.482 ; 13.482 ;
; ADDR[0]    ; SEG_1[3]    ; 13.513 ; 13.513 ; 13.513 ; 13.513 ;
; ADDR[0]    ; SEG_1[4]    ; 13.508 ; 13.675 ; 13.675 ; 13.508 ;
; ADDR[0]    ; SEG_1[5]    ; 13.512 ; 13.512 ; 13.512 ; 13.512 ;
; ADDR[0]    ; SEG_2[0]    ; 13.374 ; 13.374 ; 13.374 ; 13.374 ;
; ADDR[0]    ; SEG_2[1]    ; 13.756 ; 13.756 ; 13.756 ; 13.756 ;
; ADDR[0]    ; SEG_2[2]    ; 13.757 ; 13.757 ; 13.757 ; 13.757 ;
; ADDR[0]    ; SEG_2[3]    ; 13.762 ; 13.762 ; 13.762 ; 13.762 ;
; ADDR[0]    ; SEG_2[4]    ; 13.780 ; 13.780 ; 13.780 ; 13.780 ;
; ADDR[0]    ; SEG_2[5]    ; 13.782 ; 13.782 ; 13.782 ; 13.782 ;
; ADDR[0]    ; SEG_2[6]    ; 13.784 ; 13.784 ; 13.784 ; 13.784 ;
; ADDR[1]    ; ADDR_L1     ; 5.815  ;        ;        ; 5.815  ;
; ADDR[1]    ; SEG_1[0]    ; 11.959 ; 11.959 ; 11.959 ; 11.959 ;
; ADDR[1]    ; SEG_1[1]    ; 11.918 ; 12.048 ; 12.048 ; 11.918 ;
; ADDR[1]    ; SEG_1[2]    ; 11.922 ; 11.922 ; 11.922 ; 11.922 ;
; ADDR[1]    ; SEG_1[3]    ; 11.962 ; 11.962 ; 11.962 ; 11.962 ;
; ADDR[1]    ; SEG_1[4]    ; 11.954 ; 12.081 ; 12.081 ; 11.954 ;
; ADDR[1]    ; SEG_1[5]    ; 11.971 ; 11.971 ; 11.971 ; 11.971 ;
; ADDR[1]    ; SEG_2[0]    ; 11.123 ; 11.123 ; 11.123 ; 11.123 ;
; ADDR[1]    ; SEG_2[1]    ; 11.505 ; 11.505 ; 11.505 ; 11.505 ;
; ADDR[1]    ; SEG_2[2]    ; 11.506 ; 11.506 ; 11.506 ; 11.506 ;
; ADDR[1]    ; SEG_2[3]    ; 11.511 ; 11.511 ; 11.511 ; 11.511 ;
; ADDR[1]    ; SEG_2[4]    ; 11.529 ; 11.529 ; 11.529 ; 11.529 ;
; ADDR[1]    ; SEG_2[5]    ; 11.531 ; 11.531 ; 11.531 ; 11.531 ;
; ADDR[1]    ; SEG_2[6]    ; 11.533 ; 11.533 ; 11.533 ; 11.533 ;
; ADDR[2]    ; ADDR_L2     ; 6.529  ;        ;        ; 6.529  ;
; ADDR[2]    ; SEG_1[0]    ; 10.972 ; 10.972 ; 10.972 ; 10.972 ;
; ADDR[2]    ; SEG_1[1]    ; 11.363 ; 10.941 ; 10.941 ; 11.363 ;
; ADDR[2]    ; SEG_1[2]    ; 10.948 ; 10.948 ; 10.948 ; 10.948 ;
; ADDR[2]    ; SEG_1[3]    ; 10.979 ; 10.979 ; 10.979 ; 10.979 ;
; ADDR[2]    ; SEG_1[4]    ; 11.398 ; 10.974 ; 10.974 ; 11.398 ;
; ADDR[2]    ; SEG_1[5]    ; 10.978 ; 10.978 ; 10.978 ; 10.978 ;
; ADDR[2]    ; SEG_2[0]    ; 11.056 ; 11.056 ; 11.056 ; 11.056 ;
; ADDR[2]    ; SEG_2[1]    ; 11.431 ; 11.431 ; 11.431 ; 11.431 ;
; ADDR[2]    ; SEG_2[2]    ; 11.435 ; 11.435 ; 11.435 ; 11.435 ;
; ADDR[2]    ; SEG_2[3]    ; 11.429 ; 11.429 ; 11.429 ; 11.429 ;
; ADDR[2]    ; SEG_2[4]    ; 11.447 ; 11.447 ; 11.447 ; 11.447 ;
; ADDR[2]    ; SEG_2[5]    ; 11.449 ; 11.449 ; 11.449 ; 11.449 ;
; ADDR[2]    ; SEG_2[6]    ; 11.446 ; 11.446 ; 11.446 ; 11.446 ;
; ADDR[3]    ; ADDR_L3     ; 5.520  ;        ;        ; 5.520  ;
; ADDR[3]    ; SEG_1[0]    ; 10.785 ; 10.785 ; 10.785 ; 10.785 ;
; ADDR[3]    ; SEG_1[1]    ; 10.755 ; 10.755 ; 10.755 ; 10.755 ;
; ADDR[3]    ; SEG_1[2]    ; 10.763 ; 10.763 ; 10.763 ; 10.763 ;
; ADDR[3]    ; SEG_1[3]    ; 10.795 ; 10.795 ; 10.795 ; 10.795 ;
; ADDR[3]    ; SEG_1[4]    ; 10.789 ; 10.789 ; 10.789 ; 10.789 ;
; ADDR[3]    ; SEG_1[5]    ; 10.795 ; 10.795 ; 10.795 ; 10.795 ;
; ADDR[3]    ; SEG_2[0]    ; 10.754 ; 10.754 ; 10.754 ; 10.754 ;
; ADDR[3]    ; SEG_2[1]    ; 11.136 ; 11.136 ; 11.136 ; 11.136 ;
; ADDR[3]    ; SEG_2[2]    ; 11.137 ; 11.137 ; 11.137 ; 11.137 ;
; ADDR[3]    ; SEG_2[3]    ; 11.142 ; 11.142 ; 11.142 ; 11.142 ;
; ADDR[3]    ; SEG_2[4]    ; 11.160 ; 11.160 ; 11.160 ; 11.160 ;
; ADDR[3]    ; SEG_2[5]    ; 11.162 ; 11.162 ; 11.162 ; 11.162 ;
; ADDR[3]    ; SEG_2[6]    ; 11.164 ; 11.164 ; 11.164 ; 11.164 ;
; ADDR[4]    ; ADDR_L4     ; 5.257  ;        ;        ; 5.257  ;
; ADDR[4]    ; SEG_1[0]    ; 9.772  ; 9.772  ; 9.772  ; 9.772  ;
; ADDR[4]    ; SEG_1[1]    ; 10.055 ; 9.742  ; 9.742  ; 10.055 ;
; ADDR[4]    ; SEG_1[2]    ; 9.750  ; 9.750  ; 9.750  ; 9.750  ;
; ADDR[4]    ; SEG_1[3]    ; 9.782  ; 9.782  ; 9.782  ; 9.782  ;
; ADDR[4]    ; SEG_1[4]    ; 10.089 ; 9.776  ; 9.776  ; 10.089 ;
; ADDR[4]    ; SEG_1[5]    ; 9.782  ; 9.782  ; 9.782  ; 9.782  ;
; ADDR[4]    ; SEG_2[0]    ; 10.531 ; 10.531 ; 10.531 ; 10.531 ;
; ADDR[4]    ; SEG_2[1]    ; 10.902 ; 10.902 ; 10.902 ; 10.902 ;
; ADDR[4]    ; SEG_2[2]    ; 10.910 ; 10.910 ; 10.910 ; 10.910 ;
; ADDR[4]    ; SEG_2[3]    ; 10.909 ; 10.909 ; 10.909 ; 10.909 ;
; ADDR[4]    ; SEG_2[4]    ; 10.924 ; 10.924 ; 10.924 ; 10.924 ;
; ADDR[4]    ; SEG_2[5]    ; 10.929 ; 10.929 ; 10.929 ; 10.929 ;
; ADDR[4]    ; SEG_2[6]    ; 10.899 ; 10.899 ; 10.899 ; 10.899 ;
; ADDR[5]    ; ADDR_L5     ; 6.699  ;        ;        ; 6.699  ;
; ADDR[5]    ; SEG_1[0]    ; 10.400 ; 10.400 ; 10.400 ; 10.400 ;
; ADDR[5]    ; SEG_1[1]    ; 11.744 ; 10.370 ; 10.370 ; 11.744 ;
; ADDR[5]    ; SEG_1[2]    ; 10.378 ; 10.378 ; 10.378 ; 10.378 ;
; ADDR[5]    ; SEG_1[3]    ; 10.410 ; 10.410 ; 10.410 ; 10.410 ;
; ADDR[5]    ; SEG_1[4]    ; 11.779 ; 10.404 ; 10.404 ; 11.779 ;
; ADDR[5]    ; SEG_1[5]    ; 10.410 ; 10.410 ; 10.410 ; 10.410 ;
; ADDR[5]    ; SEG_2[0]    ; 11.159 ; 11.159 ; 11.159 ; 11.159 ;
; ADDR[5]    ; SEG_2[1]    ; 11.530 ; 11.530 ; 11.530 ; 11.530 ;
; ADDR[5]    ; SEG_2[2]    ; 11.538 ; 11.538 ; 11.538 ; 11.538 ;
; ADDR[5]    ; SEG_2[3]    ; 11.537 ; 11.537 ; 11.537 ; 11.537 ;
; ADDR[5]    ; SEG_2[4]    ; 11.552 ; 11.552 ; 11.552 ; 11.552 ;
; ADDR[5]    ; SEG_2[5]    ; 11.557 ; 11.557 ; 11.557 ; 11.557 ;
; ADDR[5]    ; SEG_2[6]    ; 11.527 ; 11.527 ; 11.527 ; 11.527 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; -2.272 ; -685.447      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.238 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; -1.423 ; -374.532              ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                  ; To Node                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.272 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst23|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.066     ; 3.238      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.246 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst26|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.067     ; 3.211      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0 ; g08_stack52:inst2|lpm_ff:inst30|dffs[1] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst30|dffs[4] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst30|dffs[5] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst30|dffs[3] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3 ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4 ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5 ; g08_stack52:inst2|lpm_ff:inst30|dffs[2] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1 ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
; -2.235 ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2 ; g08_stack52:inst2|lpm_ff:inst30|dffs[0] ; CLK          ; CLK         ; 1.000        ; -0.070     ; 3.197      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; g08_stack52:inst2|lpm_ff:inst97|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst99|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.241 ; g08_stack52:inst2|lpm_ff:inst57|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; g08_stack52:inst2|lpm_ff:inst26|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst25|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; g08_stack52:inst2|lpm_ff:inst71|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g08_stack52:inst2|lpm_ff:inst65|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                        ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; g08_stack52:inst2|lpm_ff:inst65|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; g08_stack52:inst2|lpm_ff:inst79|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst76|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; g08_stack52:inst2|lpm_ff:inst11|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst9|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; g08_stack52:inst2|lpm_ff:inst29|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; g08_stack52:inst2|lpm_ff:inst71|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g08_stack52:inst2|lpm_ff:inst71|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g08_stack52:inst2|lpm_ff:inst89|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; g08_stack52:inst2|lpm_ff:inst89|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; g08_stack52:inst2|lpm_ff:inst57|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; g08_stack52:inst2|lpm_ff:inst89|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst90|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g08_stack52:inst2|lpm_ff:inst57|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.249 ; g08_stack52:inst2|lpm_ff:inst33|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; g08_stack52:inst2|lpm_ff:inst59|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst57|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                        ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.250 ; g08_stack52:inst2|lpm_ff:inst71|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; g08_stack52:inst2|lpm_ff:inst57|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst59|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.403      ;
; 0.254 ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]      ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.406      ;
; 0.315 ; g08_stack52:inst2|lpm_ff:inst71|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.467      ;
; 0.329 ; g08_stack52:inst2|lpm_ff:inst69|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.481      ;
; 0.355 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.359 ; g08_stack52:inst2|lpm_ff:inst25|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; g08_stack52:inst2|lpm_ff:inst90|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; g08_stack52:inst2|lpm_ff:inst71|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst69|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g08_stack52:inst2|lpm_ff:inst65|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g08_stack52:inst2|lpm_ff:inst13|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst14|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; g08_stack52:inst2|lpm_ff:inst53|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19] ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst65|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst53|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst73|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst75|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst42|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst25|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst69|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst45|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst38|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst41|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst5|dffs[1]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[1]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst90|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst89|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; g08_stack52:inst2|lpm_ff:inst65|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst93|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst14|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst66|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst65|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst97|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst99|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; g08_stack52:inst2|lpm_ff:inst18|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst17|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst53|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst93|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst69|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst71|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst9|dffs[5]                                                                          ; g08_stack52:inst2|lpm_ff:inst11|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst5|dffs[3]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[3]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst73|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst75|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst42|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst29|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst54|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst53|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst45|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst42|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst3|dffs[2]                                                                          ; g08_stack52:inst2|lpm_ff:inst|dffs[2]                                                                           ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst94|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst93|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst5|dffs[0]                                                                          ; g08_stack52:inst2|lpm_ff:inst6|dffs[0]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst14|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst13|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; g08_stack52:inst2|lpm_ff:inst66|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst65|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]  ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]      ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst|dffs[4]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[4]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst6|dffs[4]                                                                          ; g08_stack52:inst2|lpm_ff:inst5|dffs[4]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst61|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst62|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst42|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst45|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst93|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst53|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst54|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst38|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst41|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst29|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst30|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst23|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst21|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst54|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst53|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst25|dffs[0]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[0]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst75|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst73|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; g08_stack52:inst2|lpm_ff:inst25|dffs[1]                                                                         ; g08_stack52:inst2|lpm_ff:inst26|dffs[1]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst21|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst35|dffs[4]                                                                         ; g08_stack52:inst2|lpm_ff:inst33|dffs[4]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst18|dffs[5]                                                                         ; g08_stack52:inst2|lpm_ff:inst17|dffs[5]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst|dffs[5]                                                                           ; g08_stack52:inst2|lpm_ff:inst3|dffs[5]                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst97|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst99|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst21|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst23|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst18|dffs[3]                                                                         ; g08_stack52:inst2|lpm_ff:inst17|dffs[3]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                        ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                        ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst93|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst94|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; g08_stack52:inst2|lpm_ff:inst13|dffs[2]                                                                         ; g08_stack52:inst2|lpm_ff:inst14|dffs[2]                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.518      ;
+-------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg0  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg1  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg2  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg3  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg4  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a0~porta_address_reg5  ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg0 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg1 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg2 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg3 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg4 ;
; -1.423 ; 0.500        ; 1.923          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.423 ; 0.500        ; 1.923          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|g08_pop_enable:inst107|lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_k301:auto_generated|ram_block1a16~porta_address_reg5 ;
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK   ; Rise       ; CLK                                                                                                                                                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[0]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[10]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[11]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[12]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[13]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[14]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[15]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[16]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[17]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[18]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[19]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[1]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[20]                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[2]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[3]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[4]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[5]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[6]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[7]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[8]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_pulseGenerator:inst|lpm_counter1:inst3|lpm_counter:LPM_COUNTER_component|cntr_ipi:auto_generated|safe_q[9]                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[0]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[1]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[2]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[3]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[4]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_counter0:inst108|lpm_counter:LPM_COUNTER_component|cntr_p5j:auto_generated|safe_q[5]                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[4]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst101|dffs[5]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[0]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[1]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[2]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[3]                                                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK   ; Rise       ; g08_stack52:inst2|lpm_ff:inst103|dffs[4]                                                                                                                    ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; -0.016 ; -0.016 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; -0.034 ; -0.034 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; -0.200 ; -0.200 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; -0.402 ; -0.402 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; -0.454 ; -0.454 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; -0.180 ; -0.180 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; -0.016 ; -0.016 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 3.247  ; 3.247  ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 1.147  ; 1.147  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 1.147  ; 1.147  ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 1.077  ; 1.077  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.609  ; 0.609  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.400  ; 0.400  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.408  ; 0.408  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.601  ; 0.601  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.609  ; 0.609  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.360  ; 0.360  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.275  ; 0.275  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -2.924 ; -2.924 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.036  ; 0.036  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -0.032 ; -0.032 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.036  ; 0.036  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SEG_1[*]  ; CLK        ; 8.279 ; 8.279 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 8.270 ; 8.270 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 8.229 ; 8.229 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 8.232 ; 8.232 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 8.258 ; 8.258 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 8.258 ; 8.258 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 8.279 ; 8.279 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 9.321 ; 9.321 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 9.133 ; 9.133 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 9.291 ; 9.291 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 9.297 ; 9.297 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 9.302 ; 9.302 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 9.318 ; 9.318 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 9.320 ; 9.320 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 9.321 ; 9.321 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SEG_1[*]  ; CLK        ; 6.032 ; 6.032 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.058 ; 6.058 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 6.046 ; 6.046 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 6.032 ; 6.032 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 6.052 ; 6.052 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 6.053 ; 6.053 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.067 ; 6.067 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 5.957 ; 5.957 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 5.957 ; 5.957 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 6.109 ; 6.109 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 6.118 ; 6.118 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 6.114 ; 6.114 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.130 ; 6.130 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.135 ; 6.135 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.133 ; 6.133 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 3.140 ;       ;       ; 3.140 ;
; ADDR[0]    ; SEG_1[0]    ; 8.305 ; 8.305 ; 8.305 ; 8.305 ;
; ADDR[0]    ; SEG_1[1]    ; 8.026 ; 8.264 ; 8.264 ; 8.026 ;
; ADDR[0]    ; SEG_1[2]    ; 8.267 ; 8.267 ; 8.267 ; 8.267 ;
; ADDR[0]    ; SEG_1[3]    ; 8.293 ; 8.293 ; 8.293 ; 8.293 ;
; ADDR[0]    ; SEG_1[4]    ; 8.055 ; 8.293 ; 8.293 ; 8.055 ;
; ADDR[0]    ; SEG_1[5]    ; 8.314 ; 8.314 ; 8.314 ; 8.314 ;
; ADDR[0]    ; SEG_2[0]    ; 9.168 ; 9.168 ; 9.168 ; 9.168 ;
; ADDR[0]    ; SEG_2[1]    ; 9.326 ; 9.326 ; 9.326 ; 9.326 ;
; ADDR[0]    ; SEG_2[2]    ; 9.332 ; 9.332 ; 9.332 ; 9.332 ;
; ADDR[0]    ; SEG_2[3]    ; 9.337 ; 9.337 ; 9.337 ; 9.337 ;
; ADDR[0]    ; SEG_2[4]    ; 9.353 ; 9.353 ; 9.353 ; 9.353 ;
; ADDR[0]    ; SEG_2[5]    ; 9.355 ; 9.355 ; 9.355 ; 9.355 ;
; ADDR[0]    ; SEG_2[6]    ; 9.356 ; 9.356 ; 9.356 ; 9.356 ;
; ADDR[1]    ; ADDR_L1     ; 2.864 ;       ;       ; 2.864 ;
; ADDR[1]    ; SEG_1[0]    ; 7.519 ; 7.519 ; 7.519 ; 7.519 ;
; ADDR[1]    ; SEG_1[1]    ; 7.478 ; 7.478 ; 7.478 ; 7.478 ;
; ADDR[1]    ; SEG_1[2]    ; 7.481 ; 7.481 ; 7.481 ; 7.481 ;
; ADDR[1]    ; SEG_1[3]    ; 7.507 ; 7.507 ; 7.507 ; 7.507 ;
; ADDR[1]    ; SEG_1[4]    ; 7.507 ; 7.507 ; 7.507 ; 7.507 ;
; ADDR[1]    ; SEG_1[5]    ; 7.528 ; 7.528 ; 7.528 ; 7.528 ;
; ADDR[1]    ; SEG_2[0]    ; 8.382 ; 8.382 ; 8.382 ; 8.382 ;
; ADDR[1]    ; SEG_2[1]    ; 8.540 ; 8.540 ; 8.540 ; 8.540 ;
; ADDR[1]    ; SEG_2[2]    ; 8.546 ; 8.546 ; 8.546 ; 8.546 ;
; ADDR[1]    ; SEG_2[3]    ; 8.551 ; 8.551 ; 8.551 ; 8.551 ;
; ADDR[1]    ; SEG_2[4]    ; 8.567 ; 8.567 ; 8.567 ; 8.567 ;
; ADDR[1]    ; SEG_2[5]    ; 8.569 ; 8.569 ; 8.569 ; 8.569 ;
; ADDR[1]    ; SEG_2[6]    ; 8.570 ; 8.570 ; 8.570 ; 8.570 ;
; ADDR[2]    ; ADDR_L2     ; 3.151 ;       ;       ; 3.151 ;
; ADDR[2]    ; SEG_1[0]    ; 6.949 ; 6.949 ; 6.949 ; 6.949 ;
; ADDR[2]    ; SEG_1[1]    ; 6.908 ; 6.901 ; 6.901 ; 6.908 ;
; ADDR[2]    ; SEG_1[2]    ; 6.911 ; 6.911 ; 6.911 ; 6.911 ;
; ADDR[2]    ; SEG_1[3]    ; 6.937 ; 6.937 ; 6.937 ; 6.937 ;
; ADDR[2]    ; SEG_1[4]    ; 6.937 ; 6.930 ; 6.930 ; 6.937 ;
; ADDR[2]    ; SEG_1[5]    ; 6.958 ; 6.958 ; 6.958 ; 6.958 ;
; ADDR[2]    ; SEG_2[0]    ; 7.812 ; 7.812 ; 7.812 ; 7.812 ;
; ADDR[2]    ; SEG_2[1]    ; 7.970 ; 7.970 ; 7.970 ; 7.970 ;
; ADDR[2]    ; SEG_2[2]    ; 7.976 ; 7.976 ; 7.976 ; 7.976 ;
; ADDR[2]    ; SEG_2[3]    ; 7.981 ; 7.981 ; 7.981 ; 7.981 ;
; ADDR[2]    ; SEG_2[4]    ; 7.997 ; 7.997 ; 7.997 ; 7.997 ;
; ADDR[2]    ; SEG_2[5]    ; 7.999 ; 7.999 ; 7.999 ; 7.999 ;
; ADDR[2]    ; SEG_2[6]    ; 8.000 ; 8.000 ; 8.000 ; 8.000 ;
; ADDR[3]    ; ADDR_L3     ; 2.659 ;       ;       ; 2.659 ;
; ADDR[3]    ; SEG_1[0]    ; 6.652 ; 6.652 ; 6.652 ; 6.652 ;
; ADDR[3]    ; SEG_1[1]    ; 6.611 ; 6.611 ; 6.611 ; 6.611 ;
; ADDR[3]    ; SEG_1[2]    ; 6.614 ; 6.614 ; 6.614 ; 6.614 ;
; ADDR[3]    ; SEG_1[3]    ; 6.640 ; 6.640 ; 6.640 ; 6.640 ;
; ADDR[3]    ; SEG_1[4]    ; 6.640 ; 6.640 ; 6.640 ; 6.640 ;
; ADDR[3]    ; SEG_1[5]    ; 6.661 ; 6.661 ; 6.661 ; 6.661 ;
; ADDR[3]    ; SEG_2[0]    ; 7.515 ; 7.515 ; 7.515 ; 7.515 ;
; ADDR[3]    ; SEG_2[1]    ; 7.673 ; 7.673 ; 7.673 ; 7.673 ;
; ADDR[3]    ; SEG_2[2]    ; 7.679 ; 7.679 ; 7.679 ; 7.679 ;
; ADDR[3]    ; SEG_2[3]    ; 7.684 ; 7.684 ; 7.684 ; 7.684 ;
; ADDR[3]    ; SEG_2[4]    ; 7.700 ; 7.700 ; 7.700 ; 7.700 ;
; ADDR[3]    ; SEG_2[5]    ; 7.702 ; 7.702 ; 7.702 ; 7.702 ;
; ADDR[3]    ; SEG_2[6]    ; 7.703 ; 7.703 ; 7.703 ; 7.703 ;
; ADDR[4]    ; ADDR_L4     ; 2.574 ;       ;       ; 2.574 ;
; ADDR[4]    ; SEG_1[0]    ; 6.319 ; 6.319 ; 6.319 ; 6.319 ;
; ADDR[4]    ; SEG_1[1]    ; 5.916 ; 6.278 ; 6.278 ; 5.916 ;
; ADDR[4]    ; SEG_1[2]    ; 6.281 ; 6.281 ; 6.281 ; 6.281 ;
; ADDR[4]    ; SEG_1[3]    ; 6.307 ; 6.307 ; 6.307 ; 6.307 ;
; ADDR[4]    ; SEG_1[4]    ; 5.945 ; 6.307 ; 6.307 ; 5.945 ;
; ADDR[4]    ; SEG_1[5]    ; 6.328 ; 6.328 ; 6.328 ; 6.328 ;
; ADDR[4]    ; SEG_2[0]    ; 7.182 ; 7.182 ; 7.182 ; 7.182 ;
; ADDR[4]    ; SEG_2[1]    ; 7.340 ; 7.340 ; 7.340 ; 7.340 ;
; ADDR[4]    ; SEG_2[2]    ; 7.346 ; 7.346 ; 7.346 ; 7.346 ;
; ADDR[4]    ; SEG_2[3]    ; 7.351 ; 7.351 ; 7.351 ; 7.351 ;
; ADDR[4]    ; SEG_2[4]    ; 7.367 ; 7.367 ; 7.367 ; 7.367 ;
; ADDR[4]    ; SEG_2[5]    ; 7.369 ; 7.369 ; 7.369 ; 7.369 ;
; ADDR[4]    ; SEG_2[6]    ; 7.370 ; 7.370 ; 7.370 ; 7.370 ;
; ADDR[5]    ; ADDR_L5     ; 3.252 ;       ;       ; 3.252 ;
; ADDR[5]    ; SEG_1[0]    ; 6.549 ; 6.549 ; 6.549 ; 6.549 ;
; ADDR[5]    ; SEG_1[1]    ; 6.276 ; 6.508 ; 6.508 ; 6.276 ;
; ADDR[5]    ; SEG_1[2]    ; 6.511 ; 6.511 ; 6.511 ; 6.511 ;
; ADDR[5]    ; SEG_1[3]    ; 6.537 ; 6.537 ; 6.537 ; 6.537 ;
; ADDR[5]    ; SEG_1[4]    ; 6.305 ; 6.537 ; 6.537 ; 6.305 ;
; ADDR[5]    ; SEG_1[5]    ; 6.558 ; 6.558 ; 6.558 ; 6.558 ;
; ADDR[5]    ; SEG_2[0]    ; 7.412 ; 7.412 ; 7.412 ; 7.412 ;
; ADDR[5]    ; SEG_2[1]    ; 7.570 ; 7.570 ; 7.570 ; 7.570 ;
; ADDR[5]    ; SEG_2[2]    ; 7.576 ; 7.576 ; 7.576 ; 7.576 ;
; ADDR[5]    ; SEG_2[3]    ; 7.581 ; 7.581 ; 7.581 ; 7.581 ;
; ADDR[5]    ; SEG_2[4]    ; 7.597 ; 7.597 ; 7.597 ; 7.597 ;
; ADDR[5]    ; SEG_2[5]    ; 7.599 ; 7.599 ; 7.599 ; 7.599 ;
; ADDR[5]    ; SEG_2[6]    ; 7.600 ; 7.600 ; 7.600 ; 7.600 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 3.140 ;       ;       ; 3.140 ;
; ADDR[0]    ; SEG_1[0]    ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
; ADDR[0]    ; SEG_1[1]    ; 5.734 ; 5.791 ; 5.791 ; 5.734 ;
; ADDR[0]    ; SEG_1[2]    ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; ADDR[0]    ; SEG_1[3]    ; 5.760 ; 5.760 ; 5.760 ; 5.760 ;
; ADDR[0]    ; SEG_1[4]    ; 5.761 ; 5.818 ; 5.818 ; 5.761 ;
; ADDR[0]    ; SEG_1[5]    ; 5.774 ; 5.774 ; 5.774 ; 5.774 ;
; ADDR[0]    ; SEG_2[0]    ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; ADDR[0]    ; SEG_2[1]    ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; ADDR[0]    ; SEG_2[2]    ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; ADDR[0]    ; SEG_2[3]    ; 5.786 ; 5.786 ; 5.786 ; 5.786 ;
; ADDR[0]    ; SEG_2[4]    ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; ADDR[0]    ; SEG_2[5]    ; 5.804 ; 5.804 ; 5.804 ; 5.804 ;
; ADDR[0]    ; SEG_2[6]    ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; ADDR[1]    ; ADDR_L1     ; 2.864 ;       ;       ; 2.864 ;
; ADDR[1]    ; SEG_1[0]    ; 5.093 ; 5.093 ; 5.093 ; 5.093 ;
; ADDR[1]    ; SEG_1[1]    ; 5.052 ; 5.142 ; 5.142 ; 5.052 ;
; ADDR[1]    ; SEG_1[2]    ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; ADDR[1]    ; SEG_1[3]    ; 5.081 ; 5.081 ; 5.081 ; 5.081 ;
; ADDR[1]    ; SEG_1[4]    ; 5.081 ; 5.169 ; 5.169 ; 5.081 ;
; ADDR[1]    ; SEG_1[5]    ; 5.102 ; 5.102 ; 5.102 ; 5.102 ;
; ADDR[1]    ; SEG_2[0]    ; 4.724 ; 4.724 ; 4.724 ; 4.724 ;
; ADDR[1]    ; SEG_2[1]    ; 4.888 ; 4.888 ; 4.888 ; 4.888 ;
; ADDR[1]    ; SEG_2[2]    ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; ADDR[1]    ; SEG_2[3]    ; 4.901 ; 4.901 ; 4.901 ; 4.901 ;
; ADDR[1]    ; SEG_2[4]    ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; ADDR[1]    ; SEG_2[5]    ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; ADDR[1]    ; SEG_2[6]    ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; ADDR[2]    ; ADDR_L2     ; 3.151 ;       ;       ; 3.151 ;
; ADDR[2]    ; SEG_1[0]    ; 4.738 ; 4.738 ; 4.738 ; 4.738 ;
; ADDR[2]    ; SEG_1[1]    ; 4.867 ; 4.706 ; 4.706 ; 4.867 ;
; ADDR[2]    ; SEG_1[2]    ; 4.713 ; 4.713 ; 4.713 ; 4.713 ;
; ADDR[2]    ; SEG_1[3]    ; 4.732 ; 4.732 ; 4.732 ; 4.732 ;
; ADDR[2]    ; SEG_1[4]    ; 4.895 ; 4.733 ; 4.733 ; 4.895 ;
; ADDR[2]    ; SEG_1[5]    ; 4.746 ; 4.746 ; 4.746 ; 4.746 ;
; ADDR[2]    ; SEG_2[0]    ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; ADDR[2]    ; SEG_2[1]    ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; ADDR[2]    ; SEG_2[2]    ; 4.835 ; 4.835 ; 4.835 ; 4.835 ;
; ADDR[2]    ; SEG_2[3]    ; 4.831 ; 4.831 ; 4.831 ; 4.831 ;
; ADDR[2]    ; SEG_2[4]    ; 4.847 ; 4.847 ; 4.847 ; 4.847 ;
; ADDR[2]    ; SEG_2[5]    ; 4.852 ; 4.852 ; 4.852 ; 4.852 ;
; ADDR[2]    ; SEG_2[6]    ; 4.850 ; 4.850 ; 4.850 ; 4.850 ;
; ADDR[3]    ; ADDR_L3     ; 2.659 ;       ;       ; 2.659 ;
; ADDR[3]    ; SEG_1[0]    ; 4.680 ; 4.680 ; 4.680 ; 4.680 ;
; ADDR[3]    ; SEG_1[1]    ; 4.648 ; 4.683 ; 4.683 ; 4.648 ;
; ADDR[3]    ; SEG_1[2]    ; 4.655 ; 4.655 ; 4.655 ; 4.655 ;
; ADDR[3]    ; SEG_1[3]    ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; ADDR[3]    ; SEG_1[4]    ; 4.675 ; 4.690 ; 4.690 ; 4.675 ;
; ADDR[3]    ; SEG_1[5]    ; 4.688 ; 4.688 ; 4.688 ; 4.688 ;
; ADDR[3]    ; SEG_2[0]    ; 4.572 ; 4.572 ; 4.572 ; 4.572 ;
; ADDR[3]    ; SEG_2[1]    ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; ADDR[3]    ; SEG_2[2]    ; 4.739 ; 4.739 ; 4.739 ; 4.739 ;
; ADDR[3]    ; SEG_2[3]    ; 4.749 ; 4.749 ; 4.749 ; 4.749 ;
; ADDR[3]    ; SEG_2[4]    ; 4.765 ; 4.765 ; 4.765 ; 4.765 ;
; ADDR[3]    ; SEG_2[5]    ; 4.767 ; 4.767 ; 4.767 ; 4.767 ;
; ADDR[3]    ; SEG_2[6]    ; 4.765 ; 4.765 ; 4.765 ; 4.765 ;
; ADDR[4]    ; ADDR_L4     ; 2.574 ;       ;       ; 2.574 ;
; ADDR[4]    ; SEG_1[0]    ; 4.349 ; 4.349 ; 4.349 ; 4.349 ;
; ADDR[4]    ; SEG_1[1]    ; 4.432 ; 4.337 ; 4.337 ; 4.432 ;
; ADDR[4]    ; SEG_1[2]    ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; ADDR[4]    ; SEG_1[3]    ; 4.343 ; 4.343 ; 4.343 ; 4.343 ;
; ADDR[4]    ; SEG_1[4]    ; 4.439 ; 4.344 ; 4.344 ; 4.439 ;
; ADDR[4]    ; SEG_1[5]    ; 4.358 ; 4.358 ; 4.358 ; 4.358 ;
; ADDR[4]    ; SEG_2[0]    ; 4.549 ; 4.549 ; 4.549 ; 4.549 ;
; ADDR[4]    ; SEG_2[1]    ; 4.707 ; 4.707 ; 4.707 ; 4.707 ;
; ADDR[4]    ; SEG_2[2]    ; 4.719 ; 4.719 ; 4.719 ; 4.719 ;
; ADDR[4]    ; SEG_2[3]    ; 4.717 ; 4.717 ; 4.717 ; 4.717 ;
; ADDR[4]    ; SEG_2[4]    ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; ADDR[4]    ; SEG_2[5]    ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; ADDR[4]    ; SEG_2[6]    ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; ADDR[5]    ; ADDR_L5     ; 3.252 ;       ;       ; 3.252 ;
; ADDR[5]    ; SEG_1[0]    ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; ADDR[5]    ; SEG_1[1]    ; 5.083 ; 4.622 ; 4.622 ; 5.083 ;
; ADDR[5]    ; SEG_1[2]    ; 4.608 ; 4.608 ; 4.608 ; 4.608 ;
; ADDR[5]    ; SEG_1[3]    ; 4.628 ; 4.628 ; 4.628 ; 4.628 ;
; ADDR[5]    ; SEG_1[4]    ; 5.111 ; 4.629 ; 4.629 ; 5.111 ;
; ADDR[5]    ; SEG_1[5]    ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; ADDR[5]    ; SEG_2[0]    ; 4.834 ; 4.834 ; 4.834 ; 4.834 ;
; ADDR[5]    ; SEG_2[1]    ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; ADDR[5]    ; SEG_2[2]    ; 5.004 ; 5.004 ; 5.004 ; 5.004 ;
; ADDR[5]    ; SEG_2[3]    ; 5.002 ; 5.002 ; 5.002 ; 5.002 ;
; ADDR[5]    ; SEG_2[4]    ; 5.018 ; 5.018 ; 5.018 ; 5.018 ;
; ADDR[5]    ; SEG_2[5]    ; 5.021 ; 5.021 ; 5.021 ; 5.021 ;
; ADDR[5]    ; SEG_2[6]    ; 5.018 ; 5.018 ; 5.018 ; 5.018 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.737    ; 0.238 ; N/A      ; N/A     ; -1.814              ;
;  CLK             ; -5.737    ; 0.238 ; N/A      ; N/A     ; -1.814              ;
; Design-wide TNS  ; -1753.546 ; 0.0   ; 0.0      ; 0.0     ; -459.425            ;
;  CLK             ; -1753.546 ; 0.000 ; N/A      ; N/A     ; -459.425            ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; ADDR[*]   ; CLK        ; 1.168 ; 1.168 ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 1.168 ; 1.168 ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.656 ; 0.656 ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.231 ; 0.231 ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.157 ; 0.157 ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.921 ; 0.921 ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 1.116 ; 1.116 ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; 7.472 ; 7.472 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 3.986 ; 3.986 ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; 3.986 ; 3.986 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 3.927 ; 3.927 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; ADDR[*]   ; CLK        ; 0.609  ; 0.609  ; Rise       ; CLK             ;
;  ADDR[0]  ; CLK        ; 0.400  ; 0.400  ; Rise       ; CLK             ;
;  ADDR[1]  ; CLK        ; 0.408  ; 0.408  ; Rise       ; CLK             ;
;  ADDR[2]  ; CLK        ; 0.601  ; 0.601  ; Rise       ; CLK             ;
;  ADDR[3]  ; CLK        ; 0.609  ; 0.609  ; Rise       ; CLK             ;
;  ADDR[4]  ; CLK        ; 0.360  ; 0.360  ; Rise       ; CLK             ;
;  ADDR[5]  ; CLK        ; 0.275  ; 0.275  ; Rise       ; CLK             ;
; BUTTON    ; CLK        ; -2.924 ; -2.924 ; Rise       ; CLK             ;
; MODE[*]   ; CLK        ; 0.036  ; 0.036  ; Rise       ; CLK             ;
;  MODE[0]  ; CLK        ; -0.032 ; -0.032 ; Rise       ; CLK             ;
;  MODE[1]  ; CLK        ; 0.036  ; 0.036  ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SEG_1[*]  ; CLK        ; 19.220 ; 19.220 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 19.208 ; 19.208 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 19.167 ; 19.167 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 19.171 ; 19.171 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 19.211 ; 19.211 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 19.203 ; 19.203 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 19.220 ; 19.220 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 22.186 ; 22.186 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 21.787 ; 21.787 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 22.162 ; 22.162 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 22.165 ; 22.165 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 22.164 ; 22.164 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 22.182 ; 22.182 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 22.185 ; 22.185 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 22.186 ; 22.186 ; Rise       ; CLK             ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SEG_1[*]  ; CLK        ; 6.032 ; 6.032 ; Rise       ; CLK             ;
;  SEG_1[0] ; CLK        ; 6.058 ; 6.058 ; Rise       ; CLK             ;
;  SEG_1[1] ; CLK        ; 6.046 ; 6.046 ; Rise       ; CLK             ;
;  SEG_1[2] ; CLK        ; 6.032 ; 6.032 ; Rise       ; CLK             ;
;  SEG_1[3] ; CLK        ; 6.052 ; 6.052 ; Rise       ; CLK             ;
;  SEG_1[4] ; CLK        ; 6.053 ; 6.053 ; Rise       ; CLK             ;
;  SEG_1[5] ; CLK        ; 6.067 ; 6.067 ; Rise       ; CLK             ;
; SEG_2[*]  ; CLK        ; 5.957 ; 5.957 ; Rise       ; CLK             ;
;  SEG_2[0] ; CLK        ; 5.957 ; 5.957 ; Rise       ; CLK             ;
;  SEG_2[1] ; CLK        ; 6.109 ; 6.109 ; Rise       ; CLK             ;
;  SEG_2[2] ; CLK        ; 6.118 ; 6.118 ; Rise       ; CLK             ;
;  SEG_2[3] ; CLK        ; 6.114 ; 6.114 ; Rise       ; CLK             ;
;  SEG_2[4] ; CLK        ; 6.130 ; 6.130 ; Rise       ; CLK             ;
;  SEG_2[5] ; CLK        ; 6.135 ; 6.135 ; Rise       ; CLK             ;
;  SEG_2[6] ; CLK        ; 6.133 ; 6.133 ; Rise       ; CLK             ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; ADDR[0]    ; ADDR_L0     ; 6.554  ;        ;        ; 6.554  ;
; ADDR[0]    ; SEG_1[0]    ; 20.229 ; 20.229 ; 20.229 ; 20.229 ;
; ADDR[0]    ; SEG_1[1]    ; 19.654 ; 20.188 ; 20.188 ; 19.654 ;
; ADDR[0]    ; SEG_1[2]    ; 20.192 ; 20.192 ; 20.192 ; 20.192 ;
; ADDR[0]    ; SEG_1[3]    ; 20.232 ; 20.232 ; 20.232 ; 20.232 ;
; ADDR[0]    ; SEG_1[4]    ; 19.690 ; 20.224 ; 20.224 ; 19.690 ;
; ADDR[0]    ; SEG_1[5]    ; 20.241 ; 20.241 ; 20.241 ; 20.241 ;
; ADDR[0]    ; SEG_2[0]    ; 22.808 ; 22.808 ; 22.808 ; 22.808 ;
; ADDR[0]    ; SEG_2[1]    ; 23.183 ; 23.183 ; 23.183 ; 23.183 ;
; ADDR[0]    ; SEG_2[2]    ; 23.186 ; 23.186 ; 23.186 ; 23.186 ;
; ADDR[0]    ; SEG_2[3]    ; 23.185 ; 23.185 ; 23.185 ; 23.185 ;
; ADDR[0]    ; SEG_2[4]    ; 23.203 ; 23.203 ; 23.203 ; 23.203 ;
; ADDR[0]    ; SEG_2[5]    ; 23.206 ; 23.206 ; 23.206 ; 23.206 ;
; ADDR[0]    ; SEG_2[6]    ; 23.207 ; 23.207 ; 23.207 ; 23.207 ;
; ADDR[1]    ; ADDR_L1     ; 5.815  ;        ;        ; 5.815  ;
; ADDR[1]    ; SEG_1[0]    ; 18.676 ; 18.676 ; 18.676 ; 18.676 ;
; ADDR[1]    ; SEG_1[1]    ; 18.635 ; 18.635 ; 18.635 ; 18.635 ;
; ADDR[1]    ; SEG_1[2]    ; 18.639 ; 18.639 ; 18.639 ; 18.639 ;
; ADDR[1]    ; SEG_1[3]    ; 18.679 ; 18.679 ; 18.679 ; 18.679 ;
; ADDR[1]    ; SEG_1[4]    ; 18.671 ; 18.671 ; 18.671 ; 18.671 ;
; ADDR[1]    ; SEG_1[5]    ; 18.688 ; 18.688 ; 18.688 ; 18.688 ;
; ADDR[1]    ; SEG_2[0]    ; 21.255 ; 21.255 ; 21.255 ; 21.255 ;
; ADDR[1]    ; SEG_2[1]    ; 21.630 ; 21.630 ; 21.630 ; 21.630 ;
; ADDR[1]    ; SEG_2[2]    ; 21.633 ; 21.633 ; 21.633 ; 21.633 ;
; ADDR[1]    ; SEG_2[3]    ; 21.632 ; 21.632 ; 21.632 ; 21.632 ;
; ADDR[1]    ; SEG_2[4]    ; 21.650 ; 21.650 ; 21.650 ; 21.650 ;
; ADDR[1]    ; SEG_2[5]    ; 21.653 ; 21.653 ; 21.653 ; 21.653 ;
; ADDR[1]    ; SEG_2[6]    ; 21.654 ; 21.654 ; 21.654 ; 21.654 ;
; ADDR[2]    ; ADDR_L2     ; 6.529  ;        ;        ; 6.529  ;
; ADDR[2]    ; SEG_1[0]    ; 17.047 ; 17.047 ; 17.047 ; 17.047 ;
; ADDR[2]    ; SEG_1[1]    ; 17.006 ; 16.970 ; 16.970 ; 17.006 ;
; ADDR[2]    ; SEG_1[2]    ; 17.010 ; 17.010 ; 17.010 ; 17.010 ;
; ADDR[2]    ; SEG_1[3]    ; 17.050 ; 17.050 ; 17.050 ; 17.050 ;
; ADDR[2]    ; SEG_1[4]    ; 17.042 ; 17.006 ; 17.006 ; 17.042 ;
; ADDR[2]    ; SEG_1[5]    ; 17.059 ; 17.059 ; 17.059 ; 17.059 ;
; ADDR[2]    ; SEG_2[0]    ; 19.626 ; 19.626 ; 19.626 ; 19.626 ;
; ADDR[2]    ; SEG_2[1]    ; 20.001 ; 20.001 ; 20.001 ; 20.001 ;
; ADDR[2]    ; SEG_2[2]    ; 20.004 ; 20.004 ; 20.004 ; 20.004 ;
; ADDR[2]    ; SEG_2[3]    ; 20.003 ; 20.003 ; 20.003 ; 20.003 ;
; ADDR[2]    ; SEG_2[4]    ; 20.021 ; 20.021 ; 20.021 ; 20.021 ;
; ADDR[2]    ; SEG_2[5]    ; 20.024 ; 20.024 ; 20.024 ; 20.024 ;
; ADDR[2]    ; SEG_2[6]    ; 20.025 ; 20.025 ; 20.025 ; 20.025 ;
; ADDR[3]    ; ADDR_L3     ; 5.520  ;        ;        ; 5.520  ;
; ADDR[3]    ; SEG_1[0]    ; 16.263 ; 16.263 ; 16.263 ; 16.263 ;
; ADDR[3]    ; SEG_1[1]    ; 16.222 ; 16.222 ; 16.222 ; 16.222 ;
; ADDR[3]    ; SEG_1[2]    ; 16.226 ; 16.226 ; 16.226 ; 16.226 ;
; ADDR[3]    ; SEG_1[3]    ; 16.266 ; 16.266 ; 16.266 ; 16.266 ;
; ADDR[3]    ; SEG_1[4]    ; 16.258 ; 16.258 ; 16.258 ; 16.258 ;
; ADDR[3]    ; SEG_1[5]    ; 16.275 ; 16.275 ; 16.275 ; 16.275 ;
; ADDR[3]    ; SEG_2[0]    ; 18.842 ; 18.842 ; 18.842 ; 18.842 ;
; ADDR[3]    ; SEG_2[1]    ; 19.217 ; 19.217 ; 19.217 ; 19.217 ;
; ADDR[3]    ; SEG_2[2]    ; 19.220 ; 19.220 ; 19.220 ; 19.220 ;
; ADDR[3]    ; SEG_2[3]    ; 19.219 ; 19.219 ; 19.219 ; 19.219 ;
; ADDR[3]    ; SEG_2[4]    ; 19.237 ; 19.237 ; 19.237 ; 19.237 ;
; ADDR[3]    ; SEG_2[5]    ; 19.240 ; 19.240 ; 19.240 ; 19.240 ;
; ADDR[3]    ; SEG_2[6]    ; 19.241 ; 19.241 ; 19.241 ; 19.241 ;
; ADDR[4]    ; ADDR_L4     ; 5.257  ;        ;        ; 5.257  ;
; ADDR[4]    ; SEG_1[0]    ; 15.179 ; 15.179 ; 15.179 ; 15.179 ;
; ADDR[4]    ; SEG_1[1]    ; 14.324 ; 15.138 ; 15.138 ; 14.324 ;
; ADDR[4]    ; SEG_1[2]    ; 15.142 ; 15.142 ; 15.142 ; 15.142 ;
; ADDR[4]    ; SEG_1[3]    ; 15.182 ; 15.182 ; 15.182 ; 15.182 ;
; ADDR[4]    ; SEG_1[4]    ; 14.360 ; 15.174 ; 15.174 ; 14.360 ;
; ADDR[4]    ; SEG_1[5]    ; 15.191 ; 15.191 ; 15.191 ; 15.191 ;
; ADDR[4]    ; SEG_2[0]    ; 17.758 ; 17.758 ; 17.758 ; 17.758 ;
; ADDR[4]    ; SEG_2[1]    ; 18.133 ; 18.133 ; 18.133 ; 18.133 ;
; ADDR[4]    ; SEG_2[2]    ; 18.136 ; 18.136 ; 18.136 ; 18.136 ;
; ADDR[4]    ; SEG_2[3]    ; 18.135 ; 18.135 ; 18.135 ; 18.135 ;
; ADDR[4]    ; SEG_2[4]    ; 18.153 ; 18.153 ; 18.153 ; 18.153 ;
; ADDR[4]    ; SEG_2[5]    ; 18.156 ; 18.156 ; 18.156 ; 18.156 ;
; ADDR[4]    ; SEG_2[6]    ; 18.157 ; 18.157 ; 18.157 ; 18.157 ;
; ADDR[5]    ; ADDR_L5     ; 6.699  ;        ;        ; 6.699  ;
; ADDR[5]    ; SEG_1[0]    ; 15.577 ; 15.577 ; 15.577 ; 15.577 ;
; ADDR[5]    ; SEG_1[1]    ; 14.961 ; 15.536 ; 15.536 ; 14.961 ;
; ADDR[5]    ; SEG_1[2]    ; 15.540 ; 15.540 ; 15.540 ; 15.540 ;
; ADDR[5]    ; SEG_1[3]    ; 15.580 ; 15.580 ; 15.580 ; 15.580 ;
; ADDR[5]    ; SEG_1[4]    ; 14.997 ; 15.572 ; 15.572 ; 14.997 ;
; ADDR[5]    ; SEG_1[5]    ; 15.589 ; 15.589 ; 15.589 ; 15.589 ;
; ADDR[5]    ; SEG_2[0]    ; 18.156 ; 18.156 ; 18.156 ; 18.156 ;
; ADDR[5]    ; SEG_2[1]    ; 18.531 ; 18.531 ; 18.531 ; 18.531 ;
; ADDR[5]    ; SEG_2[2]    ; 18.534 ; 18.534 ; 18.534 ; 18.534 ;
; ADDR[5]    ; SEG_2[3]    ; 18.533 ; 18.533 ; 18.533 ; 18.533 ;
; ADDR[5]    ; SEG_2[4]    ; 18.551 ; 18.551 ; 18.551 ; 18.551 ;
; ADDR[5]    ; SEG_2[5]    ; 18.554 ; 18.554 ; 18.554 ; 18.554 ;
; ADDR[5]    ; SEG_2[6]    ; 18.555 ; 18.555 ; 18.555 ; 18.555 ;
; MODE[0]    ; MODE_L0     ; 4.635  ;        ;        ; 4.635  ;
; MODE[1]    ; MODE_L1     ; 4.978  ;        ;        ; 4.978  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; ADDR[0]    ; ADDR_L0     ; 3.140 ;       ;       ; 3.140 ;
; ADDR[0]    ; SEG_1[0]    ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
; ADDR[0]    ; SEG_1[1]    ; 5.734 ; 5.791 ; 5.791 ; 5.734 ;
; ADDR[0]    ; SEG_1[2]    ; 5.741 ; 5.741 ; 5.741 ; 5.741 ;
; ADDR[0]    ; SEG_1[3]    ; 5.760 ; 5.760 ; 5.760 ; 5.760 ;
; ADDR[0]    ; SEG_1[4]    ; 5.761 ; 5.818 ; 5.818 ; 5.761 ;
; ADDR[0]    ; SEG_1[5]    ; 5.774 ; 5.774 ; 5.774 ; 5.774 ;
; ADDR[0]    ; SEG_2[0]    ; 5.609 ; 5.609 ; 5.609 ; 5.609 ;
; ADDR[0]    ; SEG_2[1]    ; 5.773 ; 5.773 ; 5.773 ; 5.773 ;
; ADDR[0]    ; SEG_2[2]    ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; ADDR[0]    ; SEG_2[3]    ; 5.786 ; 5.786 ; 5.786 ; 5.786 ;
; ADDR[0]    ; SEG_2[4]    ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; ADDR[0]    ; SEG_2[5]    ; 5.804 ; 5.804 ; 5.804 ; 5.804 ;
; ADDR[0]    ; SEG_2[6]    ; 5.802 ; 5.802 ; 5.802 ; 5.802 ;
; ADDR[1]    ; ADDR_L1     ; 2.864 ;       ;       ; 2.864 ;
; ADDR[1]    ; SEG_1[0]    ; 5.093 ; 5.093 ; 5.093 ; 5.093 ;
; ADDR[1]    ; SEG_1[1]    ; 5.052 ; 5.142 ; 5.142 ; 5.052 ;
; ADDR[1]    ; SEG_1[2]    ; 5.055 ; 5.055 ; 5.055 ; 5.055 ;
; ADDR[1]    ; SEG_1[3]    ; 5.081 ; 5.081 ; 5.081 ; 5.081 ;
; ADDR[1]    ; SEG_1[4]    ; 5.081 ; 5.169 ; 5.169 ; 5.081 ;
; ADDR[1]    ; SEG_1[5]    ; 5.102 ; 5.102 ; 5.102 ; 5.102 ;
; ADDR[1]    ; SEG_2[0]    ; 4.724 ; 4.724 ; 4.724 ; 4.724 ;
; ADDR[1]    ; SEG_2[1]    ; 4.888 ; 4.888 ; 4.888 ; 4.888 ;
; ADDR[1]    ; SEG_2[2]    ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; ADDR[1]    ; SEG_2[3]    ; 4.901 ; 4.901 ; 4.901 ; 4.901 ;
; ADDR[1]    ; SEG_2[4]    ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; ADDR[1]    ; SEG_2[5]    ; 4.919 ; 4.919 ; 4.919 ; 4.919 ;
; ADDR[1]    ; SEG_2[6]    ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; ADDR[2]    ; ADDR_L2     ; 3.151 ;       ;       ; 3.151 ;
; ADDR[2]    ; SEG_1[0]    ; 4.738 ; 4.738 ; 4.738 ; 4.738 ;
; ADDR[2]    ; SEG_1[1]    ; 4.867 ; 4.706 ; 4.706 ; 4.867 ;
; ADDR[2]    ; SEG_1[2]    ; 4.713 ; 4.713 ; 4.713 ; 4.713 ;
; ADDR[2]    ; SEG_1[3]    ; 4.732 ; 4.732 ; 4.732 ; 4.732 ;
; ADDR[2]    ; SEG_1[4]    ; 4.895 ; 4.733 ; 4.733 ; 4.895 ;
; ADDR[2]    ; SEG_1[5]    ; 4.746 ; 4.746 ; 4.746 ; 4.746 ;
; ADDR[2]    ; SEG_2[0]    ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; ADDR[2]    ; SEG_2[1]    ; 4.826 ; 4.826 ; 4.826 ; 4.826 ;
; ADDR[2]    ; SEG_2[2]    ; 4.835 ; 4.835 ; 4.835 ; 4.835 ;
; ADDR[2]    ; SEG_2[3]    ; 4.831 ; 4.831 ; 4.831 ; 4.831 ;
; ADDR[2]    ; SEG_2[4]    ; 4.847 ; 4.847 ; 4.847 ; 4.847 ;
; ADDR[2]    ; SEG_2[5]    ; 4.852 ; 4.852 ; 4.852 ; 4.852 ;
; ADDR[2]    ; SEG_2[6]    ; 4.850 ; 4.850 ; 4.850 ; 4.850 ;
; ADDR[3]    ; ADDR_L3     ; 2.659 ;       ;       ; 2.659 ;
; ADDR[3]    ; SEG_1[0]    ; 4.680 ; 4.680 ; 4.680 ; 4.680 ;
; ADDR[3]    ; SEG_1[1]    ; 4.648 ; 4.683 ; 4.683 ; 4.648 ;
; ADDR[3]    ; SEG_1[2]    ; 4.655 ; 4.655 ; 4.655 ; 4.655 ;
; ADDR[3]    ; SEG_1[3]    ; 4.674 ; 4.674 ; 4.674 ; 4.674 ;
; ADDR[3]    ; SEG_1[4]    ; 4.675 ; 4.690 ; 4.690 ; 4.675 ;
; ADDR[3]    ; SEG_1[5]    ; 4.688 ; 4.688 ; 4.688 ; 4.688 ;
; ADDR[3]    ; SEG_2[0]    ; 4.572 ; 4.572 ; 4.572 ; 4.572 ;
; ADDR[3]    ; SEG_2[1]    ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; ADDR[3]    ; SEG_2[2]    ; 4.739 ; 4.739 ; 4.739 ; 4.739 ;
; ADDR[3]    ; SEG_2[3]    ; 4.749 ; 4.749 ; 4.749 ; 4.749 ;
; ADDR[3]    ; SEG_2[4]    ; 4.765 ; 4.765 ; 4.765 ; 4.765 ;
; ADDR[3]    ; SEG_2[5]    ; 4.767 ; 4.767 ; 4.767 ; 4.767 ;
; ADDR[3]    ; SEG_2[6]    ; 4.765 ; 4.765 ; 4.765 ; 4.765 ;
; ADDR[4]    ; ADDR_L4     ; 2.574 ;       ;       ; 2.574 ;
; ADDR[4]    ; SEG_1[0]    ; 4.349 ; 4.349 ; 4.349 ; 4.349 ;
; ADDR[4]    ; SEG_1[1]    ; 4.432 ; 4.337 ; 4.337 ; 4.432 ;
; ADDR[4]    ; SEG_1[2]    ; 4.323 ; 4.323 ; 4.323 ; 4.323 ;
; ADDR[4]    ; SEG_1[3]    ; 4.343 ; 4.343 ; 4.343 ; 4.343 ;
; ADDR[4]    ; SEG_1[4]    ; 4.439 ; 4.344 ; 4.344 ; 4.439 ;
; ADDR[4]    ; SEG_1[5]    ; 4.358 ; 4.358 ; 4.358 ; 4.358 ;
; ADDR[4]    ; SEG_2[0]    ; 4.549 ; 4.549 ; 4.549 ; 4.549 ;
; ADDR[4]    ; SEG_2[1]    ; 4.707 ; 4.707 ; 4.707 ; 4.707 ;
; ADDR[4]    ; SEG_2[2]    ; 4.719 ; 4.719 ; 4.719 ; 4.719 ;
; ADDR[4]    ; SEG_2[3]    ; 4.717 ; 4.717 ; 4.717 ; 4.717 ;
; ADDR[4]    ; SEG_2[4]    ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; ADDR[4]    ; SEG_2[5]    ; 4.736 ; 4.736 ; 4.736 ; 4.736 ;
; ADDR[4]    ; SEG_2[6]    ; 4.733 ; 4.733 ; 4.733 ; 4.733 ;
; ADDR[5]    ; ADDR_L5     ; 3.252 ;       ;       ; 3.252 ;
; ADDR[5]    ; SEG_1[0]    ; 4.634 ; 4.634 ; 4.634 ; 4.634 ;
; ADDR[5]    ; SEG_1[1]    ; 5.083 ; 4.622 ; 4.622 ; 5.083 ;
; ADDR[5]    ; SEG_1[2]    ; 4.608 ; 4.608 ; 4.608 ; 4.608 ;
; ADDR[5]    ; SEG_1[3]    ; 4.628 ; 4.628 ; 4.628 ; 4.628 ;
; ADDR[5]    ; SEG_1[4]    ; 5.111 ; 4.629 ; 4.629 ; 5.111 ;
; ADDR[5]    ; SEG_1[5]    ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; ADDR[5]    ; SEG_2[0]    ; 4.834 ; 4.834 ; 4.834 ; 4.834 ;
; ADDR[5]    ; SEG_2[1]    ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; ADDR[5]    ; SEG_2[2]    ; 5.004 ; 5.004 ; 5.004 ; 5.004 ;
; ADDR[5]    ; SEG_2[3]    ; 5.002 ; 5.002 ; 5.002 ; 5.002 ;
; ADDR[5]    ; SEG_2[4]    ; 5.018 ; 5.018 ; 5.018 ; 5.018 ;
; ADDR[5]    ; SEG_2[5]    ; 5.021 ; 5.021 ; 5.021 ; 5.021 ;
; ADDR[5]    ; SEG_2[6]    ; 5.018 ; 5.018 ; 5.018 ; 5.018 ;
; MODE[0]    ; MODE_L0     ; 2.289 ;       ;       ; 2.289 ;
; MODE[1]    ; MODE_L1     ; 2.423 ;       ;       ; 2.423 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 39792    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 39792    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 1067  ; 1067 ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 4142  ; 4142 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Wed Nov 01 23:30:58 2017
Info: Command: quartus_sta g08_lab3 -c g08_lab3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'g08_lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.737
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.737     -1753.546 CLK 
Info (332146): Worst-case hold slack is 0.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.620         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.814
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.814      -459.425 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.272
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.272      -685.447 CLK 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.238         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.423
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.423      -374.532 CLK 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 454 megabytes
    Info: Processing ended: Wed Nov 01 23:31:02 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


