--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml VmodCAM_Ref.twx VmodCAM_Ref.ncd -o VmodCAM_Ref.twr
VmodCAM_Ref.pcf

Design file:              VmodCAM_Ref.ncd
Physical constraint file: VmodCAM_Ref.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 80 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 367 paths analyzed, 163 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_96 (SLICE_X34Y63.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.797ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X44Y41.C2      net (fanout=3)        2.674   Inst_SysCon/RstQ<99>
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      5.797ns (0.926ns logic, 4.871ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.373ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.486 - 0.474)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X44Y41.D4      net (fanout=2)        0.873   Inst_SysCon/RstDbncQ_5
    SLICE_X44Y41.D       Tilo                  0.203   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X44Y41.C6      net (fanout=1)        0.118   N76
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.373ns (1.185ns logic, 3.188ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_96 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.310ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.486 - 0.474)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_96
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X44Y41.D1      net (fanout=2)        0.810   Inst_SysCon/RstDbncQ_6
    SLICE_X44Y41.D       Tilo                  0.203   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X44Y41.C6      net (fanout=1)        0.118   N76
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.331   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_96
    -------------------------------------------------  ---------------------------
    Total                                      4.310ns (1.185ns logic, 3.125ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_98 (SLICE_X34Y63.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.699ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X44Y41.C2      net (fanout=3)        2.674   Inst_SysCon/RstQ<99>
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      5.757ns (0.886ns logic, 4.871ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.333ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.486 - 0.474)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X44Y41.D4      net (fanout=2)        0.873   Inst_SysCon/RstDbncQ_5
    SLICE_X44Y41.D       Tilo                  0.203   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X44Y41.C6      net (fanout=1)        0.118   N76
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.145ns logic, 3.188ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_98 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.486 - 0.474)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_98
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X44Y41.D1      net (fanout=2)        0.810   Inst_SysCon/RstDbncQ_6
    SLICE_X44Y41.D       Tilo                  0.203   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X44Y41.C6      net (fanout=1)        0.118   N76
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.291   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_98
    -------------------------------------------------  ---------------------------
    Total                                      4.270ns (1.145ns logic, 3.125ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstQ_97 (SLICE_X34Y63.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.714ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstQ_99 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          12.500ns
  Data Path Delay:      5.742ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.154 - 0.163)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstQ_99 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y63.AQ      Tcko                  0.391   Inst_SysCon/RstQ<99>
                                                       Inst_SysCon/RstQ_99
    SLICE_X44Y41.C2      net (fanout=3)        2.674   Inst_SysCon/RstQ<99>
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (0.871ns logic, 4.871ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_5 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.318ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.486 - 0.474)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_5 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_5
    SLICE_X44Y41.D4      net (fanout=2)        0.873   Inst_SysCon/RstDbncQ_5
    SLICE_X44Y41.D       Tilo                  0.203   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X44Y41.C6      net (fanout=1)        0.118   N76
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.318ns (1.130ns logic, 3.188ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_SysCon/RstDbncQ_6 (FF)
  Destination:          Inst_SysCon/RstQ_97 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.255ns (Levels of Logic = 2)
  Clock Path Skew:      0.012ns (0.486 - 0.474)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 0.000ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_SysCon/RstDbncQ_6 to Inst_SysCon/RstQ_97
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.BQ      Tcko                  0.447   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbncQ_6
    SLICE_X44Y41.D1      net (fanout=2)        0.810   Inst_SysCon/RstDbncQ_6
    SLICE_X44Y41.D       Tilo                  0.203   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o_SW0
    SLICE_X44Y41.C6      net (fanout=1)        0.118   N76
    SLICE_X44Y41.C       Tilo                  0.204   Inst_SysCon/RstDbncQ_8
                                                       Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CE      net (fanout=2)        2.197   Inst_SysCon/RstDbnc_RstQ[99]_OR_1_o
    SLICE_X34Y63.CLK     Tceck                 0.276   Inst_SysCon/RstQ<98>
                                                       Inst_SysCon/RstQ_97
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.130ns logic, 3.125ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/RstD_1 (SLICE_X26Y65.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/RstD_0 (FF)
  Destination:          Inst_SysCon/RstD_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.404ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/RstD_0 to Inst_SysCon/RstD_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y65.BQ      Tcko                  0.198   Inst_SysCon/RstD_0
                                                       Inst_SysCon/RstD_0
    SLICE_X26Y65.A5      net (fanout=4)        0.075   Inst_SysCon/RstD_0
    SLICE_X26Y65.CLK     Tah         (-Th)    -0.131   Inst_SysCon/RstD_6
                                                       Inst_SysCon/Mmux_RstD[7]_GND_9_o_mux_3_OUT21
                                                       Inst_SysCon/RstD_1
    -------------------------------------------------  ---------------------------
    Total                                      0.404ns (0.329ns logic, 0.075ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_1 (SLICE_X31Y92.SR), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y92.AQ      Tcko                  0.198   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X30Y92.B6      net (fanout=8)        0.041   Inst_SysCon/bitCount<0>
    SLICE_X30Y92.B       Tilo                  0.156   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y92.SR      net (fanout=1)        0.157   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y92.CLK     Tcksr       (-Th)     0.139   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.215ns logic, 0.198ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.621ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.621ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y92.BMUX    Tshcko                0.244   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X30Y92.B3      net (fanout=7)        0.203   Inst_SysCon/bitCount<1>
    SLICE_X30Y92.B       Tilo                  0.156   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y92.SR      net (fanout=1)        0.157   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y92.CLK     Tcksr       (-Th)     0.139   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    -------------------------------------------------  ---------------------------
    Total                                      0.621ns (0.261ns logic, 0.360ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.646ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.CQ      Tcko                  0.234   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X30Y92.B4      net (fanout=5)        0.245   Inst_SysCon/state_FSM_FFd3
    SLICE_X30Y92.B       Tilo                  0.156   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y92.SR      net (fanout=1)        0.157   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y92.CLK     Tcksr       (-Th)     0.139   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    -------------------------------------------------  ---------------------------
    Total                                      0.653ns (0.251ns logic, 0.402ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_SysCon/bitCount_3 (SLICE_X31Y92.SR), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_0 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_0 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y92.AQ      Tcko                  0.198   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_0
    SLICE_X30Y92.B6      net (fanout=8)        0.041   Inst_SysCon/bitCount<0>
    SLICE_X30Y92.B       Tilo                  0.156   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y92.SR      net (fanout=1)        0.157   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y92.CLK     Tcksr       (-Th)     0.132   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.222ns logic, 0.198ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/bitCount_1 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/bitCount_1 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y92.BMUX    Tshcko                0.244   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_1
    SLICE_X30Y92.B3      net (fanout=7)        0.203   Inst_SysCon/bitCount<1>
    SLICE_X30Y92.B       Tilo                  0.156   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y92.SR      net (fanout=1)        0.157   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y92.CLK     Tcksr       (-Th)     0.132   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.628ns (0.268ns logic, 0.360ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.653ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_SysCon/state_FSM_FFd3 (FF)
  Destination:          Inst_SysCon/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.660ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.041 - 0.034)
  Source Clock:         Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Destination Clock:    Inst_SysCon/SysConCLK_BUFG rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_SysCon/state_FSM_FFd3 to Inst_SysCon/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y90.CQ      Tcko                  0.234   Inst_SysCon/state_FSM_FFd4
                                                       Inst_SysCon/state_FSM_FFd3
    SLICE_X30Y92.B4      net (fanout=5)        0.245   Inst_SysCon/state_FSM_FFd3
    SLICE_X30Y92.B       Tilo                  0.156   Inst_SysCon/DcmProgReg<6>
                                                       Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>11
    SLICE_X31Y92.SR      net (fanout=1)        0.157   Inst_SysCon/DcmProgReg[9]_loadReg[9]_mux_16_OUT<6>1
    SLICE_X31Y92.CLK     Tcksr       (-Th)     0.132   Inst_SysCon/bitCount<2>
                                                       Inst_SysCon/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.660ns (0.258ns logic, 0.402ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_I = PERIOD TIMEGRP "CLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.950ns (period - min period limit)
  Period: 1.875ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: Inst_SysCon/ddr2clk_2x
--------------------------------------------------------------------------------
Slack: 0.950ns (period - min period limit)
  Period: 1.875ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Logical resource: Inst_SysCon/Inst_pll_mcb/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: Inst_SysCon/ddr2clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.500ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.500ns
  Low pulse: 6.250ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Logical resource: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: Inst_SysCon/Inst_dcm_fixed/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCLK = PERIOD TIMEGRP "PCLK" 108 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCLK = PERIOD TIMEGRP "PCLK" 108 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.135ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.135ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 6.135ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2480 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.730ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA26), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_10 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      6.715ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.504 - 0.484)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_10 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.CQ      Tcko                  0.408   Inst_camctlA/D_O<10>
                                                       Inst_camctlA/D_O_10
    MCB_X0Y1.P1WRDATA26  net (fanout=4)        5.796   Inst_camctlA/D_O<10>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.715ns (0.919ns logic, 5.796ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_11 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          12.500ns
  Data Path Delay:      6.469ns (Levels of Logic = 0)
  Clock Path Skew:      0.020ns (0.504 - 0.484)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_11 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y19.DQ      Tcko                  0.408   Inst_camctlA/D_O<11>
                                                       Inst_camctlA/D_O_11
    MCB_X0Y1.P1WRDATA27  net (fanout=4)        5.550   Inst_camctlA/D_O<11>
    MCB_X0Y1.P1WRCLK     Tmcbdck_WRDATA        0.511   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      6.469ns (0.919ns logic, 5.550ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/p1_wr_data_10 (SLICE_X0Y50.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.242ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlA/D_O_10 (FF)
  Destination:          Inst_FBCtl/p1_wr_data_10 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.245ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.506 - 0.484)
  Source Clock:         CamAPClk rising at 0.000ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlA/D_O_10 to Inst_FBCtl/p1_wr_data_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y18.CQ      Tcko                  0.408   Inst_camctlA/D_O<10>
                                                       Inst_camctlA/D_O_10
    SLICE_X0Y50.CX       net (fanout=4)        5.701   Inst_camctlA/D_O<10>
    SLICE_X0Y50.CLK      Tdick                 0.136   Inst_FBCtl/p1_wr_data_11
                                                       Inst_FBCtl/p1_wr_data_10
    -------------------------------------------------  ---------------------------
    Total                                      6.245ns (0.544ns logic, 5.701ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_0 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.AQ       Tcko                  0.198   Inst_FBCtl/p1_wr_data_3
                                                       Inst_FBCtl/p1_wr_data_0
    MCB_X0Y1.P1WRDATA0   net (fanout=1)        0.157   Inst_FBCtl/p1_wr_data_0
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.243ns logic, 0.157ns route)
                                                       (60.8% logic, 39.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_9 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_9 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y50.BQ       Tcko                  0.200   Inst_FBCtl/p1_wr_data_11
                                                       Inst_FBCtl/p1_wr_data_9
    MCB_X0Y1.P1WRDATA9   net (fanout=1)        0.157   Inst_FBCtl/p1_wr_data_9
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.245ns logic, 0.157ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P1WRDATA7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p1_wr_data_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.075 - 0.073)
  Source Clock:         CamAPClk rising at 12.500ns
  Destination Clock:    CamAPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p1_wr_data_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y50.DMUX     Tshcko                0.244   Inst_FBCtl/p1_wr_data_3
                                                       Inst_FBCtl/p1_wr_data_7
    MCB_X0Y1.P1WRDATA7   net (fanout=1)        0.118   Inst_FBCtl/p1_wr_data_7
    MCB_X0Y1.P1WRCLK     Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.289ns logic, 0.118ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMA_PCLK_I = PERIOD TIMEGRP "CAMA_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlA/BUFG_inst/I0
  Logical resource: Inst_camctlA/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: int_CAMA_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P1CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1CMDCLK
  Location pin: MCB_X0Y1.P1CMDCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P1WRCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P1WRCLK
  Location pin: MCB_X0Y1.P1WRCLK
  Clock network: CamAPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2480 paths analyzed, 521 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.285ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/stateWrB_FSM_FFd2 (SLICE_X10Y64.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.218ns (Levels of Logic = 1)
  Clock Path Skew:      -0.032ns (0.597 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/stateWrB_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X5Y60.A4       net (fanout=3)        2.086   Inst_FBCtl/p2_wr_empty
    SLICE_X5Y60.A        Tilo                  0.259   Inst_FBCtl/_n0446_inv
                                                       Inst_FBCtl/SCalibDoneB_p2_wr_empty_OR_158_o1
    SLICE_X10Y64.SR      net (fanout=2)        1.164   Inst_FBCtl/SCalibDoneB_p2_wr_empty_OR_158_o
    SLICE_X10Y64.CLK     Tsrck                 0.439   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      6.218ns (2.968ns logic, 3.250ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/Inst_LocalRstB2/RstQ_4 (FF)
  Destination:          Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Requirement:          12.500ns
  Data Path Delay:      3.127ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.597 - 0.624)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/Inst_LocalRstB2/RstQ_4 to Inst_FBCtl/stateWrB_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y60.DQ       Tcko                  0.391   Inst_FBCtl/Inst_LocalRstB2/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstB2/RstQ_4
    SLICE_X5Y60.A1       net (fanout=1)        0.874   Inst_FBCtl/Inst_LocalRstB2/RstQ_4
    SLICE_X5Y60.A        Tilo                  0.259   Inst_FBCtl/_n0446_inv
                                                       Inst_FBCtl/SCalibDoneB_p2_wr_empty_OR_158_o1
    SLICE_X10Y64.SR      net (fanout=2)        1.164   Inst_FBCtl/SCalibDoneB_p2_wr_empty_OR_158_o
    SLICE_X10Y64.CLK     Tsrck                 0.439   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.127ns (1.089ns logic, 2.038ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_13 (SLICE_X0Y76.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.162ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.596 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y72.A2       net (fanout=3)        2.346   Inst_FBCtl/p2_wr_empty
    SLICE_X0Y72.A        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable304
    SLICE_X0Y76.SR       net (fanout=4)        0.886   Inst_FBCtl/Reset_OR_DriverANDClockEnable30
    SLICE_X0Y76.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<14>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.162ns (2.930ns logic, 3.232ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.723ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y64.DQ      Tcko                  0.447   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X0Y72.C3       net (fanout=37)       1.873   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X0Y72.C        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B4       net (fanout=1)        0.278   Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A5       net (fanout=1)        0.169   Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable304
    SLICE_X0Y76.SR       net (fanout=4)        0.886   Inst_FBCtl/Reset_OR_DriverANDClockEnable30
    SLICE_X0Y76.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<14>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (1.517ns logic, 3.206ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_13 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.596 - 0.626)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y61.CQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X0Y72.C4       net (fanout=37)       1.381   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X0Y72.C        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B4       net (fanout=1)        0.278   Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A5       net (fanout=1)        0.169   Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable304
    SLICE_X0Y76.SR       net (fanout=4)        0.886   Inst_FBCtl/Reset_OR_DriverANDClockEnable30
    SLICE_X0Y76.CLK      Tsrck                 0.455   Inst_FBCtl/pb_wr_addr<14>
                                                       Inst_FBCtl/pb_wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      4.175ns (1.461ns logic, 2.714ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/pb_wr_addr_12 (SLICE_X0Y76.SR), 19 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.281ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      6.151ns (Levels of Logic = 1)
  Clock Path Skew:      -0.033ns (0.596 - 0.629)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P2EMPTY     Tmcbcko_EMPTY         2.270   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X0Y72.A2       net (fanout=3)        2.346   Inst_FBCtl/p2_wr_empty
    SLICE_X0Y72.A        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable304
    SLICE_X0Y76.SR       net (fanout=4)        0.886   Inst_FBCtl/Reset_OR_DriverANDClockEnable30
    SLICE_X0Y76.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<14>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      6.151ns (2.919ns logic, 3.232ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd2 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.712ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.241 - 0.256)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd2 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y64.DQ      Tcko                  0.447   Inst_FBCtl/stateWrB_FSM_FFd2
                                                       Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X0Y72.C3       net (fanout=37)       1.873   Inst_FBCtl/stateWrB_FSM_FFd2
    SLICE_X0Y72.C        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B4       net (fanout=1)        0.278   Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A5       net (fanout=1)        0.169   Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable304
    SLICE_X0Y76.SR       net (fanout=4)        0.886   Inst_FBCtl/Reset_OR_DriverANDClockEnable30
    SLICE_X0Y76.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<14>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (1.506ns logic, 3.206ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/stateWrB_FSM_FFd1 (FF)
  Destination:          Inst_FBCtl/pb_wr_addr_12 (FF)
  Requirement:          12.500ns
  Data Path Delay:      4.164ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.596 - 0.626)
  Source Clock:         CamBPClk rising at 0.000ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/stateWrB_FSM_FFd1 to Inst_FBCtl/pb_wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y61.CQ       Tcko                  0.391   Inst_FBCtl/stateWrB_FSM_FFd1
                                                       Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X0Y72.C4       net (fanout=37)       1.381   Inst_FBCtl/stateWrB_FSM_FFd1
    SLICE_X0Y72.C        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B4       net (fanout=1)        0.278   Inst_FBCtl/Reset_OR_DriverANDClockEnable301
    SLICE_X0Y72.B        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A5       net (fanout=1)        0.169   Inst_FBCtl/Reset_OR_DriverANDClockEnable302
    SLICE_X0Y72.A        Tilo                  0.205   Inst_FBCtl/Reset_OR_DriverANDClockEnable303
                                                       Inst_FBCtl/Reset_OR_DriverANDClockEnable304
    SLICE_X0Y76.SR       net (fanout=4)        0.886   Inst_FBCtl/Reset_OR_DriverANDClockEnable30
    SLICE_X0Y76.CLK      Tsrck                 0.444   Inst_FBCtl/pb_wr_addr<14>
                                                       Inst_FBCtl/pb_wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.164ns (1.450ns logic, 2.714ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_15 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.243 - 0.208)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_15 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y47.DMUX     Tshcko                0.244   Inst_FBCtl/p2_wr_data_11
                                                       Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2WRDATA15  net (fanout=1)        0.118   Inst_FBCtl/p2_wr_data_15
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.289ns logic, 0.118ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/Inst_LocalRstB1/RstQ_4 (SLICE_X16Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/Inst_LocalRstB1/RstQ_3 (FF)
  Destination:          Inst_FBCtl/Inst_LocalRstB1/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/Inst_LocalRstB1/RstQ_3 to Inst_FBCtl/Inst_LocalRstB1/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y48.CQ      Tcko                  0.200   Inst_FBCtl/Inst_LocalRstB1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstB1/RstQ_3
    SLICE_X16Y48.DX      net (fanout=1)        0.131   Inst_FBCtl/Inst_LocalRstB1/RstQ_3
    SLICE_X16Y48.CLK     Tckdi       (-Th)    -0.048   Inst_FBCtl/Inst_LocalRstB1/RstQ_4
                                                       Inst_FBCtl/Inst_LocalRstB1/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P2WRDATA4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/p2_wr_data_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.078 - 0.074)
  Source Clock:         CamBPClk rising at 12.500ns
  Destination Clock:    CamBPClk rising at 12.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/p2_wr_data_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y48.AQ       Tcko                  0.198   Inst_FBCtl/p2_wr_data_7
                                                       Inst_FBCtl/p2_wr_data_4
    MCB_X0Y1.P2WRDATA4   net (fanout=1)        0.150   Inst_FBCtl/p2_wr_data_4
    MCB_X0Y1.P2CLK       Tmcbckd_WRDATA(-Th)    -0.045   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.243ns logic, 0.150ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CAMB_PCLK_I = PERIOD TIMEGRP "CAMB_PCLK_I" 80 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.770ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_camctlB/BUFG_inst/I0
  Logical resource: Inst_camctlB/BUFG_inst/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: int_CAMB_PCLK_I
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.500ns (666.667MHz) (Tmcbcper_P2CMDCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CMDCLK
  Location pin: MCB_X0Y1.P2CMDCLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------
Slack: 11.500ns (period - min period limit)
  Period: 12.500ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_P2CLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/P2CLK
  Location pin: MCB_X0Y1.P2CLK
  Clock network: CamBPClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_recfg_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_recfg_clkfx" TS_CLK_I * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.232ns (period - min period limit)
  Period: 1.157ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: Inst_SysCon/pllout_xs
--------------------------------------------------------------------------------
Slack: 3.288ns (period - min period limit)
  Period: 5.787ns
  Min period limit: 2.499ns (400.160MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y2.CLKOUT3
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 6.574ns (period - (min low pulse limit / (low pulse / period)))
  Period: 11.574ns
  Low pulse: 5.787ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Logical resource: Inst_SysCon/Inst_10_1_pll/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: Inst_SysCon/Pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP         
"Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7127 paths analyzed, 1423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.451ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/Inst_TWICtl/dataByte_0 (SLICE_X17Y20.A4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_3 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.788ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.238 - 0.245)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_3 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AQ      Tcko                  0.408   Inst_camctlB/initA<5>
                                                       Inst_camctlB/initA_3
    SLICE_X18Y21.D4      net (fanout=37)       2.159   Inst_camctlB/initA<3>
    SLICE_X18Y21.D       Tilo                  0.203   Inst_camctlB/initFb<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X19Y17.C1      net (fanout=6)        0.811   Inst_camctlB/initFb<32>
    SLICE_X19Y17.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X19Y17.A2      net (fanout=2)        0.443   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X19Y17.A       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X17Y20.A4      net (fanout=1)        0.924   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X17Y20.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/dataByte<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.788ns (1.451ns logic, 4.337ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_0 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.174ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.238 - 0.245)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_0 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.391   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_0
    SLICE_X18Y21.D1      net (fanout=39)       1.562   Inst_camctlB/initA<0>
    SLICE_X18Y21.D       Tilo                  0.203   Inst_camctlB/initFb<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X19Y17.C1      net (fanout=6)        0.811   Inst_camctlB/initFb<32>
    SLICE_X19Y17.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X19Y17.A2      net (fanout=2)        0.443   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X19Y17.A       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X17Y20.A4      net (fanout=1)        0.924   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X17Y20.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/dataByte<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.174ns (1.434ns logic, 3.740ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_4 (FF)
  Destination:          Inst_camctlB/Inst_TWICtl/dataByte_0 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.000ns (Levels of Logic = 4)
  Clock Path Skew:      -0.007ns (0.238 - 0.245)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_4 to Inst_camctlB/Inst_TWICtl/dataByte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.AMUX    Tshcko                0.455   Inst_camctlB/initA<5>
                                                       Inst_camctlB/initA_4
    SLICE_X18Y21.D5      net (fanout=37)       1.324   Inst_camctlB/initA<4>
    SLICE_X18Y21.D       Tilo                  0.203   Inst_camctlB/initFb<32>
                                                       Inst_camctlB/Mram_CamInitRAM33
    SLICE_X19Y17.C1      net (fanout=6)        0.811   Inst_camctlB/initFb<32>
    SLICE_X19Y17.C       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux831
    SLICE_X19Y17.A2      net (fanout=2)        0.443   Inst_camctlB/Inst_TWICtl/mux83
    SLICE_X19Y17.A       Tilo                  0.259   Inst_camctlB/Inst_TWICtl/addrNData
                                                       Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X17Y20.A4      net (fanout=1)        0.924   Inst_camctlB/Inst_TWICtl/mux82
    SLICE_X17Y20.CLK     Tas                   0.322   Inst_camctlB/Inst_TWICtl/dataByte<2>
                                                       Inst_camctlB/Inst_TWICtl/mux83
                                                       Inst_camctlB/Inst_TWICtl/dataByte_0
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (1.498ns logic, 3.502ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/initA_1 (SLICE_X17Y24.CE), 142 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/initA_1 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.478ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/initA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.DQ      Tcko                  0.391   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_2
    SLICE_X10Y21.B3      net (fanout=37)       2.187   Inst_camctlB/initA<2>
    SLICE_X10Y21.B       Tilo                  0.203   Inst_camctlB/initFb<19>
                                                       Inst_camctlB/Mram_CamInitRAM11
    SLICE_X16Y22.B6      net (fanout=2)        0.729   Inst_camctlB/initFb<10>
    SLICE_X16Y22.B       Tilo                  0.205   Inst_camctlB/regData1<3>
                                                       Inst_camctlB/Mmux_initEn15
    SLICE_X16Y24.D4      net (fanout=1)        0.439   Inst_camctlB/Mmux_initEn14
    SLICE_X16Y24.D       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn17
    SLICE_X16Y24.C6      net (fanout=1)        0.118   Inst_camctlB/Mmux_initEn16
    SLICE_X16Y24.C       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn18
    SLICE_X17Y24.CE      net (fanout=2)        0.472   Inst_camctlB/initEn
    SLICE_X17Y24.CLK     Tceck                 0.324   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_1
    -------------------------------------------------  ---------------------------
    Total                                      5.478ns (1.533ns logic, 3.945ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.980ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_5 (FF)
  Destination:          Inst_camctlB/initA_1 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.438ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_5 to Inst_camctlB/initA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.BQ      Tcko                  0.408   Inst_camctlB/initA<5>
                                                       Inst_camctlB/initA_5
    SLICE_X10Y21.A6      net (fanout=36)       1.715   Inst_camctlB/initA<5>
    SLICE_X10Y21.A       Tilo                  0.203   Inst_camctlB/initFb<19>
                                                       Inst_camctlB/Mram_CamInitRAM10
    SLICE_X16Y22.A3      net (fanout=2)        1.076   Inst_camctlB/initFb<9>
    SLICE_X16Y22.A       Tilo                  0.205   Inst_camctlB/regData1<3>
                                                       Inst_camctlB/Mmux_initEn14
    SLICE_X16Y24.D3      net (fanout=1)        0.507   Inst_camctlB/Mmux_initEn13
    SLICE_X16Y24.D       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn17
    SLICE_X16Y24.C6      net (fanout=1)        0.118   Inst_camctlB/Mmux_initEn16
    SLICE_X16Y24.C       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn18
    SLICE_X17Y24.CE      net (fanout=2)        0.472   Inst_camctlB/initEn
    SLICE_X17Y24.CLK     Tceck                 0.324   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_1
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (1.550ns logic, 3.888ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/initA_1 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.427ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/initA_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.DQ      Tcko                  0.391   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_2
    SLICE_X10Y21.A3      net (fanout=37)       1.721   Inst_camctlB/initA<2>
    SLICE_X10Y21.A       Tilo                  0.203   Inst_camctlB/initFb<19>
                                                       Inst_camctlB/Mram_CamInitRAM10
    SLICE_X16Y22.A3      net (fanout=2)        1.076   Inst_camctlB/initFb<9>
    SLICE_X16Y22.A       Tilo                  0.205   Inst_camctlB/regData1<3>
                                                       Inst_camctlB/Mmux_initEn14
    SLICE_X16Y24.D3      net (fanout=1)        0.507   Inst_camctlB/Mmux_initEn13
    SLICE_X16Y24.D       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn17
    SLICE_X16Y24.C6      net (fanout=1)        0.118   Inst_camctlB/Mmux_initEn16
    SLICE_X16Y24.C       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn18
    SLICE_X17Y24.CE      net (fanout=2)        0.472   Inst_camctlB/initEn
    SLICE_X17Y24.CLK     Tceck                 0.324   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_1
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (1.533ns logic, 3.894ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/initA_2 (SLICE_X17Y24.CE), 142 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/initA_2 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.470ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/initA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.DQ      Tcko                  0.391   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_2
    SLICE_X10Y21.B3      net (fanout=37)       2.187   Inst_camctlB/initA<2>
    SLICE_X10Y21.B       Tilo                  0.203   Inst_camctlB/initFb<19>
                                                       Inst_camctlB/Mram_CamInitRAM11
    SLICE_X16Y22.B6      net (fanout=2)        0.729   Inst_camctlB/initFb<10>
    SLICE_X16Y22.B       Tilo                  0.205   Inst_camctlB/regData1<3>
                                                       Inst_camctlB/Mmux_initEn15
    SLICE_X16Y24.D4      net (fanout=1)        0.439   Inst_camctlB/Mmux_initEn14
    SLICE_X16Y24.D       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn17
    SLICE_X16Y24.C6      net (fanout=1)        0.118   Inst_camctlB/Mmux_initEn16
    SLICE_X16Y24.C       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn18
    SLICE_X17Y24.CE      net (fanout=2)        0.472   Inst_camctlB/initEn
    SLICE_X17Y24.CLK     Tceck                 0.316   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_2
    -------------------------------------------------  ---------------------------
    Total                                      5.470ns (1.525ns logic, 3.945ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_5 (FF)
  Destination:          Inst_camctlB/initA_2 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.430ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.142 - 0.151)
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_5 to Inst_camctlB/initA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.BQ      Tcko                  0.408   Inst_camctlB/initA<5>
                                                       Inst_camctlB/initA_5
    SLICE_X10Y21.A6      net (fanout=36)       1.715   Inst_camctlB/initA<5>
    SLICE_X10Y21.A       Tilo                  0.203   Inst_camctlB/initFb<19>
                                                       Inst_camctlB/Mram_CamInitRAM10
    SLICE_X16Y22.A3      net (fanout=2)        1.076   Inst_camctlB/initFb<9>
    SLICE_X16Y22.A       Tilo                  0.205   Inst_camctlB/regData1<3>
                                                       Inst_camctlB/Mmux_initEn14
    SLICE_X16Y24.D3      net (fanout=1)        0.507   Inst_camctlB/Mmux_initEn13
    SLICE_X16Y24.D       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn17
    SLICE_X16Y24.C6      net (fanout=1)        0.118   Inst_camctlB/Mmux_initEn16
    SLICE_X16Y24.C       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn18
    SLICE_X17Y24.CE      net (fanout=2)        0.472   Inst_camctlB/initEn
    SLICE_X17Y24.CLK     Tceck                 0.316   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_2
    -------------------------------------------------  ---------------------------
    Total                                      5.430ns (1.542ns logic, 3.888ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     46.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_camctlB/initA_2 (FF)
  Destination:          Inst_camctlB/initA_2 (FF)
  Requirement:          52.083ns
  Data Path Delay:      5.419ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         CamClk rising at 0.000ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.656ns

  Clock Uncertainty:          0.656ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.241ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_camctlB/initA_2 to Inst_camctlB/initA_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.DQ      Tcko                  0.391   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_2
    SLICE_X10Y21.A3      net (fanout=37)       1.721   Inst_camctlB/initA<2>
    SLICE_X10Y21.A       Tilo                  0.203   Inst_camctlB/initFb<19>
                                                       Inst_camctlB/Mram_CamInitRAM10
    SLICE_X16Y22.A3      net (fanout=2)        1.076   Inst_camctlB/initFb<9>
    SLICE_X16Y22.A       Tilo                  0.205   Inst_camctlB/regData1<3>
                                                       Inst_camctlB/Mmux_initEn14
    SLICE_X16Y24.D3      net (fanout=1)        0.507   Inst_camctlB/Mmux_initEn13
    SLICE_X16Y24.D       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn17
    SLICE_X16Y24.C6      net (fanout=1)        0.118   Inst_camctlB/Mmux_initEn16
    SLICE_X16Y24.C       Tilo                  0.205   Inst_camctlB/initA<5>
                                                       Inst_camctlB/Mmux_initEn18
    SLICE_X17Y24.CE      net (fanout=2)        0.472   Inst_camctlB/initEn
    SLICE_X17Y24.CLK     Tceck                 0.316   Inst_camctlB/initA<2>
                                                       Inst_camctlB/initA_2
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (1.525ns logic, 3.894ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM9 (SLICE_X48Y31.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM9 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         CamClk rising at 52.083ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Mram_CamInitRAM9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.BQ      Tcko                  0.200   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X48Y31.D2      net (fanout=38)       0.439   Inst_camctlA/initA<1>
    SLICE_X48Y31.CLK     Tah         (-Th)     0.295   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/Mram_CamInitRAM9
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (-0.095ns logic, 0.439ns route)
                                                       (-27.6% logic, 127.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM10 (SLICE_X48Y31.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM10 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         CamClk rising at 52.083ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Mram_CamInitRAM10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.BQ      Tcko                  0.200   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X48Y31.D2      net (fanout=38)       0.439   Inst_camctlA/initA<1>
    SLICE_X48Y31.CLK     Tah         (-Th)     0.295   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/Mram_CamInitRAM10
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (-0.095ns logic, 0.439ns route)
                                                       (-27.6% logic, 127.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/Mram_CamInitRAM11 (SLICE_X48Y31.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.339ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_camctlA/initA_1 (FF)
  Destination:          Inst_camctlA/Mram_CamInitRAM11 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.078 - 0.073)
  Source Clock:         CamClk rising at 52.083ns
  Destination Clock:    CamClk rising at 52.083ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_camctlA/initA_1 to Inst_camctlA/Mram_CamInitRAM11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y31.BQ      Tcko                  0.200   Inst_camctlA/initA<2>
                                                       Inst_camctlA/initA_1
    SLICE_X48Y31.D2      net (fanout=38)       0.439   Inst_camctlA/initA<1>
    SLICE_X48Y31.CLK     Tah         (-Th)     0.295   Inst_camctlA/initFb<11>
                                                       Inst_camctlA/Mram_CamInitRAM11
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (-0.095ns logic, 0.439ns route)
                                                       (-27.6% logic, 127.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx" TS_CLK_I * 0.24 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 50.353ns (period - min period limit)
  Period: 52.083ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx
--------------------------------------------------------------------------------
Slack: 50.444ns (period - min period limit)
  Period: 52.083ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X19Y0.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------
Slack: 50.444ns (period - min period limit)
  Period: 52.083ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK0
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK0
  Location pin: OLOGIC_X12Y2.CLK0
  Clock network: CamClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP      
   "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 26.0416667       
  ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_Inst_dcm_fixed_clkfx180 = PERIOD TIMEGRP
        "Inst_SysCon_Inst_dcm_fixed_clkfx180" TS_CLK_I * 0.24 PHASE 26.0416667
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 50.353ns (period - min period limit)
  Period: 52.083ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Logical resource: Inst_SysCon/Inst_dcm_fixed/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: Inst_SysCon/Inst_dcm_fixed/clkfx180
--------------------------------------------------------------------------------
Slack: 50.680ns (period - min period limit)
  Period: 52.083ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMA_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlA/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X19Y0.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------
Slack: 50.680ns (period - min period limit)
  Period: 52.083ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: CAMB_MCLK_O_OBUF/CLK1
  Logical resource: Inst_camctlB/Inst_ODDR2_MCLK_FORWARD/CK1
  Location pin: OLOGIC_X12Y2.CLK1
  Clock network: CamClk_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x_180"         TS_CLK_I * 6.66666667 PHASE 0.9375 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x_180 = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x_180"
        TS_CLK_I * 6.66666667 PHASE 0.9375 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 1.875ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2clk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP 
"Inst_SysCon_ddr2clk_2x" TS_CLK_I *         6.66666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.249ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_ddr2clk_2x = PERIOD TIMEGRP "Inst_SysCon_ddr2clk_2x" TS_CLK_I *
        6.66666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.626ns (period - min period limit)
  Period: 1.875ns
  Min period limit: 1.249ns (800.641MHz) (Tmcbcper_PLLCLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2clk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP 
"Inst_SysCon_mcb_drp_clk_bfg"         TS_CLK_I * 0.416666667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13162 paths analyzed, 1335 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.949ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (SLICE_X9Y93.A5), 66 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.765ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X16Y93.D3      net (fanout=15)       2.732   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag_xhdl23
    SLICE_X16Y93.D       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In3
    SLICE_X25Y97.C5      net (fanout=1)        0.900   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In3
    SLICE_X25Y97.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_91_o
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In5
    SLICE_X9Y93.B1       net (fanout=1)        1.401   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In5
    SLICE_X9Y93.B        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In12
    SLICE_X9Y93.A5       net (fanout=1)        0.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
    SLICE_X9Y93.CLK      Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In18
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.765ns (1.545ns logic, 5.220ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.728ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.243 - 0.256)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.DQ       Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X24Y97.C1      net (fanout=31)       2.910   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X24Y97.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X25Y97.C2      net (fanout=1)        0.738   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X25Y97.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_91_o
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In5
    SLICE_X9Y93.B1       net (fanout=1)        1.401   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In5
    SLICE_X9Y93.B        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In12
    SLICE_X9Y93.A5       net (fanout=1)        0.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
    SLICE_X9Y93.CLK      Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In18
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.728ns (1.492ns logic, 5.236ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.133ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.685ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.243 - 0.254)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y92.CQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y97.C4      net (fanout=113)      1.867   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
    SLICE_X24Y97.C       Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X25Y97.C2      net (fanout=1)        0.738   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In4
    SLICE_X25Y97.C       Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/ZIO_IN_N_Term[6]_OR_91_o
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In5
    SLICE_X9Y93.B1       net (fanout=1)        1.401   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In5
    SLICE_X9Y93.B        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In12
    SLICE_X9Y93.A5       net (fanout=1)        0.187   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In13
    SLICE_X9Y93.CLK      Tas                   0.322   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6-In18
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      5.685ns (1.492ns logic, 4.193ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (SLICE_X6Y100.DX), 354 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.240ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.581ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.238 - 0.246)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.AMUX   Tshcko                0.461   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7
    SLICE_X6Y102.B2      net (fanout=9)        1.072   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<7>
    SLICE_X6Y102.B       Tilo                  0.203   N241
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_SW0
    SLICE_X8Y99.A4       net (fanout=3)        0.874   N241
    SLICE_X8Y99.A        Tilo                  0.205   N111
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X7Y98.B3       net (fanout=14)       0.727   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X7Y98.B        Tilo                  0.259   N296
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW2
    SLICE_X6Y101.CX      net (fanout=8)        0.762   N296
    SLICE_X6Y101.CMUX    Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_rstpot_SW14
    SLICE_X6Y101.A2      net (fanout=1)        1.057   N336
    SLICE_X6Y101.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X6Y100.DX      net (fanout=1)        0.508   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X6Y100.CLK     Tdick                 0.086   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.581ns (1.581ns logic, 5.000ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.441ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.238 - 0.244)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y104.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X8Y99.C4       net (fanout=16)       1.415   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X8Y99.C        Tilo                  0.205   N111
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous[7]_Max_Value_int[7]_LessThan_185_o1_SW1
    SLICE_X8Y99.A1       net (fanout=4)        0.459   N112
    SLICE_X8Y99.A        Tilo                  0.205   N111
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X7Y98.B3       net (fanout=14)       0.727   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X7Y98.B        Tilo                  0.259   N296
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW2
    SLICE_X6Y101.CX      net (fanout=8)        0.762   N296
    SLICE_X6Y101.CMUX    Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_rstpot_SW14
    SLICE_X6Y101.A2      net (fanout=1)        1.057   N336
    SLICE_X6Y101.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X6Y100.DX      net (fanout=1)        0.508   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X6Y100.CLK     Tdick                 0.086   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.441ns (1.513ns logic, 4.928ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.337ns (Levels of Logic = 5)
  Clock Path Skew:      -0.008ns (0.238 - 0.246)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y102.DQ     Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5
    SLICE_X6Y101.B1      net (fanout=10)       1.129   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous<5>
    SLICE_X6Y101.B       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int[7]_Max_Value_Previous[7]_LessThan_180_o1_SW1
    SLICE_X8Y99.A5       net (fanout=3)        0.643   N242
    SLICE_X8Y99.A        Tilo                  0.205   N111
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X7Y98.B3       net (fanout=14)       0.727   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv11
    SLICE_X7Y98.B        Tilo                  0.259   N296
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv13_SW2
    SLICE_X6Y101.CX      net (fanout=8)        0.762   N296
    SLICE_X6Y101.CMUX    Tcxc                  0.164   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1315_inv5_rstpot_SW14
    SLICE_X6Y101.A2      net (fanout=1)        1.057   N336
    SLICE_X6Y101.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X6Y100.DX      net (fanout=1)        0.508   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7_dpot
    SLICE_X6Y100.CLK     Tdick                 0.086   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_7
    -------------------------------------------------  ---------------------------
    Total                                      6.337ns (1.511ns logic, 4.826ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (SLICE_X14Y92.B6), 162 paths
--------------------------------------------------------------------------------
Slack (setup path):     23.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 5)
  Clock Path Skew:      -0.003ns (0.477 - 0.480)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y104.DQ      Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_3
    SLICE_X7Y85.D3       net (fanout=16)       2.238   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<3>
    SLICE_X7Y85.D        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X6Y85.C2       net (fanout=1)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
    SLICE_X6Y85.C        Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o13
    SLICE_X6Y84.D2       net (fanout=2)        0.627   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X6Y84.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X14Y92.A4      net (fanout=1)        1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X14Y92.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X14Y92.B6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X14Y92.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (1.549ns logic, 4.798ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.556ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.261ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.240 - 0.252)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y84.CQ       Tcko                  0.391   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3
    SLICE_X6Y90.A4       net (fanout=11)       1.497   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>
    SLICE_X6Y90.A        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY<3>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag1_SW0
    SLICE_X9Y83.A4       net (fanout=2)        0.940   N117
    SLICE_X9Y83.A        Tilo                  0.259   N118
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag21
    SLICE_X6Y84.D3       net (fanout=5)        0.762   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Inc_Flag
    SLICE_X6Y84.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X14Y92.A4      net (fanout=1)        1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X14Y92.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X14Y92.B6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X14Y92.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.261ns (1.548ns logic, 4.713ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     23.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3 (FF)
  Requirement:          30.000ns
  Data Path Delay:      6.079ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.477 - 0.488)
  Source Clock:         mcb_drp_clk rising at 0.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.171ns

  Clock Uncertainty:          0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.334ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y100.AQ      Tcko                  0.447   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<7>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int_4
    SLICE_X7Y85.D2       net (fanout=15)       1.914   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_int<4>
    SLICE_X7Y85.D        Tilo                  0.259   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X6Y85.C2       net (fanout=1)        0.419   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o1
    SLICE_X6Y85.C        Tilo                  0.204   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<6>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o13
    SLICE_X6Y84.D2       net (fanout=2)        0.627   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_LOWER_LIMIT[7]_DQS_DELAY[7]_LessThan_213_o2
    SLICE_X6Y84.D        Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X14Y92.A4      net (fanout=1)        1.396   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In2
    SLICE_X14Y92.A       Tilo                  0.203   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X14Y92.B6      net (fanout=1)        0.118   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In6
    SLICE_X14Y92.CLK     Tas                   0.289   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3-In11
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.079ns (1.605ns logic, 4.474ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.UIDONECAL), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.397ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.076 - 0.075)
  Source Clock:         mcb_drp_clk rising at 30.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y80.CQ       Tcko                  0.234   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    MCB_X0Y1.UIDONECAL   net (fanout=2)        0.163   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL_xilinx7
    MCB_X0Y1.UICLK       Tmcbckd_UIDONECAL(-Th)     0.000   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0
    -------------------------------------------------  ---------------------------
    Total                                      0.397ns (0.234ns logic, 0.163ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (SLICE_X2Y91.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         mcb_drp_clk rising at 30.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y92.DQ       Tcko                  0.234   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y91.CE       net (fanout=31)       0.265   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X2Y91.CLK      Tckce       (-Th)     0.092   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.142ns logic, 0.265ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (SLICE_X16Y95.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Destination:          Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         mcb_drp_clk rising at 30.000ns
  Destination Clock:    mcb_drp_clk rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 to Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y95.DQ      Tcko                  0.198   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    SLICE_X16Y95.C6      net (fanout=3)        0.029   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<4>
    SLICE_X16Y95.CLK     Tah         (-Th)    -0.190   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<1>
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mcount_count_xor<5>1
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.388ns logic, 0.029ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_mcb_drp_clk_bfg = PERIOD TIMEGRP "Inst_SysCon_mcb_drp_clk_bfg"
        TS_CLK_I * 0.416666667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst3/I0
  Logical resource: Inst_SysCon/BUFG_inst3/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: Inst_SysCon/mcb_drp_clk_bfg
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X6Y77.CLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 29.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x2"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 83 paths analyzed, 83 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.187ns.
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m (OLOGIC_X4Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.600ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m (FF)
  Requirement:          5.787ns
  Data Path Delay:      4.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.495 - 0.480)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 5.787ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.DQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y117.D1     net (fanout=5)        3.688   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y117.CLKDIV Tosdck_D             -0.024   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (0.423ns logic, 3.688ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          5.787ns
  Data Path Delay:      4.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.495 - 0.480)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 5.787ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.DQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D3     net (fanout=5)        3.680   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosdck_D             -0.033   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (0.414ns logic, 3.680ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (OLOGIC_X4Y116.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s (FF)
  Requirement:          5.787ns
  Data Path Delay:      4.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.015ns (0.495 - 0.480)
  Source Clock:         PClkX2 rising at 0.000ns
  Destination Clock:    PClkX2 rising at 5.787ns
  Clock Uncertainty:    0.091ns

  Clock Uncertainty:          0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.168ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4 to Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y103.DQ     Tcko                  0.447   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn_4
    OLOGIC_X4Y116.D1     net (fanout=5)        3.662   Inst_DVITransmitter/Inst_clk_serializer_10_1/intDPIn<4>
    OLOGIC_X4Y116.CLKDIV Tosdck_D             -0.024   Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
                                                       Inst_DVITransmitter/Inst_clk_serializer_10_1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.085ns (0.423ns logic, 3.662ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (SLICE_X32Y98.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.503ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.973 - 0.930)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.222ns

  Clock Uncertainty:          0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.192ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y97.BQ      Tcko                  0.200   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_6
    SLICE_X32Y98.B6      net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<6>
    SLICE_X32Y98.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.503ns (0.390ns logic, 0.113ns route)
                                                       (77.5% logic, 22.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (SLICE_X30Y103.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 (FF)
  Destination:          Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.508ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.963 - 0.920)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.222ns

  Clock Uncertainty:          0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.192ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6 to Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y102.BQ     Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<8>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d_6
    SLICE_X30Y103.B6     net (fanout=1)        0.113   Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d<6>
    SLICE_X30Y103.CLK    Tah         (-Th)    -0.197   Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT21
                                                       Inst_DVITransmitter/Inst_d0_serializer_10_1/intDPIn_1
    -------------------------------------------------  ---------------------------
    Total                                      0.508ns (0.395ns logic, 0.113ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 (SLICE_X32Y98.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5 (FF)
  Destination:          Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.973 - 0.930)
  Source Clock:         PClk rising at 0.000ns
  Destination Clock:    PClkX2 rising at 0.000ns
  Clock Uncertainty:    0.222ns

  Clock Uncertainty:          0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.192ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5 to Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y97.DQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d_5
    SLICE_X32Y98.A5      net (fanout=1)        0.143   Inst_DVITransmitter/Inst_TMDSEncoder_red/q_out_d<5>
    SLICE_X32Y98.CLK     Tah         (-Th)    -0.190   Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/Mmux_DP_I[9]_DP_I[4]_mux_0_OUT11
                                                       Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.388ns logic, 0.143ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x2 = PERIOD TIMEGRP "Inst_SysCon_pllout_x2"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.057ns (period - min period limit)
  Period: 5.787ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: Inst_SysCon/BUFG_inst2/I0
  Logical resource: Inst_SysCon/BUFG_inst2/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: Inst_SysCon/pllout_x2
--------------------------------------------------------------------------------
Slack: 5.357ns (period - min period limit)
  Period: 5.787ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_clk_serializer_10_1/gear_s/CK
  Location pin: SLICE_X32Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------
Slack: 5.357ns (period - min period limit)
  Period: 5.787ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn<3>/CLK
  Logical resource: Inst_DVITransmitter/Inst_d2_serializer_10_1/intDPIn_0/CK
  Location pin: SLICE_X32Y98.CLK
  Clock network: PClkX2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_xs = PERIOD TIMEGRP 
"Inst_SysCon_pllout_xs"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP 
"Inst_SysCon_pllout_x1"         TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4763 paths analyzed, 1398 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.236ns.
--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X49Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.092ns
  Data Path Delay:      5.266ns (Levels of Logic = 1)
  Clock Path Skew:      6.413ns (11.425 - 5.012)
  Source Clock:         mcb_drp_clk rising at 2280.000ns
  Destination Clock:    PClk rising at 2280.092ns
  Clock Uncertainty:    0.570ns

  Clock Uncertainty:          0.570ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.303ns

  Maximum Data Path at Slow Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.408   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X8Y76.D5       net (fanout=4)        0.633   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X8Y76.D        Tilo                  0.205   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       Inst_FBCtl/RstC1
    SLICE_X49Y46.SR      net (fanout=3)        3.787   Inst_FBCtl/RstC
    SLICE_X49Y46.CLK     Trck                  0.233   Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb
                                                       Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      5.266ns (0.846ns logic, 4.420ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (SLICE_X20Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.527ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2 (FF)
  Requirement:          0.092ns
  Data Path Delay:      2.635ns (Levels of Logic = 1)
  Clock Path Skew:      4.640ns (7.136 - 2.496)
  Source Clock:         mcb_drp_clk rising at 2280.000ns
  Destination Clock:    PClk rising at 2280.092ns
  Clock Uncertainty:    0.570ns

  Clock Uncertainty:          0.570ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.303ns

  Maximum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.212   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X8Y76.D5       net (fanout=4)        0.254   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X8Y76.D        Tilo                  0.151   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       Inst_FBCtl/RstC1
    SLICE_X20Y46.SR      net (fanout=3)        1.826   Inst_FBCtl/RstC
    SLICE_X20Y46.CLK     Trck                  0.192   Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2
    -------------------------------------------------  ---------------------------
    Total                                      2.635ns (0.555ns logic, 2.080ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (SLICE_X20Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.549ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL (FF)
  Destination:          Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1 (FF)
  Requirement:          0.092ns
  Data Path Delay:      2.613ns (Levels of Logic = 1)
  Clock Path Skew:      4.640ns (7.136 - 2.496)
  Source Clock:         mcb_drp_clk rising at 2280.000ns
  Destination Clock:    PClk rising at 2280.092ns
  Clock Uncertainty:    0.570ns

  Clock Uncertainty:          0.570ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.526ns
    Phase Error (PE):           0.303ns

  Maximum Data Path at Fast Process Corner: Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL to Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y76.AQ       Tcko                  0.212   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X8Y76.D5       net (fanout=4)        0.254   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL
    SLICE_X8Y76.D        Tilo                  0.151   Inst_FBCtl/mcb_ddr2/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2
                                                       Inst_FBCtl/RstC1
    SLICE_X20Y46.SR      net (fanout=3)        1.826   Inst_FBCtl/RstC
    SLICE_X20Y46.CLK     Trck                  0.170   Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1
    -------------------------------------------------  ---------------------------
    Total                                      2.613ns (0.533ns logic, 2.080ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (SLICE_X39Y58.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 (FF)
  Destination:          Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 11.574ns
  Destination Clock:    PClk rising at 11.574ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3 to Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y58.CQ      Tcko                  0.198   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X39Y58.DX      net (fanout=1)        0.136   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_3
    SLICE_X39Y58.CLK     Tckdi       (-Th)    -0.059   Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
                                                       Inst_VideoTimingCtl/Inst_LocalRst/RstQ_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.257ns logic, 0.136ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Paths for end point Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6 (SLICE_X22Y64.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4 (FF)
  Destination:          Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         PClk rising at 11.574ns
  Destination Clock:    PClk rising at 11.574ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4 to Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y64.BQ      Tcko                  0.198   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<6>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d_4
    SLICE_X22Y64.A5      net (fanout=8)        0.077   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<4>
    SLICE_X22Y64.CLK     Tah         (-Th)    -0.131   Inst_DVITransmitter/Inst_TMDSEncoder_blue/d_d<5>
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/Mmux_q_m71
                                                       Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_m_d_6
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.329ns logic, 0.077ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_FBCtl/copyCnt_4 (SLICE_X21Y48.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_FBCtl/copyCnt_3 (FF)
  Destination:          Inst_FBCtl/copyCnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PClk rising at 11.574ns
  Destination Clock:    PClk rising at 11.574ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_FBCtl/copyCnt_3 to Inst_FBCtl/copyCnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y48.CQ      Tcko                  0.198   Inst_FBCtl/copyCnt<5>
                                                       Inst_FBCtl/copyCnt_3
    SLICE_X21Y48.C5      net (fanout=3)        0.057   Inst_FBCtl/copyCnt<3>
    SLICE_X21Y48.CLK     Tah         (-Th)    -0.155   Inst_FBCtl/copyCnt<5>
                                                       Inst_FBCtl/Mcount_copyCnt_xor<4>11
                                                       Inst_FBCtl/copyCnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Inst_SysCon_pllout_x1 = PERIOD TIMEGRP "Inst_SysCon_pllout_x1"
        TS_Inst_SysCon_Inst_dcm_recfg_clkfx HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 11.574ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y22.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 11.574ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y22.CLKB
  Clock network: PClk
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 11.574ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: Inst_FBCtl/PCRDFIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y24.CLKA
  Clock network: PClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.081ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_1 (SLICE_X33Y19.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<1> (PAD)
  Destination:          Inst_camctlA/D_O_1 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.821ns (Levels of Logic = 2)
  Clock Path Delay:     1.765ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<1> to Inst_camctlA/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U11.I                Tiopi                 0.887   CAMA_D_I<1>
                                                       CAMA_D_I<1>
                                                       Gen_IOBUF_CAMA_D[1].Inst_IOBUF_CAMA_D/IBUF
                                                       ProtoComp549.IMUX.1
    SLICE_X33Y19.B1      net (fanout=1)        1.698   int_CAMA_D_I<1>
    SLICE_X33Y19.CLK     Tas                   0.236   Inst_camctlA/D_O<1>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT81
                                                       Inst_camctlA/D_O_1
    -------------------------------------------------  ---------------------------
    Total                                      2.821ns (1.123ns logic, 1.698ns route)
                                                       (39.8% logic, 60.2% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp549.IMUX.8
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X33Y19.CLK     net (fanout=29)       0.678   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.765ns (0.822ns logic, 0.943ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_12 (SLICE_X42Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.169ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<4> (PAD)
  Destination:          Inst_camctlA/D_O_12 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.838ns (Levels of Logic = 2)
  Clock Path Delay:     1.782ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<4> to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U15.I                Tiopi                 0.887   CAMA_D_I<4>
                                                       CAMA_D_I<4>
                                                       Gen_IOBUF_CAMA_D[4].Inst_IOBUF_CAMA_D/IBUF
                                                       ProtoComp549.IMUX.4
    SLICE_X42Y8.A4       net (fanout=1)        1.705   int_CAMA_D_I<4>
    SLICE_X42Y8.CLK      Tas                   0.246   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlA/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.838ns (1.133ns logic, 1.705ns route)
                                                       (39.9% logic, 60.1% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp549.IMUX.8
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y8.CLK      net (fanout=29)       0.695   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.782ns (0.822ns logic, 0.960ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_10 (SLICE_X54Y18.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.185ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMA_D_I<2> (PAD)
  Destination:          Inst_camctlA/D_O_10 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.804ns (Levels of Logic = 2)
  Clock Path Delay:     1.764ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMA_D_I<2> to Inst_camctlA/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 0.887   CAMA_D_I<2>
                                                       CAMA_D_I<2>
                                                       Gen_IOBUF_CAMA_D[2].Inst_IOBUF_CAMA_D/IBUF
                                                       ProtoComp549.IMUX.2
    SLICE_X54Y18.C3      net (fanout=1)        1.671   int_CAMA_D_I<2>
    SLICE_X54Y18.CLK     Tas                   0.246   Inst_camctlA/D_O<10>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT21
                                                       Inst_camctlA/D_O_10
    -------------------------------------------------  ---------------------------
    Total                                      2.804ns (1.133ns logic, 1.671ns route)
                                                       (40.4% logic, 59.6% route)

  Minimum Clock Path at Fast Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 0.763   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp549.IMUX.8
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.265   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.059   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X54Y18.CLK     net (fanout=29)       0.677   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.764ns (0.822ns logic, 0.942ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_7 (SLICE_X42Y8.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.815ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_7 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.122ns (Levels of Logic = 2)
  Clock Path Delay:     3.532ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       Gen_IOBUF_CAMA_D[7].Inst_IOBUF_CAMA_D/IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X42Y8.D3       net (fanout=1)        1.817   int_CAMA_D_I<7>
    SLICE_X42Y8.CLK      Tah         (-Th)    -0.179   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT141
                                                       Inst_camctlA/D_O_7
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (1.305ns logic, 1.817ns route)
                                                       (41.8% logic, 58.2% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp549.IMUX.8
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y8.CLK      net (fanout=29)       1.242   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.519ns logic, 2.013ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_15 (SLICE_X42Y8.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.936ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<7> (PAD)
  Destination:          Inst_camctlA/D_O_15 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.243ns (Levels of Logic = 2)
  Clock Path Delay:     3.532ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<7> to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R11.I                Tiopi                 1.126   CAMA_D_I<7>
                                                       CAMA_D_I<7>
                                                       Gen_IOBUF_CAMA_D[7].Inst_IOBUF_CAMA_D/IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X42Y8.D3       net (fanout=1)        1.817   int_CAMA_D_I<7>
    SLICE_X42Y8.CLK      Tah         (-Th)    -0.300   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT71
                                                       Inst_camctlA/D_O_15
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.426ns logic, 1.817ns route)
                                                       (44.0% logic, 56.0% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp549.IMUX.8
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y8.CLK      net (fanout=29)       1.242   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.519ns logic, 2.013ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlA/D_O_6 (SLICE_X42Y8.C3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.951ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMA_D_I<6> (PAD)
  Destination:          Inst_camctlA/D_O_6 (FF)
  Destination Clock:    CamAPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.258ns (Levels of Logic = 2)
  Clock Path Delay:     3.532ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMA_D_I<6> to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    M11.I                Tiopi                 1.126   CAMA_D_I<6>
                                                       CAMA_D_I<6>
                                                       Gen_IOBUF_CAMA_D[6].Inst_IOBUF_CAMA_D/IBUF
                                                       ProtoComp549.IMUX.6
    SLICE_X42Y8.C3       net (fanout=1)        1.953   int_CAMA_D_I<6>
    SLICE_X42Y8.CLK      Tah         (-Th)    -0.179   Inst_camctlA/D_O<15>
                                                       Inst_camctlA/Mmux_D_O[15]_D_I[7]_mux_9_OUT131
                                                       Inst_camctlA/D_O_6
    -------------------------------------------------  ---------------------------
    Total                                      3.258ns (1.305ns logic, 1.953ns route)
                                                       (40.1% logic, 59.9% route)

  Maximum Clock Path at Slow Process Corner: CAMA_PCLK_I to Inst_camctlA/D_O_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R10.I                Tiopi                 1.310   CAMA_PCLK_I
                                                       CAMA_PCLK_I
                                                       Inst_IOBUF_CAMA_PCLK/IBUF
                                                       ProtoComp549.IMUX.8
    BUFGMUX_X2Y9.I0      net (fanout=1)        0.771   int_CAMA_PCLK_I
    BUFGMUX_X2Y9.O       Tgi0o                 0.209   Inst_camctlA/BUFG_inst
                                                       Inst_camctlA/BUFG_inst
    SLICE_X42Y8.CLK      net (fanout=29)       1.242   CamAPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.519ns logic, 2.013ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" 
"RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   1.184ns.
--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_13 (SLICE_X15Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.066ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<5> (PAD)
  Destination:          Inst_camctlB/D_O_13 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.939ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<5> to Inst_camctlB/D_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U7.I                 Tiopi                 0.887   CAMB_D_I<5>
                                                       CAMB_D_I<5>
                                                       Gen_IOBUF_CAMB_D[5].Inst_IOBUF_CAMB_D/IBUF
                                                       ProtoComp549.IMUX.14
    SLICE_X15Y10.B5      net (fanout=1)        1.816   int_CAMB_D_I<5>
    SLICE_X15Y10.CLK     Tas                   0.236   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT51
                                                       Inst_camctlB/D_O_13
    -------------------------------------------------  ---------------------------
    Total                                      2.939ns (1.123ns logic, 1.816ns route)
                                                       (38.2% logic, 61.8% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp549.IMUX.17
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=28)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_5 (SLICE_X15Y10.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<5> (PAD)
  Destination:          Inst_camctlB/D_O_5 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.875ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<5> to Inst_camctlB/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U7.I                 Tiopi                 0.887   CAMB_D_I<5>
                                                       CAMB_D_I<5>
                                                       Gen_IOBUF_CAMB_D[5].Inst_IOBUF_CAMB_D/IBUF
                                                       ProtoComp549.IMUX.14
    SLICE_X15Y10.B5      net (fanout=1)        1.816   int_CAMB_D_I<5>
    SLICE_X15Y10.CLK     Tas                   0.172   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT121
                                                       Inst_camctlB/D_O_5
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (1.059ns logic, 1.816ns route)
                                                       (36.8% logic, 63.2% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp549.IMUX.17
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=28)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_12 (SLICE_X15Y10.A5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.135ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CAMB_D_I<4> (PAD)
  Destination:          Inst_camctlB/D_O_12 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          1.250ns
  Data Path Delay:      2.870ns (Levels of Logic = 2)
  Clock Path Delay:     1.780ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: CAMB_D_I<4> to Inst_camctlB/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U8.I                 Tiopi                 0.887   CAMB_D_I<4>
                                                       CAMB_D_I<4>
                                                       Gen_IOBUF_CAMB_D[4].Inst_IOBUF_CAMB_D/IBUF
                                                       ProtoComp549.IMUX.13
    SLICE_X15Y10.A5      net (fanout=1)        1.747   int_CAMB_D_I<4>
    SLICE_X15Y10.CLK     Tas                   0.236   Inst_camctlB/D_O<15>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT41
                                                       Inst_camctlB/D_O_12
    -------------------------------------------------  ---------------------------
    Total                                      2.870ns (1.123ns logic, 1.747ns route)
                                                       (39.1% logic, 60.9% route)

  Minimum Clock Path at Fast Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 0.763   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp549.IMUX.17
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.237   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.059   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X15Y10.CLK     net (fanout=28)       0.721   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.822ns logic, 0.958ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
--------------------------------------------------------------------------------

Paths for end point Inst_InputSync_FVB/sreg_0 (SLICE_X19Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      5.637ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_FV_I (PAD)
  Destination:          Inst_InputSync_FVB/sreg_0 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      2.944ns (Levels of Logic = 1)
  Clock Path Delay:     3.532ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_FV_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R7.I                 Tiopi                 1.126   CAMB_FV_I
                                                       CAMB_FV_I
                                                       Inst_IOBUF_CAMB_FV/IBUF
                                                       ProtoComp549.IMUX.29
    SLICE_X19Y10.AX      net (fanout=1)        1.770   Inst_InputSync_FVB/n0003<0>
    SLICE_X19Y10.CLK     Tckdi       (-Th)    -0.048   Inst_InputSync_FVB/sreg<1>
                                                       Inst_InputSync_FVB/sreg_0
    -------------------------------------------------  ---------------------------
    Total                                      2.944ns (1.174ns logic, 1.770ns route)
                                                       (39.9% logic, 60.1% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_InputSync_FVB/sreg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp549.IMUX.17
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X19Y10.CLK     net (fanout=28)       1.270   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.532ns (1.519ns logic, 2.013ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_8 (SLICE_X16Y8.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.090ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<0> (PAD)
  Destination:          Inst_camctlB/D_O_8 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.391ns (Levels of Logic = 2)
  Clock Path Delay:     3.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<0> to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U5.I                 Tiopi                 1.126   CAMB_D_I<0>
                                                       CAMB_D_I<0>
                                                       Gen_IOBUF_CAMB_D[0].Inst_IOBUF_CAMB_D/IBUF
                                                       ProtoComp549.IMUX.9
    SLICE_X16Y8.A4       net (fanout=1)        2.086   int_CAMB_D_I<0>
    SLICE_X16Y8.CLK      Tah         (-Th)    -0.179   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT151
                                                       Inst_camctlB/D_O_8
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (1.305ns logic, 2.086ns route)
                                                       (38.5% logic, 61.5% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp549.IMUX.17
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X16Y8.CLK      net (fanout=28)       1.264   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.519ns logic, 2.007ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_camctlB/D_O_9 (SLICE_X16Y8.B3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      6.119ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               CAMB_D_I<1> (PAD)
  Destination:          Inst_camctlB/D_O_9 (FF)
  Destination Clock:    CamBPClk rising at 0.000ns
  Requirement:          6.250ns
  Data Path Delay:      3.420ns (Levels of Logic = 2)
  Clock Path Delay:     3.526ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: CAMB_D_I<1> to Inst_camctlB/D_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V5.I                 Tiopi                 1.126   CAMB_D_I<1>
                                                       CAMB_D_I<1>
                                                       Gen_IOBUF_CAMB_D[1].Inst_IOBUF_CAMB_D/IBUF
                                                       ProtoComp549.IMUX.10
    SLICE_X16Y8.B3       net (fanout=1)        2.115   int_CAMB_D_I<1>
    SLICE_X16Y8.CLK      Tah         (-Th)    -0.179   Inst_camctlB/D_O<11>
                                                       Inst_camctlB/Mmux_D_O[15]_D_I[7]_mux_9_OUT161
                                                       Inst_camctlB/D_O_9
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (1.305ns logic, 2.115ns route)
                                                       (38.2% logic, 61.8% route)

  Maximum Clock Path at Slow Process Corner: CAMB_PCLK_I to Inst_camctlB/D_O_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    U10.I                Tiopi                 1.310   CAMB_PCLK_I
                                                       CAMB_PCLK_I
                                                       Inst_IOBUF_CAMB_PCLK/IBUF
                                                       ProtoComp549.IMUX.17
    BUFGMUX_X2Y11.I0     net (fanout=1)        0.743   int_CAMB_PCLK_I
    BUFGMUX_X2Y11.O      Tgi0o                 0.209   Inst_camctlB/BUFG_inst
                                                       Inst_camctlB/BUFG_inst
    SLICE_X16Y8.CLK      net (fanout=28)       1.264   CamBPClk
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.519ns logic, 2.007ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_I
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_I                       |     12.500ns|      8.000ns|      9.044ns|            0|            0|          367|        25135|
| TS_Inst_SysCon_Inst_dcm_recfg_|     11.574ns|      5.000ns|      8.374ns|            0|            0|            0|         4846|
| clkfx                         |             |             |             |             |             |             |             |
|  TS_Inst_SysCon_pllout_x2     |      5.787ns|      4.187ns|          N/A|            0|            0|           83|            0|
|  TS_Inst_SysCon_pllout_xs     |      1.157ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_Inst_SysCon_pllout_x1     |     11.574ns|      6.236ns|          N/A|            0|            0|         4763|            0|
| TS_Inst_SysCon_Inst_dcm_fixed_|     52.083ns|      6.451ns|          N/A|            0|            0|         7127|            0|
| clkfx                         |             |             |             |             |             |             |             |
| TS_Inst_SysCon_Inst_dcm_fixed_|     52.083ns|      1.730ns|          N/A|            0|            0|            0|            0|
| clkfx180                      |             |             |             |             |             |             |             |
| TS_Inst_SysCon_ddr2clk_2x_180 |      1.875ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_ddr2clk_2x     |      1.875ns|      1.249ns|          N/A|            0|            0|            0|            0|
| TS_Inst_SysCon_mcb_drp_clk_bfg|     30.000ns|      6.949ns|          N/A|            0|            0|        13162|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CAMA_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMA_D_I<0> |    1.019(R)|      FAST  |   -0.106(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<1> |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<2> |    1.065(R)|      FAST  |   -0.125(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<3> |    0.965(R)|      FAST  |   -0.029(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<4> |    1.081(R)|      FAST  |   -0.150(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<5> |    0.853(R)|      FAST  |    0.122(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<6> |    0.790(R)|      FAST  |    0.299(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_D_I<7> |    0.659(R)|      FAST  |    0.435(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_FV_I   |    0.641(R)|      FAST  |    0.284(R)|      SLOW  |CamAPClk          |   0.000|
CAMA_LV_I   |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |CamAPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CAMB_PCLK_I
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CAMB_D_I<0> |    0.856(R)|      FAST  |    0.160(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<1> |    0.884(R)|      FAST  |    0.131(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<2> |    1.084(R)|      FAST  |   -0.150(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<3> |    1.065(R)|      FAST  |   -0.074(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<4> |    1.115(R)|      FAST  |   -0.254(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<5> |    1.184(R)|      FAST  |   -0.334(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<6> |    1.003(R)|      FAST  |   -0.050(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_D_I<7> |    0.836(R)|      FAST  |    0.103(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_FV_I   |    0.434(R)|      FAST  |    0.613(R)|      SLOW  |CamBPClk          |   0.000|
CAMB_LV_I   |    1.007(R)|      FAST  |   -0.176(R)|      SLOW  |CamBPClk          |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock CAMA_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMA_PCLK_I    |    6.730|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CAMB_PCLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CAMB_PCLK_I    |    6.285|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    6.949|         |         |         |
---------------+---------+---------+---------+---------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMA_PCLK_I" "RISING";
Worst Case Data Window 1.516; Ideal Clock Offset To Actual Clock 2.823; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMA_D_I<0>       |    1.019(R)|      FAST  |   -0.106(R)|      SLOW  |    0.231|    6.356|       -3.063|
CAMA_D_I<1>       |    1.081(R)|      FAST  |   -0.185(R)|      SLOW  |    0.169|    6.435|       -3.133|
CAMA_D_I<2>       |    1.065(R)|      FAST  |   -0.125(R)|      SLOW  |    0.185|    6.375|       -3.095|
CAMA_D_I<3>       |    0.965(R)|      FAST  |   -0.029(R)|      SLOW  |    0.285|    6.279|       -2.997|
CAMA_D_I<4>       |    1.081(R)|      FAST  |   -0.150(R)|      SLOW  |    0.169|    6.400|       -3.116|
CAMA_D_I<5>       |    0.853(R)|      FAST  |    0.122(R)|      SLOW  |    0.397|    6.128|       -2.866|
CAMA_D_I<6>       |    0.790(R)|      FAST  |    0.299(R)|      SLOW  |    0.460|    5.951|       -2.746|
CAMA_D_I<7>       |    0.659(R)|      FAST  |    0.435(R)|      SLOW  |    0.591|    5.815|       -2.612|
CAMA_FV_I         |    0.641(R)|      FAST  |    0.284(R)|      SLOW  |    0.609|    5.966|       -2.679|
CAMA_LV_I         |    0.815(R)|      FAST  |    0.120(R)|      SLOW  |    0.435|    6.130|       -2.848|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.081|         -  |       0.435|         -  |    0.169|    5.815|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 1.25 ns VALID 7.5 ns BEFORE COMP "CAMB_PCLK_I" "RISING";
Worst Case Data Window 1.797; Ideal Clock Offset To Actual Clock 2.786; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
CAMB_D_I<0>       |    0.856(R)|      FAST  |    0.160(R)|      SLOW  |    0.394|    6.090|       -2.848|
CAMB_D_I<1>       |    0.884(R)|      FAST  |    0.131(R)|      SLOW  |    0.366|    6.119|       -2.877|
CAMB_D_I<2>       |    1.084(R)|      FAST  |   -0.150(R)|      SLOW  |    0.166|    6.400|       -3.117|
CAMB_D_I<3>       |    1.065(R)|      FAST  |   -0.074(R)|      SLOW  |    0.185|    6.324|       -3.070|
CAMB_D_I<4>       |    1.115(R)|      FAST  |   -0.254(R)|      SLOW  |    0.135|    6.504|       -3.185|
CAMB_D_I<5>       |    1.184(R)|      FAST  |   -0.334(R)|      SLOW  |    0.066|    6.584|       -3.259|
CAMB_D_I<6>       |    1.003(R)|      FAST  |   -0.050(R)|      SLOW  |    0.247|    6.300|       -3.027|
CAMB_D_I<7>       |    0.836(R)|      FAST  |    0.103(R)|      SLOW  |    0.414|    6.147|       -2.867|
CAMB_FV_I         |    0.434(R)|      FAST  |    0.613(R)|      SLOW  |    0.816|    5.637|       -2.411|
CAMB_LV_I         |    1.007(R)|      FAST  |   -0.176(R)|      SLOW  |    0.243|    6.426|       -3.092|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       1.184|         -  |       0.613|         -  |    0.066|    5.637|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 30498 paths, 0 nets, and 7577 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)
   Minimum input required time before clock:   1.184ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 03 14:44:42 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 297 MB



