// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="classify,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.724187,HLS_SYN_LAT=658193,HLS_SYN_TPT=none,HLS_SYN_MEM=513,HLS_SYN_DSP=1,HLS_SYN_FF=1007,HLS_SYN_LUT=2408,HLS_VERSION=2018_2}" *)

module classify (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_address0,
        x_V_ce0,
        x_V_q0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 20'd1;
parameter    ap_ST_fsm_state2 = 20'd2;
parameter    ap_ST_fsm_state3 = 20'd4;
parameter    ap_ST_fsm_state4 = 20'd8;
parameter    ap_ST_fsm_state5 = 20'd16;
parameter    ap_ST_fsm_state6 = 20'd32;
parameter    ap_ST_fsm_state7 = 20'd64;
parameter    ap_ST_fsm_state8 = 20'd128;
parameter    ap_ST_fsm_state9 = 20'd256;
parameter    ap_ST_fsm_state10 = 20'd512;
parameter    ap_ST_fsm_state11 = 20'd1024;
parameter    ap_ST_fsm_state12 = 20'd2048;
parameter    ap_ST_fsm_state13 = 20'd4096;
parameter    ap_ST_fsm_state14 = 20'd8192;
parameter    ap_ST_fsm_state15 = 20'd16384;
parameter    ap_ST_fsm_state16 = 20'd32768;
parameter    ap_ST_fsm_state17 = 20'd65536;
parameter    ap_ST_fsm_state18 = 20'd131072;
parameter    ap_ST_fsm_state19 = 20'd262144;
parameter    ap_ST_fsm_state20 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] x_V_address0;
output   x_V_ce0;
input  [7:0] x_V_q0;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg x_V_ce0;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [16:0] svs_address0;
reg    svs_ce0;
wire   [63:0] svs_q0;
wire   [4:0] Iteration_Schedule_address0;
reg    Iteration_Schedule_ce0;
wire   [4:0] Iteration_Schedule_q0;
wire   [4:0] ATANH_LUT_V_address0;
reg    ATANH_LUT_V_ce0;
wire   [23:0] ATANH_LUT_V_q0;
wire   [7:0] alphas_V_address0;
reg    alphas_V_ce0;
wire   [7:0] alphas_V_q0;
wire   [16:0] next_mul_fu_312_p2;
reg   [16:0] next_mul_reg_944;
wire    ap_CS_fsm_state2;
wire   [7:0] i_1_fu_324_p2;
reg   [7:0] i_1_reg_952;
wire  signed [29:0] tmp_s_fu_330_p2;
reg  signed [29:0] tmp_s_reg_957;
wire   [0:0] exitcond1_fu_318_p2;
wire   [0:0] tmp_1_fu_336_p2;
reg   [0:0] tmp_1_reg_962;
wire   [9:0] j_1_fu_352_p2;
reg   [9:0] j_1_reg_970;
wire    ap_CS_fsm_state3;
wire   [0:0] exitcond_fu_346_p2;
wire  signed [31:0] Z_V_cast_fu_420_p1;
wire   [0:0] isneg_fu_432_p3;
reg   [0:0] isneg_reg_990;
wire    ap_CS_fsm_state4;
wire   [53:0] man_V_2_fu_476_p3;
reg   [53:0] man_V_2_reg_995;
wire   [0:0] tmp_5_fu_484_p2;
reg   [0:0] tmp_5_reg_1000;
wire   [0:0] icmp_fu_506_p2;
reg   [0:0] icmp_reg_1006;
wire  signed [11:0] sh_amt_fu_524_p3;
reg  signed [11:0] sh_amt_reg_1012;
wire   [0:0] tmp_13_fu_532_p2;
reg   [0:0] tmp_13_reg_1018;
wire  signed [7:0] xi_V_fu_538_p1;
reg  signed [7:0] xi_V_reg_1024;
reg   [8:0] tmp_26_reg_1030;
reg   [7:0] p_Val2_6_reg_1035;
wire  signed [31:0] sh_amt_cast_fu_552_p1;
reg  signed [31:0] sh_amt_cast_reg_1040;
wire    ap_CS_fsm_state5;
wire   [0:0] sel_tmp5_fu_632_p2;
reg   [0:0] sel_tmp5_reg_1045;
wire   [0:0] or_cond_fu_638_p2;
reg   [0:0] or_cond_reg_1050;
wire   [7:0] newSel1_fu_644_p3;
reg   [7:0] newSel1_reg_1055;
wire   [0:0] or_cond2_fu_657_p2;
reg   [0:0] or_cond2_reg_1060;
wire   [7:0] p_Val2_8_fu_702_p2;
reg   [7:0] p_Val2_8_reg_1065;
wire    ap_CS_fsm_state6;
wire   [30:0] l2Squared_fixed_V_fu_728_p2;
wire    ap_CS_fsm_state7;
wire   [4:0] n_fu_740_p2;
reg   [4:0] n_reg_1078;
wire    ap_CS_fsm_state8;
wire   [0:0] exitcond_i_fu_734_p2;
reg   [4:0] i_2_reg_1098;
wire    ap_CS_fsm_state9;
wire   [0:0] z_nonneg_fu_757_p3;
reg   [0:0] z_nonneg_reg_1103;
wire   [31:0] Z_V_1_fu_781_p3;
reg   [31:0] Z_V_1_reg_1109;
wire   [31:0] Y_V_fu_828_p3;
wire    ap_CS_fsm_state10;
wire   [31:0] X_V_fu_835_p3;
reg  signed [7:0] alphas_V_load_reg_1124;
wire    ap_CS_fsm_state11;
reg   [21:0] tmp_31_reg_1129;
wire    ap_CS_fsm_state12;
wire   [29:0] sum_V_fu_885_p2;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire   [63:0] grp_fu_309_p1;
reg   [63:0] dp_1_reg_1144;
wire    ap_CS_fsm_state19;
reg   [29:0] p_Val2_s_reg_205;
reg   [7:0] i_reg_217;
reg   [16:0] phi_mul_reg_229;
reg   [30:0] p_Val2_10_reg_241;
reg   [9:0] j_reg_253;
reg   [31:0] p_Val2_14_reg_264;
reg   [31:0] p_Val2_9_reg_274;
reg   [31:0] p_Val2_7_reg_286;
reg   [4:0] n_i_reg_298;
wire   [63:0] tmp_7_fu_364_p1;
wire   [63:0] tmp_19_fu_369_p1;
wire   [63:0] tmp_8_i_fu_746_p1;
wire   [63:0] tmp_6_fu_752_p1;
wire  signed [31:0] grp_fu_309_p0;
wire   [16:0] j_cast_fu_342_p1;
wire   [16:0] tmp_9_fu_358_p2;
wire   [21:0] tmp_2_fu_378_p1;
wire   [23:0] p_shl_fu_382_p3;
wire   [23:0] p_neg_fu_390_p2;
wire   [23:0] tmp_fu_374_p1;
wire   [23:0] p_Val2_2_fu_396_p2;
wire   [15:0] tmp_3_fu_402_p4;
wire   [27:0] Z_V_fu_412_p3;
wire   [63:0] ireg_V_fu_424_p1;
wire   [10:0] exp_tmp_V_fu_440_p4;
wire   [51:0] tmp_20_fu_454_p1;
wire   [52:0] tmp_4_fu_458_p3;
wire   [53:0] p_Result_s_fu_466_p1;
wire   [53:0] man_V_1_fu_470_p2;
wire   [62:0] tmp_10_fu_428_p1;
wire   [11:0] tmp_8_fu_450_p1;
wire   [11:0] F2_fu_490_p2;
wire   [10:0] tmp_24_fu_496_p4;
wire   [11:0] tmp_11_fu_512_p2;
wire   [11:0] tmp_12_fu_518_p2;
wire   [53:0] tmp_15_fu_565_p1;
wire   [53:0] tmp_16_fu_569_p2;
wire   [0:0] sel_tmp1_fu_578_p2;
wire   [0:0] sel_tmp6_demorgan_fu_588_p2;
wire   [0:0] sel_tmp6_fu_592_p2;
wire   [0:0] sel_tmp7_fu_598_p2;
wire   [0:0] tmp_14_fu_555_p2;
wire   [0:0] sel_tmp_fu_609_p2;
wire   [0:0] sel_tmp21_demorgan_fu_621_p2;
wire   [0:0] icmp3_fu_560_p2;
wire   [0:0] sel_tmp4_fu_626_p2;
wire   [0:0] sel_tmp3_fu_615_p2;
wire   [0:0] sel_tmp8_fu_603_p2;
wire   [7:0] xi_V_1_fu_574_p1;
wire   [0:0] sel_tmp2_fu_583_p2;
wire   [0:0] or_cond1_fu_651_p2;
wire  signed [31:0] tmp_17_fu_670_p1;
wire   [31:0] tmp_18_fu_673_p2;
wire   [7:0] tmp_28_fu_678_p1;
wire   [7:0] xi_fu_663_p3;
wire   [7:0] newSel_fu_682_p3;
wire   [7:0] newSel2_fu_689_p3;
wire   [7:0] p_Val2_4_fu_695_p3;
wire  signed [7:0] r_V_fu_710_p0;
wire  signed [15:0] OP1_V_fu_707_p1;
wire  signed [7:0] r_V_fu_710_p1;
wire   [15:0] r_V_fu_710_p2;
wire   [21:0] tmp_21_fu_716_p3;
wire  signed [30:0] tmp_30_cast_fu_724_p1;
wire   [31:0] p_Val2_15_cast_fu_765_p1;
wire   [31:0] Zn_V_fu_769_p2;
wire   [31:0] Zn_V_1_fu_775_p2;
wire   [31:0] i_3_cast_fu_789_p1;
wire   [31:0] r_V_2_fu_792_p2;
wire   [31:0] r_V_3_fu_798_p2;
wire   [31:0] Yn_V_fu_810_p2;
wire   [31:0] Yn_V_1_fu_822_p2;
wire   [31:0] Xn_V_fu_804_p2;
wire   [31:0] Xn_V_1_fu_816_p2;
wire   [24:0] tmp_30_fu_846_p1;
wire   [24:0] tmp_29_fu_842_p1;
wire   [24:0] p_Val2_2_i_fu_850_p2;
wire   [14:0] tmp_22_fu_856_p4;
wire  signed [22:0] p_Val2_5_fu_937_p2;
wire  signed [29:0] p_Val2_6_cast_cast_fu_882_p1;
wire    ap_CS_fsm_state20;
wire   [63:0] res_V_1_fu_895_p1;
wire   [10:0] exp_V_fu_898_p4;
wire   [10:0] exp_V_2_fu_908_p2;
wire   [63:0] p_Result_2_fu_914_p5;
wire   [63:0] dp_fu_926_p1;
wire   [14:0] p_Val2_5_fu_937_p0;
reg   [19:0] ap_NS_fsm;
wire   [22:0] p_Val2_5_fu_937_p00;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
end

classify_svs #(
    .DataWidth( 64 ),
    .AddressRange( 129360 ),
    .AddressWidth( 17 ))
svs_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(svs_address0),
    .ce0(svs_ce0),
    .q0(svs_q0)
);

classify_Iteratiobkb #(
    .DataWidth( 5 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
Iteration_Schedule_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Iteration_Schedule_address0),
    .ce0(Iteration_Schedule_ce0),
    .q0(Iteration_Schedule_q0)
);

classify_ATANH_LUcud #(
    .DataWidth( 24 ),
    .AddressRange( 21 ),
    .AddressWidth( 5 ))
ATANH_LUT_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ATANH_LUT_V_address0),
    .ce0(ATANH_LUT_V_ce0),
    .q0(ATANH_LUT_V_q0)
);

classify_alphas_V #(
    .DataWidth( 8 ),
    .AddressRange( 165 ),
    .AddressWidth( 8 ))
alphas_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(alphas_V_address0),
    .ce0(alphas_V_ce0),
    .q0(alphas_V_q0)
);

classify_sitodp_3dEe #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
classify_sitodp_3dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_309_p0),
    .ce(1'b1),
    .dout(grp_fu_309_p1)
);

classify_mul_mul_eOg #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 23 ))
classify_mul_mul_eOg_U2(
    .din0(p_Val2_5_fu_937_p0),
    .din1(alphas_V_load_reg_1124),
    .dout(p_Val2_5_fu_937_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        i_reg_217 <= i_1_reg_952;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_217 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_253 <= 10'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        j_reg_253 <= j_1_reg_970;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        n_i_reg_298 <= n_reg_1078;
    end else if (((exitcond_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        n_i_reg_298 <= 5'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Val2_10_reg_241 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_10_reg_241 <= l2Squared_fixed_V_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_14_reg_264 <= Z_V_1_reg_1109;
    end else if (((exitcond_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Val2_14_reg_264 <= Z_V_cast_fu_420_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_7_reg_286 <= X_V_fu_835_p3;
    end else if (((exitcond_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Val2_7_reg_286 <= 32'd13921425;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        p_Val2_9_reg_274 <= Y_V_fu_828_p3;
    end else if (((exitcond_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Val2_9_reg_274 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Val2_s_reg_205 <= sum_V_fu_885_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Val2_s_reg_205 <= 30'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        phi_mul_reg_229 <= next_mul_reg_944;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_229 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        Z_V_1_reg_1109 <= Z_V_1_fu_781_p3;
        i_2_reg_1098 <= Iteration_Schedule_q0;
        z_nonneg_reg_1103 <= p_Val2_14_reg_264[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        alphas_V_load_reg_1124 <= alphas_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_1_reg_962 == 1'd0) & (1'b1 == ap_CS_fsm_state19))) begin
        dp_1_reg_1144 <= grp_fu_309_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_952 <= i_1_fu_324_p2;
        next_mul_reg_944 <= next_mul_fu_312_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        icmp_reg_1006 <= icmp_fu_506_p2;
        isneg_reg_990 <= ireg_V_fu_424_p1[32'd63];
        man_V_2_reg_995 <= man_V_2_fu_476_p3;
        p_Val2_6_reg_1035 <= x_V_q0;
        sh_amt_reg_1012 <= sh_amt_fu_524_p3;
        tmp_13_reg_1018 <= tmp_13_fu_532_p2;
        tmp_26_reg_1030 <= {{sh_amt_fu_524_p3[11:3]}};
        tmp_5_reg_1000 <= tmp_5_fu_484_p2;
        xi_V_reg_1024 <= xi_V_fu_538_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_1_reg_970 <= j_1_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        n_reg_1078 <= n_fu_740_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        newSel1_reg_1055 <= newSel1_fu_644_p3;
        or_cond2_reg_1060 <= or_cond2_fu_657_p2;
        or_cond_reg_1050 <= or_cond_fu_638_p2;
        sel_tmp5_reg_1045 <= sel_tmp5_fu_632_p2;
        sh_amt_cast_reg_1040 <= sh_amt_cast_fu_552_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        p_Val2_8_reg_1065 <= p_Val2_8_fu_702_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1_fu_318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_1_reg_962 <= tmp_1_fu_336_p2;
        tmp_s_reg_957 <= tmp_s_fu_330_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        tmp_31_reg_1129 <= {{p_Val2_5_fu_937_p2[22:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ATANH_LUT_V_ce0 = 1'b1;
    end else begin
        ATANH_LUT_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        Iteration_Schedule_ce0 = 1'b1;
    end else begin
        Iteration_Schedule_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        alphas_V_ce0 = 1'b1;
    end else begin
        alphas_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        svs_ce0 = 1'b1;
    end else begin
        svs_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        x_V_ce0 = 1'b1;
    end else begin
        x_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond1_fu_318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((exitcond_fu_346_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state8 : begin
            if (((exitcond_i_fu_734_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ATANH_LUT_V_address0 = tmp_8_i_fu_746_p1;

assign F2_fu_490_p2 = (12'd1075 - tmp_8_fu_450_p1);

assign Iteration_Schedule_address0 = tmp_8_i_fu_746_p1;

assign OP1_V_fu_707_p1 = $signed(p_Val2_8_reg_1065);

assign X_V_fu_835_p3 = ((z_nonneg_reg_1103[0:0] === 1'b1) ? Xn_V_fu_804_p2 : Xn_V_1_fu_816_p2);

assign Xn_V_1_fu_816_p2 = (p_Val2_7_reg_286 + r_V_2_fu_792_p2);

assign Xn_V_fu_804_p2 = (p_Val2_7_reg_286 - r_V_2_fu_792_p2);

assign Y_V_fu_828_p3 = ((z_nonneg_reg_1103[0:0] === 1'b1) ? Yn_V_fu_810_p2 : Yn_V_1_fu_822_p2);

assign Yn_V_1_fu_822_p2 = (p_Val2_9_reg_274 + r_V_3_fu_798_p2);

assign Yn_V_fu_810_p2 = (p_Val2_9_reg_274 - r_V_3_fu_798_p2);

assign Z_V_1_fu_781_p3 = ((z_nonneg_fu_757_p3[0:0] === 1'b1) ? Zn_V_fu_769_p2 : Zn_V_1_fu_775_p2);

assign Z_V_cast_fu_420_p1 = $signed(Z_V_fu_412_p3);

assign Z_V_fu_412_p3 = {{tmp_3_fu_402_p4}, {12'd0}};

assign Zn_V_1_fu_775_p2 = (p_Val2_14_reg_264 - p_Val2_15_cast_fu_765_p1);

assign Zn_V_fu_769_p2 = (p_Val2_15_cast_fu_765_p1 + p_Val2_14_reg_264);

assign alphas_V_address0 = tmp_6_fu_752_p1;

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_return = ((tmp_1_reg_962[0:0] === 1'b1) ? 64'd0 : dp_fu_926_p1);

assign dp_fu_926_p1 = p_Result_2_fu_914_p5;

assign exitcond1_fu_318_p2 = ((i_reg_217 == 8'd165) ? 1'b1 : 1'b0);

assign exitcond_fu_346_p2 = ((j_reg_253 == 10'd784) ? 1'b1 : 1'b0);

assign exitcond_i_fu_734_p2 = ((n_i_reg_298 == 5'd21) ? 1'b1 : 1'b0);

assign exp_V_2_fu_908_p2 = ($signed(exp_V_fu_898_p4) + $signed(11'd2032));

assign exp_V_fu_898_p4 = {{res_V_1_fu_895_p1[62:52]}};

assign exp_tmp_V_fu_440_p4 = {{ireg_V_fu_424_p1[62:52]}};

assign grp_fu_309_p0 = tmp_s_reg_957;

assign i_1_fu_324_p2 = (i_reg_217 + 8'd1);

assign i_3_cast_fu_789_p1 = i_2_reg_1098;

assign icmp3_fu_560_p2 = ((tmp_26_reg_1030 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_fu_506_p2 = (($signed(tmp_24_fu_496_p4) > $signed(11'd0)) ? 1'b1 : 1'b0);

assign ireg_V_fu_424_p1 = svs_q0;

assign isneg_fu_432_p3 = ireg_V_fu_424_p1[32'd63];

assign j_1_fu_352_p2 = (j_reg_253 + 10'd1);

assign j_cast_fu_342_p1 = j_reg_253;

assign l2Squared_fixed_V_fu_728_p2 = ($signed(p_Val2_10_reg_241) + $signed(tmp_30_cast_fu_724_p1));

assign man_V_1_fu_470_p2 = (54'd0 - p_Result_s_fu_466_p1);

assign man_V_2_fu_476_p3 = ((isneg_fu_432_p3[0:0] === 1'b1) ? man_V_1_fu_470_p2 : p_Result_s_fu_466_p1);

assign n_fu_740_p2 = (n_i_reg_298 + 5'd1);

assign newSel1_fu_644_p3 = ((sel_tmp8_fu_603_p2[0:0] === 1'b1) ? xi_V_1_fu_574_p1 : xi_V_reg_1024);

assign newSel2_fu_689_p3 = ((or_cond_reg_1050[0:0] === 1'b1) ? newSel_fu_682_p3 : newSel1_reg_1055);

assign newSel_fu_682_p3 = ((sel_tmp5_reg_1045[0:0] === 1'b1) ? tmp_28_fu_678_p1 : xi_fu_663_p3);

assign next_mul_fu_312_p2 = (phi_mul_reg_229 + 17'd784);

assign or_cond1_fu_651_p2 = (sel_tmp8_fu_603_p2 | sel_tmp2_fu_583_p2);

assign or_cond2_fu_657_p2 = (or_cond_fu_638_p2 | or_cond1_fu_651_p2);

assign or_cond_fu_638_p2 = (sel_tmp5_fu_632_p2 | sel_tmp3_fu_615_p2);

assign p_Result_2_fu_914_p5 = {{res_V_1_fu_895_p1[63:63]}, {exp_V_2_fu_908_p2}, {res_V_1_fu_895_p1[51:0]}};

assign p_Result_s_fu_466_p1 = tmp_4_fu_458_p3;

assign p_Val2_15_cast_fu_765_p1 = ATANH_LUT_V_q0;

assign p_Val2_2_fu_396_p2 = (p_neg_fu_390_p2 - tmp_fu_374_p1);

assign p_Val2_2_i_fu_850_p2 = (tmp_30_fu_846_p1 + tmp_29_fu_842_p1);

assign p_Val2_4_fu_695_p3 = ((or_cond2_reg_1060[0:0] === 1'b1) ? newSel2_fu_689_p3 : 8'd0);

assign p_Val2_5_fu_937_p0 = p_Val2_5_fu_937_p00;

assign p_Val2_5_fu_937_p00 = tmp_22_fu_856_p4;

assign p_Val2_6_cast_cast_fu_882_p1 = $signed(tmp_31_reg_1129);

assign p_Val2_8_fu_702_p2 = (p_Val2_4_fu_695_p3 - p_Val2_6_reg_1035);

assign p_neg_fu_390_p2 = (24'd0 - p_shl_fu_382_p3);

assign p_shl_fu_382_p3 = {{tmp_2_fu_378_p1}, {2'd0}};

assign r_V_2_fu_792_p2 = $signed(p_Val2_9_reg_274) >>> i_3_cast_fu_789_p1;

assign r_V_3_fu_798_p2 = $signed(p_Val2_7_reg_286) >>> i_3_cast_fu_789_p1;

assign r_V_fu_710_p0 = OP1_V_fu_707_p1;

assign r_V_fu_710_p1 = OP1_V_fu_707_p1;

assign r_V_fu_710_p2 = ($signed(r_V_fu_710_p0) * $signed(r_V_fu_710_p1));

assign res_V_1_fu_895_p1 = dp_1_reg_1144;

assign sel_tmp1_fu_578_p2 = (tmp_5_reg_1000 ^ 1'd1);

assign sel_tmp21_demorgan_fu_621_p2 = (sel_tmp6_demorgan_fu_588_p2 | icmp_reg_1006);

assign sel_tmp2_fu_583_p2 = (tmp_13_reg_1018 & sel_tmp1_fu_578_p2);

assign sel_tmp3_fu_615_p2 = (sel_tmp_fu_609_p2 & sel_tmp7_fu_598_p2);

assign sel_tmp4_fu_626_p2 = (sel_tmp21_demorgan_fu_621_p2 ^ 1'd1);

assign sel_tmp5_fu_632_p2 = (sel_tmp4_fu_626_p2 & icmp3_fu_560_p2);

assign sel_tmp6_demorgan_fu_588_p2 = (tmp_5_reg_1000 | tmp_13_reg_1018);

assign sel_tmp6_fu_592_p2 = (sel_tmp6_demorgan_fu_588_p2 ^ 1'd1);

assign sel_tmp7_fu_598_p2 = (sel_tmp6_fu_592_p2 & icmp_reg_1006);

assign sel_tmp8_fu_603_p2 = (tmp_14_fu_555_p2 & sel_tmp7_fu_598_p2);

assign sel_tmp_fu_609_p2 = (tmp_14_fu_555_p2 ^ 1'd1);

assign sh_amt_cast_fu_552_p1 = sh_amt_reg_1012;

assign sh_amt_fu_524_p3 = ((icmp_fu_506_p2[0:0] === 1'b1) ? tmp_11_fu_512_p2 : tmp_12_fu_518_p2);

assign sum_V_fu_885_p2 = ($signed(p_Val2_6_cast_cast_fu_882_p1) + $signed(p_Val2_s_reg_205));

assign svs_address0 = tmp_7_fu_364_p1;

assign tmp_10_fu_428_p1 = ireg_V_fu_424_p1[62:0];

assign tmp_11_fu_512_p2 = ($signed(12'd4095) + $signed(F2_fu_490_p2));

assign tmp_12_fu_518_p2 = (12'd1 - F2_fu_490_p2);

assign tmp_13_fu_532_p2 = ((F2_fu_490_p2 == 12'd1) ? 1'b1 : 1'b0);

assign tmp_14_fu_555_p2 = ((sh_amt_reg_1012 < 12'd54) ? 1'b1 : 1'b0);

assign tmp_15_fu_565_p1 = $unsigned(sh_amt_cast_fu_552_p1);

assign tmp_16_fu_569_p2 = $signed(man_V_2_reg_995) >>> tmp_15_fu_565_p1;

assign tmp_17_fu_670_p1 = xi_V_reg_1024;

assign tmp_18_fu_673_p2 = tmp_17_fu_670_p1 << sh_amt_cast_reg_1040;

assign tmp_19_fu_369_p1 = j_reg_253;

assign tmp_1_fu_336_p2 = ((tmp_s_fu_330_p2 == 30'd0) ? 1'b1 : 1'b0);

assign tmp_20_fu_454_p1 = ireg_V_fu_424_p1[51:0];

assign tmp_21_fu_716_p3 = {{r_V_fu_710_p2}, {6'd0}};

assign tmp_22_fu_856_p4 = {{p_Val2_2_i_fu_850_p2[24:10]}};

assign tmp_24_fu_496_p4 = {{F2_fu_490_p2[11:1]}};

assign tmp_28_fu_678_p1 = tmp_18_fu_673_p2[7:0];

assign tmp_29_fu_842_p1 = p_Val2_9_reg_274[24:0];

assign tmp_2_fu_378_p1 = p_Val2_10_reg_241[21:0];

assign tmp_30_cast_fu_724_p1 = $signed(tmp_21_fu_716_p3);

assign tmp_30_fu_846_p1 = p_Val2_7_reg_286[24:0];

assign tmp_3_fu_402_p4 = {{p_Val2_2_fu_396_p2[23:8]}};

assign tmp_4_fu_458_p3 = {{1'd1}, {tmp_20_fu_454_p1}};

assign tmp_5_fu_484_p2 = ((tmp_10_fu_428_p1 == 63'd0) ? 1'b1 : 1'b0);

assign tmp_6_fu_752_p1 = i_reg_217;

assign tmp_7_fu_364_p1 = tmp_9_fu_358_p2;

assign tmp_8_fu_450_p1 = exp_tmp_V_fu_440_p4;

assign tmp_8_i_fu_746_p1 = n_i_reg_298;

assign tmp_9_fu_358_p2 = (j_cast_fu_342_p1 + phi_mul_reg_229);

assign tmp_fu_374_p1 = p_Val2_10_reg_241[23:0];

assign tmp_s_fu_330_p2 = ($signed(p_Val2_s_reg_205) + $signed(30'd1073730048));

assign x_V_address0 = tmp_19_fu_369_p1;

assign xi_V_1_fu_574_p1 = tmp_16_fu_569_p2[7:0];

assign xi_V_fu_538_p1 = man_V_2_fu_476_p3[7:0];

assign xi_fu_663_p3 = ((isneg_reg_990[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign z_nonneg_fu_757_p3 = p_Val2_14_reg_264[32'd31];

endmodule //classify
