-- VHDL Entity OBC_test.tranceiver_TB.interface
--
-- Created:
--          by - student.UNKNOWN (DESKTOP-3I0F3HP)
--          at - 11:01:07 16.07.2020
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2019.2 (Build 5)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.numeric_std.all;

ENTITY tranceiver_TB IS
   GENERIC( 
      dataBitNb : positive := 8
   );
   PORT( 
      MOSI      : IN     std_ulogic;
      busy      : IN     std_ulogic;
      dataIn    : IN     std_ulogic_vector (dataBitNb-1 DOWNTO 0);
      dataValid : IN     std_ulogic;
      sClk      : IN     std_ulogic;
      sendFrame : IN     std_ulogic;
      slaveSel  : IN     std_ulogic;
      MISO      : OUT    std_ulogic;
      clock     : OUT    std_ulogic;
      dataOut   : OUT    std_ulogic_vector (dataBitNb-1 DOWNTO 0);
      dataWr    : OUT    std_ulogic;
      reset     : OUT    std_ulogic
   );

-- Declarations

END tranceiver_TB ;

