This bench is only for Verilog code.
