axi4stream_vip_axi4streampc.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_axi4streampc.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
axi_vip_axi4pc.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_axi4pc.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
xil_common_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/xil_common_vip_pkg.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
axi4stream_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_pkg.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
axi_vip_pkg.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_pkg.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
axi4stream_vip_if.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi4stream_vip_if.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
axi_vip_if.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/axi_vip_if.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
clk_vip_if.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/clk_vip_if.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
rst_vip_if.sv,systemverilog,xilinx_vip,../../../../../../HDD/Vivado/Vivado/2020.2/data/xilinx_vip/hdl/rst_vip_if.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
axi_infrastructure_v1_1_vl_rfs.v,verilog,axi_infrastructure_v1_1_0,../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
design_1_axi_vip_0_1_pkg.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1_pkg.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
axi_vip_v1_1_vl_rfs.sv,systemverilog,axi_vip_v1_1_8,../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/94c3/hdl/axi_vip_v1_1_vl_rfs.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
design_1_axi_vip_0_1.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_vip_0_1/sim/design_1_axi_vip_0_1.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
Accelerator.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/bf85/src/Accelerator.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
BusManager.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/bf85/src/BusManager.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
Controller.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/bf85/src/Controller.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
Cordic.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/bf85/src/Cordic.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
Lut.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/bf85/src/Lut.sv,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
toplevel.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/bf85/src/toplevel.v,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
design_1_CordicAccelerator_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_CordicAccelerator_0_1/sim/design_1_CordicAccelerator_0_1.v,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../bd/design_1/ipshared/bf85/src"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../cordic_ip_verif.gen/sources_1/bd/design_1/ipshared/bf85/src"
glbl.v,Verilog,xil_defaultlib,glbl.v
