*********************************************************************

  Operator    [gopRAM256X1SQ]
  
  Author    [liujiao]

  Abstract  []

  Revision History:

 ********************************************************************************/
gate
operator gopRAM256X1SQ
{
    parameter
    (
        bit    INITA[63:0]                 = 64'hFFFFFFFFFFFFFFFF,
        string MODE                        = "RAM",
        string RAM_LUTA_DIH                = "LI",
        string RAM_LUTA_DIL                = "XI",
        string MASK_LUT6A                  = "TRUE",    
        bit    INITB[63:0]                 = 64'hFFFFFFFFFFFFFFFF,
        string FF_RS                      = "SET",    
        bit    FF_INIT                    = 1'b1,
        string Q1MUX_SEL                   = "MF",
        string CR1PREMUX_SEL               = "MF",
        string CR1POSTMUX_SEL              = "CX",
        string RAM_LUTB_DIH                = "LI",
        string RAM_LUTB_DIL                = "XI", 
        string MASK_LUT6B                  = "TRUE",   
        bit    INITC[63:0]                 = 64'hFFFFFFFFFFFFFFFF,
        string RAM_LUTC_DIH                = "LI",
        string RAM_LUTC_DIL                = "XI",    
        string MASK_LUT6C                  = "TRUE",
        bit    INITD[63:0]                 = 64'hFFFFFFFFFFFFFFFF,  
        string RAM_LUTD_DIL                = "XI",
        string MASK_LUT6D                  = "TRUE",
        string RS_MODE                     = "SYNC",
        string LRS_POL                     = "FALSE",
        string LRS_EN                      = "FALSE",
        string LCE_POL                     = "FALSE",
        string LCE_EN                      = "FALSE",
        string CLK_POL                     = "FALSE",
        string RSMUX_SEL                   = "LOCAL",
        string CEMUX_SEL                   = "LOCAL",         
        string GRS_EN                      = "TRUE",
        string LATCH_EN                    = "FALSE",
        string WCK_SEL                     = "LOCAL",
        string RAM_MODE                    = "HRAM",
        string RAM32_EN                    = "FALSE"
    );

    port
    (    
        input  ADDR[5:0],
        input  ADDR1[5:0],
        input  ADDR2[5:0],
        input  ADDR3[5:0],
        input  M0, M1, M2,
        input  DI0,
        input  DI1,
        input  DI2,
        input  DI3,
        
        input  WE,
        input  RS /*pragma PAP_ARC_GOP_CTRL_PIN="RST"*/,
        input  CE /*pragma PAP_ARC_GOP_CTRL_PIN="CE"*/,
        input  WCLK /*pragma PAP_ARC_GOP_CTRL_PIN="GCLK|RCLK|COLCLK"*/,
        output RSCO, CECO,
        output DOQ

    );
};


implementation impl_devRAM256X1SQ_S of gopRAM256X1SQ
{
    device devRAM256X1SQ_S gatedev
        parameter map 
        ( 
            CP_INITA                       =>            INITA                 ,
            CP_MODEA                       =>            MODE                 ,
            CP_RAM_LUTA_DIH                =>            RAM_LUTA_DIH          ,
            CP_RAM_LUTA_DIL                =>            RAM_LUTA_DIL          ,
            CP_MASK_LUT6A                  =>            MASK_LUT6A            ,
            CP_INITB                       =>            INITB                 ,
            CP_MODEB                       =>            MODE                 ,
            CP_FF1_RS                      =>            FF_RS                ,
            CP_FF1_INIT                    =>            FF_INIT              ,
            CP_Q1MUX_SEL                   =>            Q1MUX_SEL             ,
            CP_CR1PREMUX_SEL               =>            CR1PREMUX_SEL         ,
            CP_CR1POSTMUX_SEL              =>            CR1POSTMUX_SEL        ,
            CP_RAM_LUTB_DIH                =>            RAM_LUTB_DIH          ,
            CP_RAM_LUTB_DIL                =>            RAM_LUTB_DIL          ,
            CP_MASK_LUT6B                  =>            MASK_LUT6B            ,
            CP_INITC                       =>            INITC                 ,
            CP_MODEC                       =>            MODE                 ,
            CP_RAM_LUTC_DIH                =>            RAM_LUTC_DIH          ,
            CP_RAM_LUTC_DIL                =>            RAM_LUTC_DIL          ,
            CP_MASK_LUT6C                  =>            MASK_LUT6C            ,
            CP_INITD                       =>            INITD                 ,
            CP_MODED                       =>            MODE                 ,
            CP_RAM_LUTD_DIL                =>            RAM_LUTD_DIL          ,
            CP_MASK_LUT6D                  =>            MASK_LUT6D            ,
            CP_RS_MODE                     =>            RS_MODE               ,
            CP_LRS_POL                     =>            LRS_POL               ,
            CP_LRS_EN                      =>            LRS_EN                ,
            CP_LCE_POL                     =>            LCE_POL               ,
            CP_LCE_EN                      =>            LCE_EN                ,
            CP_CLK_POL                     =>            CLK_POL               ,
            CP_RSMUX_SEL                   =>            RSMUX_SEL             ,
            CP_CEMUX_SEL                   =>            CEMUX_SEL             ,
            CP_GRS_EN                      =>            GRS_EN                ,
            CP_LATCH_EN                    =>            LATCH_EN              ,
            CP_WCK_SEL                     =>            WCK_SEL               ,
            CP_RAM_MODE                    =>            RAM_MODE              ,
            CP_RAM32_EN                    =>            RAM32_EN              
        )
        port map 
        (                                  
            A0                              =>           ADDR[0]                 ,
            A1                              =>           ADDR[1]                 ,
            A2                              =>           ADDR[2]                 ,
            A3                              =>           ADDR[3]                 ,
            A4                              =>           ADDR[4]                 ,
            A5                              =>           ADDR[5]                 ,
            M0                              =>           M0                      ,
            B0                              =>           ADDR1[0]                ,
            B1                              =>           ADDR1[1]                ,
            B2                              =>           ADDR1[2]                ,
            B3                              =>           ADDR1[3]                ,
            B4                              =>           ADDR1[4]                ,
            B5                              =>           ADDR1[5]                ,
            M1                              =>           M1                      ,
            Q1                              =>           DOQ                     ,
            C0                              =>           ADDR2[0]                ,
            C1                              =>           ADDR2[1]                ,
            C2                              =>           ADDR2[2]                ,
            C3                              =>           ADDR2[3]                ,
            C4                              =>           ADDR2[4]                ,
            C5                              =>           ADDR2[5]                ,
            M2                              =>           M2                      ,
            D0                              =>           ADDR3[0]                ,
            D1                              =>           ADDR3[1]                ,
            D2                              =>           ADDR3[2]                ,
            D3                              =>           ADDR3[3]                ,
            D4                              =>           ADDR3[4]                ,
            D5                              =>           ADDR3[5]                ,

            AD                              =>           DI0                     ,
            BD                              =>           DI1                     ,
            CD                              =>           DI2                     ,
            DD                              =>           DI3                     ,
            WE                              =>           WE                      ,
            RS                              => RSMUX_SEL == "LOCAL" ? RS : 1'bx  ,
            CE                              => CEMUX_SEL == "LOCAL" ? CE : 1'bx  ,
            CLK                             => ( WCK_SEL == "LOCAL" ) ? WCLK : 1'bx,
            NEXT_CLK                        => ( WCK_SEL != "LOCAL" ) ? WCLK : 1'bx,
            RSCI                            => RSMUX_SEL == "LOCAL" ? 1'bx : RS  ,
            RSCO                            =>           RSCO                    ,
            CECI                            => CEMUX_SEL == "LOCAL" ? 1'bx : CE  ,
            CECO                            =>           CECO                  
            
        );
}; // end of implementation impl_devRAM256X1SQ_S of gopRAM256X1SQ

