# vsim -c proc_hier_bench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 17:52:56 on Nov 12,2021
# //  ModelSim DE 10.7c Aug 17 2018Linux 5.4.0-90-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim DE and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading __work.proc_hier_bench
# Loading __work.proc_hier
# Loading __work.clkrst
# Loading __work.proc
# Loading __work.proc_fetch
# Loading __work.memory2c
# Loading __work.fulladder16
# Loading __work.fulladder4
# Loading __work.fulladder1
# Loading __work.xor2
# Loading __work.not1
# Loading __work.nor2
# Loading __work.nand2
# Loading __work.dff_16bit
# Loading __work.proc_decode
# Loading __work.mux2_1_3b
# Loading __work.rf
# Loading __work.decoder3_8
# Loading __work.reg_16bit
# Loading __work.mux2_1_16b
# Loading __work.mux8_1_16b
# Loading __work.extend5_16
# Loading __work.extend8_16
# Loading __work.or_16bit
# Loading __work.btr
# Loading __work.write_back_mux
# Loading __work.proc_execute
# Loading __work.alu_unpipelined
# Loading __work.shifter
# Loading __work.mux1_2
# Loading __work.shifter_cell
# Loading __work.cla_16bit
# Loading __work.cla_4bit
# Loading __work.logicUnit
# Loading __work.xor_16bit
# Loading __work.and_16bit
# Loading __work.and2
# Loading __work.shift_right
# Loading __work.xnor2
# Loading __work.alu_control_unpipelined
# Loading __work.proc_memory
# Loading __work.proc_writeback
# Loading __work.sign_extend8_16
# Loading __work.sign_extend11_16
# Loading __work.branch_flags
# Loading __work.proc_control_unpipelined
# log -howmany -rec /* 
# 6603
#  run -all
# Hello world...simulation starting
# See verilogsim.log and verilogsim.trace for output
# ** Note: $finish    : proc_hier_bench.v(96)
#    Time: 58300 ns  Iteration: 1  Instance: /proc_hier_bench
# End time: 17:52:56 on Nov 12,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
