<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="altera_avalon_onchip_memory2_171/sim/ep_g3x8_avmm256_onchip_memory2_0_altera_avalon_onchip_memory2_171_2hwxsvq.v"
   type="VERILOG"
   library="altera_avalon_onchip_memory2_171" />
 <file
   path="sim/ep_g3x8_avmm256_onchip_memory2_0.v"
   type="VERILOG"
   library="ep_g3x8_avmm256_onchip_memory2_0"
   hasInlineConfiguration="true" />
 <topLevel
   name="ep_g3x8_avmm256_onchip_memory2_0.ep_g3x8_avmm256_onchip_memory2_0" />
 <deviceFamily name="arria10" />
 <modelMap
   controllerPath="ep_g3x8_avmm256_onchip_memory2_0.onchip_memory2_0"
   modelPath="ep_g3x8_avmm256_onchip_memory2_0.onchip_memory2_0" />
</simPackage>
