Fitter report for CYY
Sat Jan 18 16:16:06 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. |CYY|Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ALTSYNCRAM
 25. Routing Usage Summary
 26. LAB Logic Elements
 27. LAB-wide Signals
 28. LAB Signals Sourced
 29. LAB Signals Sourced Out
 30. LAB Distinct Inputs
 31. I/O Rules Summary
 32. I/O Rules Details
 33. I/O Rules Matrix
 34. Fitter Device Options
 35. Operating Settings and Conditions
 36. Estimated Delay Added for Hold Timing Summary
 37. Estimated Delay Added for Hold Timing Details
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Sat Jan 18 16:16:06 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; CYY                                        ;
; Top-level Entity Name              ; CYY                                        ;
; Family                             ; Cyclone IV GX                              ;
; Device                             ; EP4CGX22CF19C6                             ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 331 / 21,280 ( 2 % )                       ;
;     Total combinational functions  ; 300 / 21,280 ( 1 % )                       ;
;     Dedicated logic registers      ; 182 / 21,280 ( < 1 % )                     ;
; Total registers                    ; 182                                        ;
; Total pins                         ; 107 / 167 ( 64 % )                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 2,048 / 774,144 ( < 1 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                             ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                              ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                              ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                              ;
; Total PLLs                         ; 0 / 4 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; auto                                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                                  ; Off                                   ; Off                                   ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------+
; I/O Assignment Warnings                        ;
+----------------+-------------------------------+
; Pin Name       ; Reason                        ;
+----------------+-------------------------------+
; a[0]           ; Incomplete set of assignments ;
; a[1]           ; Incomplete set of assignments ;
; a[2]           ; Incomplete set of assignments ;
; a[3]           ; Incomplete set of assignments ;
; a[4]           ; Incomplete set of assignments ;
; a[5]           ; Incomplete set of assignments ;
; a[6]           ; Incomplete set of assignments ;
; a[7]           ; Incomplete set of assignments ;
; b[0]           ; Incomplete set of assignments ;
; b[1]           ; Incomplete set of assignments ;
; b[2]           ; Incomplete set of assignments ;
; b[3]           ; Incomplete set of assignments ;
; b[4]           ; Incomplete set of assignments ;
; b[5]           ; Incomplete set of assignments ;
; b[6]           ; Incomplete set of assignments ;
; b[7]           ; Incomplete set of assignments ;
; cop            ; Incomplete set of assignments ;
; sno            ; Incomplete set of assignments ;
; rr[0]          ; Incomplete set of assignments ;
; rr[1]          ; Incomplete set of assignments ;
; rr[2]          ; Incomplete set of assignments ;
; rr[3]          ; Incomplete set of assignments ;
; rr[4]          ; Incomplete set of assignments ;
; rr[5]          ; Incomplete set of assignments ;
; rr[6]          ; Incomplete set of assignments ;
; rr[7]          ; Incomplete set of assignments ;
; rr[8]          ; Incomplete set of assignments ;
; rr[9]          ; Incomplete set of assignments ;
; rr[10]         ; Incomplete set of assignments ;
; rr[11]         ; Incomplete set of assignments ;
; rr[12]         ; Incomplete set of assignments ;
; rr[13]         ; Incomplete set of assignments ;
; rr[14]         ; Incomplete set of assignments ;
; rr[15]         ; Incomplete set of assignments ;
; priznak[0]     ; Incomplete set of assignments ;
; priznak[1]     ; Incomplete set of assignments ;
; sko            ; Incomplete set of assignments ;
; RA[0]          ; Incomplete set of assignments ;
; RA[1]          ; Incomplete set of assignments ;
; RA[2]          ; Incomplete set of assignments ;
; RA[3]          ; Incomplete set of assignments ;
; RA[4]          ; Incomplete set of assignments ;
; RA[5]          ; Incomplete set of assignments ;
; RA[6]          ; Incomplete set of assignments ;
; RA[7]          ; Incomplete set of assignments ;
; CK[0]          ; Incomplete set of assignments ;
; CK[1]          ; Incomplete set of assignments ;
; CK[2]          ; Incomplete set of assignments ;
; CK[3]          ; Incomplete set of assignments ;
; CK[4]          ; Incomplete set of assignments ;
; CK[5]          ; Incomplete set of assignments ;
; CK[6]          ; Incomplete set of assignments ;
; CK[7]          ; Incomplete set of assignments ;
; RK[0]          ; Incomplete set of assignments ;
; RK[1]          ; Incomplete set of assignments ;
; RK[2]          ; Incomplete set of assignments ;
; RK[3]          ; Incomplete set of assignments ;
; RK[4]          ; Incomplete set of assignments ;
; RK[5]          ; Incomplete set of assignments ;
; RK[6]          ; Incomplete set of assignments ;
; RK[7]          ; Incomplete set of assignments ;
; s_out[0]       ; Incomplete set of assignments ;
; s_out[1]       ; Incomplete set of assignments ;
; s_out[2]       ; Incomplete set of assignments ;
; data_in_OP[0]  ; Incomplete set of assignments ;
; data_in_OP[1]  ; Incomplete set of assignments ;
; data_in_OP[2]  ; Incomplete set of assignments ;
; data_in_OP[3]  ; Incomplete set of assignments ;
; data_in_OP[4]  ; Incomplete set of assignments ;
; data_in_OP[5]  ; Incomplete set of assignments ;
; data_in_OP[6]  ; Incomplete set of assignments ;
; data_in_OP[7]  ; Incomplete set of assignments ;
; address_OP[0]  ; Incomplete set of assignments ;
; address_OP[1]  ; Incomplete set of assignments ;
; address_OP[2]  ; Incomplete set of assignments ;
; address_OP[3]  ; Incomplete set of assignments ;
; address_OP[4]  ; Incomplete set of assignments ;
; address_OP[5]  ; Incomplete set of assignments ;
; address_OP[6]  ; Incomplete set of assignments ;
; address_OP[7]  ; Incomplete set of assignments ;
; wr_en_OP       ; Incomplete set of assignments ;
; data_out_OP[0] ; Incomplete set of assignments ;
; data_out_OP[1] ; Incomplete set of assignments ;
; data_out_OP[2] ; Incomplete set of assignments ;
; data_out_OP[3] ; Incomplete set of assignments ;
; data_out_OP[4] ; Incomplete set of assignments ;
; data_out_OP[5] ; Incomplete set of assignments ;
; data_out_OP[6] ; Incomplete set of assignments ;
; data_out_OP[7] ; Incomplete set of assignments ;
; q_b[0]         ; Incomplete set of assignments ;
; q_b[1]         ; Incomplete set of assignments ;
; q_b[2]         ; Incomplete set of assignments ;
; q_b[3]         ; Incomplete set of assignments ;
; q_b[4]         ; Incomplete set of assignments ;
; q_b[5]         ; Incomplete set of assignments ;
; q_b[6]         ; Incomplete set of assignments ;
; q_b[7]         ; Incomplete set of assignments ;
; q_a[0]         ; Incomplete set of assignments ;
; q_a[1]         ; Incomplete set of assignments ;
; q_a[2]         ; Incomplete set of assignments ;
; q_a[3]         ; Incomplete set of assignments ;
; q_a[4]         ; Incomplete set of assignments ;
; q_a[5]         ; Incomplete set of assignments ;
; q_a[6]         ; Incomplete set of assignments ;
; q_a[7]         ; Incomplete set of assignments ;
; clk            ; Incomplete set of assignments ;
; set            ; Incomplete set of assignments ;
+----------------+-------------------------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 728 ) ; 0.00 % ( 0 / 728 )         ; 0.00 % ( 0 / 728 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 728 ) ; 0.00 % ( 0 / 728 )         ; 0.00 % ( 0 / 728 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 525 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 193 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/AlteraProjects/KP_IBM/Projects_Proc/output_files/CYY.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 331 / 21,280 ( 2 % )      ;
;     -- Combinational with no register       ; 149                       ;
;     -- Register only                        ; 31                        ;
;     -- Combinational with a register        ; 151                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 112                       ;
;     -- 3 input functions                    ; 100                       ;
;     -- <=2 input functions                  ; 88                        ;
;     -- Register only                        ; 31                        ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 234                       ;
;     -- arithmetic mode                      ; 66                        ;
;                                             ;                           ;
; Total registers*                            ; 182 / 22,031 ( < 1 % )    ;
;     -- Dedicated logic registers            ; 182 / 21,280 ( < 1 % )    ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 27 / 1,330 ( 2 % )        ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 107 / 167 ( 64 % )        ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )            ;
;     -- Dedicated input pins                 ; 3 / 16 ( 19 % )           ;
;                                             ;                           ;
; Global signals                              ; 4                         ;
; M9Ks                                        ; 1 / 84 ( 1 % )            ;
; Total block memory bits                     ; 2,048 / 774,144 ( < 1 % ) ;
; Total block memory implementation bits      ; 9,216 / 774,144 ( 1 % )   ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )            ;
; PLLs                                        ; 0 / 4 ( 0 % )             ;
; Global clocks                               ; 4 / 20 ( 20 % )           ;
; JTAGs                                       ; 1 / 1 ( 100 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )             ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )             ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )             ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 0% / 0% / 0%              ;
; Peak interconnect usage (total/H/V)         ; 2% / 2% / 3%              ;
; Maximum fan-out                             ; 114                       ;
; Highest non-global fan-out                  ; 42                        ;
; Total fan-out                               ; 1850                      ;
; Average fan-out                             ; 2.49                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 199 / 21280 ( < 1 % ) ; 132 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 97                    ; 52                    ; 0                              ;
;     -- Register only                        ; 12                    ; 19                    ; 0                              ;
;     -- Combinational with a register        ; 90                    ; 61                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 64                    ; 48                    ; 0                              ;
;     -- 3 input functions                    ; 72                    ; 28                    ; 0                              ;
;     -- <=2 input functions                  ; 51                    ; 37                    ; 0                              ;
;     -- Register only                        ; 12                    ; 19                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 129                   ; 105                   ; 0                              ;
;     -- arithmetic mode                      ; 58                    ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 102                   ; 80                    ; 0                              ;
;     -- Dedicated logic registers            ; 102 / 21280 ( < 1 % ) ; 80 / 21280 ( < 1 % )  ; 0 / 21280 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 16 / 1330 ( 1 % )     ; 13 / 1330 ( < 1 % )   ; 0 / 1330 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 107                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 2048                  ; 0                     ; 0                              ;
; Total RAM block bits                        ; 9216                  ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; M9K                                         ; 1 / 84 ( 1 % )        ; 0 / 84 ( 0 % )        ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 4 / 24 ( 16 % )       ; 0 / 24 ( 0 % )        ; 0 / 24 ( 0 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 112                   ; 118                   ; 0                              ;
;     -- Registered Input Connections         ; 47                    ; 89                    ; 0                              ;
;     -- Output Connections                   ; 156                   ; 74                    ; 0                              ;
;     -- Registered Output Connections        ; 5                     ; 73                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 1335                  ; 703                   ; 5                              ;
;     -- Registered Connections               ; 432                   ; 476                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 76                    ; 192                   ; 0                              ;
;     -- sld_hub:auto_hub                     ; 192                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 36                    ; 16                    ; 0                              ;
;     -- Output Ports                         ; 96                    ; 34                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 23                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 19                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+
; clk    ; M10   ; 3A       ; 27           ; 0            ; 14           ; 70                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[0] ; F18   ; 6        ; 52           ; 30           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[1] ; H16   ; 6        ; 52           ; 28           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[2] ; C16   ; 7        ; 48           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[3] ; E18   ; 6        ; 52           ; 30           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[4] ; G15   ; 6        ; 52           ; 28           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[5] ; C18   ; 7        ; 50           ; 41           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[6] ; B18   ; 7        ; 50           ; 41           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_a[7] ; E16   ; 6        ; 52           ; 32           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[0] ; A10   ; 8        ; 23           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[1] ; T10   ; 3        ; 23           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[2] ; R10   ; 3        ; 25           ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[3] ; D11   ; 7        ; 31           ; 41           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[4] ; C11   ; 8        ; 25           ; 41           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[5] ; T8    ; 3        ; 14           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[6] ; V9    ; 3        ; 21           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; q_b[7] ; R9    ; 3        ; 18           ; 0            ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
; set    ; M9    ; 3A       ; 27           ; 0            ; 21           ; 18                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name           ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; CK[0]          ; L18   ; 5        ; 52           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CK[1]          ; N17   ; 5        ; 52           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CK[2]          ; D15   ; 7        ; 46           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CK[3]          ; T16   ; 4        ; 46           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CK[4]          ; T18   ; 5        ; 52           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CK[5]          ; M17   ; 5        ; 52           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CK[6]          ; P16   ; 5        ; 52           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; CK[7]          ; N16   ; 5        ; 52           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[0]          ; R17   ; 5        ; 52           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[1]          ; M16   ; 5        ; 52           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[2]          ; R14   ; 4        ; 48           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[3]          ; L16   ; 5        ; 52           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[4]          ; L15   ; 5        ; 52           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[5]          ; P18   ; 5        ; 52           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[6]          ; R18   ; 5        ; 52           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RA[7]          ; N18   ; 5        ; 52           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[0]          ; G18   ; 6        ; 52           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[1]          ; D17   ; 6        ; 52           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[2]          ; D18   ; 6        ; 52           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[3]          ; C17   ; 7        ; 48           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[4]          ; R16   ; 5        ; 52           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[5]          ; F16   ; 6        ; 52           ; 32           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[6]          ; F17   ; 6        ; 52           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; RK[7]          ; G17   ; 6        ; 52           ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[0]           ; F15   ; 6        ; 52           ; 32           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[1]           ; V16   ; 4        ; 43           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[2]           ; V17   ; 4        ; 43           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[3]           ; U18   ; 4        ; 46           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[4]           ; D16   ; 7        ; 46           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[5]           ; B16   ; 7        ; 38           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[6]           ; V10   ; 3        ; 21           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; a[7]           ; A18   ; 7        ; 46           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[0]  ; T15   ; 4        ; 48           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[1]  ; G16   ; 6        ; 52           ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[2]  ; T17   ; 4        ; 46           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[3]  ; V18   ; 4        ; 46           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[4]  ; C14   ; 7        ; 43           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[5]  ; A17   ; 7        ; 46           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[6]  ; J17   ; 6        ; 52           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; address_OP[7]  ; K15   ; 5        ; 52           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[0]           ; B9    ; 8        ; 21           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[1]           ; U10   ; 3        ; 23           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[2]           ; P10   ; 3        ; 25           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[3]           ; B13   ; 7        ; 31           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[4]           ; C10   ; 8        ; 25           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[5]           ; T9    ; 3        ; 18           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[6]           ; V8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; b[7]           ; U9    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; cop            ; B6    ; 8        ; 7            ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[0]  ; P13   ; 4        ; 38           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[1]  ; P12   ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[2]  ; C9    ; 8        ; 18           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[3]  ; C12   ; 7        ; 36           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[4]  ; J16   ; 6        ; 52           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[5]  ; C15   ; 7        ; 41           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[6]  ; A16   ; 7        ; 38           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_in_OP[7]  ; U15   ; 4        ; 41           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[0] ; E15   ; 6        ; 52           ; 32           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[1] ; P15   ; 4        ; 50           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[2] ; R15   ; 4        ; 50           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[3] ; U16   ; 4        ; 41           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[4] ; D14   ; 7        ; 43           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[5] ; B15   ; 7        ; 41           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[6] ; R13   ; 4        ; 36           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; data_out_OP[7] ; E12   ; 7        ; 41           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; priznak[0]     ; D7    ; 8        ; 10           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; priznak[1]     ; C7    ; 8        ; 10           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[0]          ; D10   ; 7        ; 29           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[10]         ; U12   ; 4        ; 31           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[11]         ; V15   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[12]         ; R11   ; 4        ; 31           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[13]         ; R12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[14]         ; U13   ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[15]         ; T12   ; 4        ; 31           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[1]          ; T11   ; 4        ; 31           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[2]          ; A14   ; 7        ; 34           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[3]          ; N15   ; 5        ; 52           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[4]          ; K16   ; 5        ; 52           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[5]          ; A13   ; 7        ; 31           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[6]          ; D12   ; 7        ; 31           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[7]          ; A15   ; 7        ; 34           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[8]          ; V14   ; 4        ; 34           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; rr[9]          ; C13   ; 7        ; 36           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_out[0]       ; E10   ; 7        ; 29           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_out[1]       ; M18   ; 5        ; 52           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; s_out[2]       ; T14   ; 4        ; 41           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sko            ; D13   ; 7        ; 41           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; sno            ; V13   ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; wr_en_OP       ; T13   ; 4        ; 41           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                              ;
+----------+----------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+----------------------+--------------------------+---------------------+---------------------------+
; P4       ; MSEL2                ; -                        ; -                   ; Dedicated Programming Pin ;
; R5       ; MSEL1                ; -                        ; -                   ; Dedicated Programming Pin ;
; T5       ; MSEL0                ; -                        ; -                   ; Dedicated Programming Pin ;
; U4       ; CONF_DONE            ; -                        ; -                   ; Dedicated Programming Pin ;
; V4       ; nSTATUS              ; -                        ; -                   ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R6n, DEV_OE   ; Use as regular IO        ; RK[0]               ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, DEV_CLRn ; Use as regular IO        ; q_a[3]              ; Dual Purpose Pin          ;
; A4       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; B4       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~       ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; D5       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; C4       ; nCONFIG              ; -                        ; -                   ; Dedicated Programming Pin ;
; D3       ; nCE                  ; -                        ; -                   ; Dedicated Programming Pin ;
; D4       ; TDI                  ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; E5       ; TCK                  ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; E3       ; TMS                  ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; E4       ; TDO                  ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
+----------+----------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 12 / 26 ( 46 % ) ; 2.5V          ; --           ; --               ;
; 3A       ; 2 / 2 ( 100 % )  ; --            ; --           ; 2.5V             ;
; 4        ; 26 / 28 ( 93 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 18 / 20 ( 90 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 16 / 18 ( 89 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 26 / 28 ( 93 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 8 / 23 ( 35 % )  ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A7       ; 157        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 153        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 154        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A10      ; 147        ; 8        ; q_b[0]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 148        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 141        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 137        ; 7        ; rr[5]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 133        ; 7        ; rr[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 134        ; 7        ; rr[7]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; data_in_OP[6]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A17      ; 121        ; 7        ; address_OP[5]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 122        ; 7        ; a[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 162        ; 8        ; cop                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 158        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; b[0]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 150        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 138        ; 7        ; b[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; data_out_OP[5]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 130        ; 7        ; a[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; q_a[6]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 159        ; 8        ; priznak[1]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 156        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 151        ; 8        ; data_in_OP[2]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 145        ; 8        ; b[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 146        ; 8        ; q_b[4]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 131        ; 7        ; data_in_OP[3]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 132        ; 7        ; rr[9]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 123        ; 7        ; address_OP[4]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 126        ; 7        ; data_in_OP[5]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 117        ; 7        ; q_a[2]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 118        ; 7        ; RK[3]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 115        ; 7        ; q_a[5]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; altera_reserved_tdi                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D7       ; 160        ; 8        ; priznak[0]                                       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 155        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 152        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 139        ; 7        ; rr[0]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 135        ; 7        ; q_b[3]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; rr[6]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 127        ; 7        ; sko                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 124        ; 7        ; data_out_OP[4]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 119        ; 7        ; CK[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 120        ; 7        ; a[4]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 110        ; 6        ; RK[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D18      ; 109        ; 6        ; RK[2]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; altera_reserved_tms                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E4       ; 177        ; 9        ; altera_reserved_tdo                              ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E5       ; 175        ; 9        ; altera_reserved_tck                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; s_out[0]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; data_out_OP[7]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; data_out_OP[0]                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 111        ; 6        ; q_a[7]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; q_a[3]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; a[0]                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 112        ; 6        ; RK[5]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F17      ; 102        ; 6        ; RK[6]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ; 108        ; 6        ; q_a[0]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; q_a[4]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 104        ; 6        ; address_OP[1]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; RK[7]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 101        ; 6        ; RK[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; q_a[1]                                           ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; data_in_OP[4]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 99         ; 6        ; address_OP[6]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 98         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; address_OP[7]                                    ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 91         ; 5        ; rr[4]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; RA[4]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 85         ; 5        ; RA[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; CK[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; set                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M10      ; 48         ; 3A       ; clk                                              ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; RA[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 87         ; 5        ; CK[5]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 94         ; 5        ; s_out[1]                                         ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; rr[3]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 78         ; 5        ; CK[7]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 90         ; 5        ; CK[1]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 89         ; 5        ; RA[7]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; b[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; data_in_OP[1]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 62         ; 4        ; data_in_OP[0]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; data_out_OP[1]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P16      ; 79         ; 5        ; CK[6]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; RA[5]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 36         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 39         ; 3        ; q_b[7]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R10      ; 46         ; 3        ; q_b[2]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; rr[12]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 59         ; 4        ; rr[13]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 60         ; 4        ; data_out_OP[6]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 73         ; 4        ; RA[2]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 76         ; 4        ; data_out_OP[2]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 80         ; 5        ; RK[4]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R17      ; 82         ; 5        ; RA[0]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 84         ; 5        ; RA[6]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; q_b[5]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T9       ; 40         ; 3        ; b[5]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T10      ; 43         ; 3        ; q_b[1]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 54         ; 4        ; rr[1]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 55         ; 4        ; rr[15]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 63         ; 4        ; wr_en_OP                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 64         ; 4        ; s_out[2]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 74         ; 4        ; address_OP[0]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 71         ; 4        ; CK[3]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 72         ; 4        ; address_OP[2]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T18      ; 81         ; 5        ; CK[4]                                            ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; b[7]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U10      ; 44         ; 3        ; b[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; rr[10]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 51         ; 4        ; rr[14]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; data_in_OP[7]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ; 66         ; 4        ; data_out_OP[3]                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; a[3]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; b[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 41         ; 3        ; q_b[6]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 42         ; 3        ; a[6]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 49         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V12      ; 50         ; 4        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ; 52         ; 4        ; sno                                              ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 57         ; 4        ; rr[8]                                            ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ; 58         ; 4        ; rr[11]                                           ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 67         ; 4        ; a[1]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ; 68         ; 4        ; a[2]                                             ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V18      ; 70         ; 4        ; address_OP[3]                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                   ; Library Name ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |CYY                                                                   ; 331 (70)    ; 182 (31)                  ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 107  ; 0            ; 149 (39)     ; 31 (8)            ; 151 (22)         ; |CYY                                                                                                                                                                  ; work         ;
;    |Module_OP:Comp_OP|                                                 ; 58 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 29 (0)           ; |CYY|Module_OP:Comp_OP                                                                                                                                                ; work         ;
;       |altsyncram:altsyncram_component|                                ; 58 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 29 (0)           ; |CYY|Module_OP:Comp_OP|altsyncram:altsyncram_component                                                                                                                ; work         ;
;          |altsyncram_49u3:auto_generated|                              ; 58 (0)      ; 33 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (0)       ; 4 (0)             ; 29 (0)           ; |CYY|Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated                                                                                 ; work         ;
;             |altsyncram_5kr2:altsyncram1|                              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |CYY|Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1                                                     ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                ; 58 (40)     ; 33 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 25 (15)      ; 4 (4)             ; 29 (21)          ; |CYY|Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                       ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr| ; 18 (18)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 8 (8)            ; |CYY|Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr ; work         ;
;    |ctrl_un_BO:Comp_AU|                                                ; 72 (72)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 39 (39)          ; |CYY|ctrl_un_BO:Comp_AU                                                                                                                                               ; work         ;
;    |sld_hub:auto_hub|                                                  ; 132 (1)     ; 80 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 52 (1)       ; 19 (0)            ; 61 (0)           ; |CYY|sld_hub:auto_hub                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                   ; 131 (91)    ; 80 (52)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 51 (39)      ; 19 (19)           ; 61 (36)          ; |CYY|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                     ; 20 (20)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |CYY|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |CYY|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                          ; work         ;
+------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                            ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; Name           ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+
; a[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; a[7]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[0]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[1]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[2]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[3]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[4]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[5]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[6]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; b[7]           ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; cop            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sno            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[8]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[9]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[10]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[11]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[12]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[13]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[14]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; rr[15]         ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; priznak[0]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; priznak[1]     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; sko            ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RA[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CK[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[0]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[1]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[2]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[3]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[4]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[5]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[6]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; RK[7]          ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_out[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_out[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; s_out[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_in_OP[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; address_OP[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; wr_en_OP       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[0] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[1] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[2] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[3] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data_out_OP[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; q_b[0]         ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; q_b[1]         ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; q_b[2]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; q_b[3]         ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; q_b[4]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; q_b[5]         ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; q_b[6]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; q_b[7]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; q_a[0]         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; q_a[1]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; q_a[2]         ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; q_a[3]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; q_a[4]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; q_a[5]         ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; q_a[6]         ; Input    ; --            ; (6) 1313 ps   ; --                    ; --  ; --   ;
; q_a[7]         ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; clk            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; set            ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+----------------+----------+---------------+---------------+-----------------------+-----+------+


+---------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                ;
+---------------------------------+-------------------+---------+
; Source Pin / Fanout             ; Pad To Core Index ; Setting ;
+---------------------------------+-------------------+---------+
; q_b[0]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB~1  ; 1                 ; 6       ;
;      - b[0]~output              ; 1                 ; 6       ;
; q_b[1]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB~6  ; 1                 ; 6       ;
;      - b[1]~output              ; 1                 ; 6       ;
; q_b[2]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB~5  ; 0                 ; 6       ;
;      - b[2]~output              ; 0                 ; 6       ;
; q_b[3]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB~4  ; 1                 ; 6       ;
;      - b[3]~output              ; 1                 ; 6       ;
; q_b[4]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB~3  ; 0                 ; 6       ;
;      - b[4]~output              ; 0                 ; 6       ;
; q_b[5]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB~2  ; 1                 ; 6       ;
;      - b[5]~output              ; 1                 ; 6       ;
; q_b[6]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB~0  ; 0                 ; 6       ;
;      - b[6]~output              ; 0                 ; 6       ;
; q_b[7]                          ;                   ;         ;
;      - ctrl_un_BO:Comp_AU|RB[7] ; 0                 ; 6       ;
;      - b[7]~output              ; 0                 ; 6       ;
; q_a[0]                          ;                   ;         ;
;      - IA[0]~0                  ; 0                 ; 6       ;
; q_a[1]                          ;                   ;         ;
;      - IA[1]~2                  ; 1                 ; 6       ;
; q_a[2]                          ;                   ;         ;
;      - IA[2]~4                  ; 0                 ; 6       ;
; q_a[3]                          ;                   ;         ;
;      - IA[3]~6                  ; 1                 ; 6       ;
; q_a[4]                          ;                   ;         ;
;      - IA[4]~8                  ; 1                 ; 6       ;
; q_a[5]                          ;                   ;         ;
;      - IA[5]~10                 ; 1                 ; 6       ;
; q_a[6]                          ;                   ;         ;
;      - IA[6]~12                 ; 1                 ; 6       ;
; q_a[7]                          ;                   ;         ;
;      - IA[7]~14                 ; 1                 ; 6       ;
; clk                             ;                   ;         ;
; set                             ;                   ;         ;
+---------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                               ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                          ; LCCOMB_X37_Y26_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                             ; LCCOMB_X36_Y26_N2  ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                             ; LCCOMB_X37_Y26_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                             ; LCCOMB_X37_Y26_N26 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~10                                                  ; LCCOMB_X37_Y26_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                   ; LCCOMB_X39_Y26_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2      ; LCCOMB_X37_Y27_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4 ; LCCOMB_X37_Y27_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; RA[4]~10                                                                                                                                                                           ; LCCOMB_X41_Y19_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                       ; JTAG_X0_Y35_N0     ; 114     ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                       ; JTAG_X0_Y35_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                ; PIN_M10            ; 70      ; Clock                      ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; ctrl_un_BO:Comp_AU|Selector1~0                                                                                                                                                     ; LCCOMB_X34_Y19_N24 ; 25      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; ctrl_un_BO:Comp_AU|Selector1~2                                                                                                                                                     ; LCCOMB_X34_Y19_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ctrl_un_BO:Comp_AU|Selector5~0                                                                                                                                                     ; LCCOMB_X34_Y19_N14 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; ctrl_un_BO:Comp_AU|state.s1                                                                                                                                                        ; FF_X34_Y19_N13     ; 42      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; incr_CK~0                                                                                                                                                                          ; LCCOMB_X41_Y19_N4  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; set                                                                                                                                                                                ; PIN_M9             ; 18      ; Async. clear               ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; FF_X35_Y26_N31     ; 17      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                   ; LCCOMB_X32_Y27_N20 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                     ; LCCOMB_X32_Y27_N22 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                   ; LCCOMB_X34_Y27_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                      ; LCCOMB_X34_Y27_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                     ; LCCOMB_X34_Y27_N30 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                        ; FF_X37_Y27_N5      ; 11      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                      ; LCCOMB_X37_Y27_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                        ; FF_X37_Y27_N11     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                        ; LCCOMB_X36_Y25_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                 ; LCCOMB_X34_Y27_N8  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                 ; LCCOMB_X31_Y27_N0  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                ; LCCOMB_X34_Y27_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                           ; LCCOMB_X34_Y28_N4  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                           ; LCCOMB_X34_Y28_N22 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; FF_X35_Y27_N31     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; FF_X35_Y26_N19     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; FF_X35_Y27_N19     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; FF_X36_Y27_N9      ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                            ; LCCOMB_X35_Y26_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; FF_X35_Y26_N17     ; 21      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; state.s0                                                                                                                                                                           ; FF_X48_Y19_N1      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; state.s2                                                                                                                                                                           ; FF_X41_Y19_N27     ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; state.s3                                                                                                                                                                           ; FF_X34_Y19_N25     ; 3       ; Async. clear               ; yes    ; Global Clock         ; GCLK16           ; --                        ;
; wr_en_OP~0                                                                                                                                                                         ; LCCOMB_X41_Y19_N16 ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                          ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                         ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP ; JTAG_X0_Y35_N0 ; 114     ; 0                                    ; Global Clock         ; GCLK3            ; --                        ;
; clk                          ; PIN_M10        ; 70      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
; set                          ; PIN_M9         ; 18      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; state.s3                     ; FF_X34_Y19_N25 ; 3       ; 0                                    ; Global Clock         ; GCLK16           ; --                        ;
+------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                               ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ctrl_un_BO:Comp_AU|state.s1                                                                                                                                                        ; 42      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; 30      ;
; ctrl_un_BO:Comp_AU|Selector1~0                                                                                                                                                     ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                       ; 23      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                  ; 21      ;
; state.s2                                                                                                                                                                           ; 21      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                              ; 17      ;
; ctrl_un_BO:Comp_AU|Selector5~0                                                                                                                                                     ; 17      ;
; ctrl_un_BO:Comp_AU|RB[7]                                                                                                                                                           ; 17      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                   ; 15      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                        ; 15      ;
; incr_CK~0                                                                                                                                                                          ; 15      ;
; state.s3                                                                                                                                                                           ; 15      ;
; state.s0                                                                                                                                                                           ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                   ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                          ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                  ; 12      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                       ; 12      ;
; state.s5                                                                                                                                                                           ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                        ; 11      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                    ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                    ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                    ; 9       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~2                                                             ; 9       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]   ; 9       ;
; ctrl_un_BO:Comp_AU|state.s0                                                                                                                                                        ; 9       ;
; ctrl_un_BO:Comp_AU|Mux0~0                                                                                                                                                          ; 9       ;
; ctrl_un_BO:Comp_AU|RB[6]                                                                                                                                                           ; 9       ;
; state.s6                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                     ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                    ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                    ; 8       ;
; ctrl_un_BO:Comp_AU|Selector1~2                                                                                                                                                     ; 8       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~10                                                  ; 8       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~5                                                             ; 8       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                   ; 8       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal      ; 8       ;
; RA[4]~10                                                                                                                                                                           ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                 ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                  ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                          ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                              ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                              ; 6       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]   ; 6       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]   ; 6       ;
; state.s4                                                                                                                                                                           ; 6       ;
; state.s1                                                                                                                                                                           ; 6       ;
; ctrl_un_BO:Comp_AU|state.s2                                                                                                                                                        ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~23                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~22                                                                           ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~19                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~12                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                   ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                        ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                          ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                          ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                          ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                          ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]   ; 5       ;
; ctrl_un_BO:Comp_AU|sko~0                                                                                                                                                           ; 5       ;
; ctrl_un_BO:Comp_AU|i[0]                                                                                                                                                            ; 5       ;
; ctrl_un_BO:Comp_AU|i[1]                                                                                                                                                            ; 5       ;
; ctrl_un_BO:Comp_AU|i[2]                                                                                                                                                            ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[1]                                                                ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[2]                                                                ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[3]                                                                ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[4]                                                                ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[5]                                                                ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[6]                                                                ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[7]                                                                ; 5       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_a[0]                                                                ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]~15                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~4                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                     ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~13                                                                                                ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                 ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                              ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                              ; 4       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~4 ; 4       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]~2      ; 4       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                             ; 4       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                             ; 4       ;
; CK[0]~reg0                                                                                                                                                                         ; 4       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                     ; 4       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                     ; 4       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                     ; 4       ;
; ctrl_un_BO:Comp_AU|rr[15]                                                                                                                                                          ; 4       ;
; ctrl_un_BO:Comp_AU|rr[14]                                                                                                                                                          ; 4       ;
; ctrl_un_BO:Comp_AU|rr[13]                                                                                                                                                          ; 4       ;
; ctrl_un_BO:Comp_AU|rr[12]                                                                                                                                                          ; 4       ;
; ctrl_un_BO:Comp_AU|rr[11]                                                                                                                                                          ; 4       ;
; ctrl_un_BO:Comp_AU|rr[10]                                                                                                                                                          ; 4       ;
; ctrl_un_BO:Comp_AU|rr[9]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[8]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[7]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[6]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[5]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[4]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[3]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[2]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[1]                                                                                                                                                           ; 4       ;
; ctrl_un_BO:Comp_AU|rr[0]                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                 ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                            ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                       ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                   ; 3       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~6                                                             ; 3       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                             ; 3       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                     ; 3       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                     ; 3       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                     ; 3       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                     ; 3       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                     ; 3       ;
; CK[7]~reg0                                                                                                                                                                         ; 3       ;
; CK[6]~reg0                                                                                                                                                                         ; 3       ;
; CK[5]~reg0                                                                                                                                                                         ; 3       ;
; CK[4]~reg0                                                                                                                                                                         ; 3       ;
; CK[3]~reg0                                                                                                                                                                         ; 3       ;
; CK[2]~reg0                                                                                                                                                                         ; 3       ;
; CK[1]~reg0                                                                                                                                                                         ; 3       ;
; RA[7]~reg0                                                                                                                                                                         ; 3       ;
; RA[6]~reg0                                                                                                                                                                         ; 3       ;
; RA[5]~reg0                                                                                                                                                                         ; 3       ;
; RA[4]~reg0                                                                                                                                                                         ; 3       ;
; RA[3]~reg0                                                                                                                                                                         ; 3       ;
; RA[2]~reg0                                                                                                                                                                         ; 3       ;
; RA[1]~reg0                                                                                                                                                                         ; 3       ;
; RA[0]~reg0                                                                                                                                                                         ; 3       ;
; q_b[7]~input                                                                                                                                                                       ; 2       ;
; q_b[6]~input                                                                                                                                                                       ; 2       ;
; q_b[5]~input                                                                                                                                                                       ; 2       ;
; q_b[4]~input                                                                                                                                                                       ; 2       ;
; q_b[3]~input                                                                                                                                                                       ; 2       ;
; q_b[2]~input                                                                                                                                                                       ; 2       ;
; q_b[1]~input                                                                                                                                                                       ; 2       ;
; q_b[0]~input                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~3                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                        ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                 ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                   ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]~5 ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4         ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~0                                                     ; 2       ;
; ctrl_un_BO:Comp_AU|Selector1~1                                                                                                                                                     ; 2       ;
; ctrl_un_BO:Comp_AU|RB[1]                                                                                                                                                           ; 2       ;
; ctrl_un_BO:Comp_AU|RB[2]                                                                                                                                                           ; 2       ;
; ctrl_un_BO:Comp_AU|RB[3]                                                                                                                                                           ; 2       ;
; ctrl_un_BO:Comp_AU|RB[4]                                                                                                                                                           ; 2       ;
; ctrl_un_BO:Comp_AU|RB[5]                                                                                                                                                           ; 2       ;
; ctrl_un_BO:Comp_AU|RB[0]                                                                                                                                                           ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                          ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                     ; 2       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                           ; 2       ;
; wr_en_OP~0                                                                                                                                                                         ; 2       ;
; address_OP~15                                                                                                                                                                      ; 2       ;
; address_OP~13                                                                                                                                                                      ; 2       ;
; address_OP~11                                                                                                                                                                      ; 2       ;
; address_OP~9                                                                                                                                                                       ; 2       ;
; address_OP~7                                                                                                                                                                       ; 2       ;
; address_OP~5                                                                                                                                                                       ; 2       ;
; address_OP~3                                                                                                                                                                       ; 2       ;
; address_OP~1                                                                                                                                                                       ; 2       ;
; data_in_OP~7                                                                                                                                                                       ; 2       ;
; data_in_OP~6                                                                                                                                                                       ; 2       ;
; data_in_OP~5                                                                                                                                                                       ; 2       ;
; data_in_OP~4                                                                                                                                                                       ; 2       ;
; data_in_OP~3                                                                                                                                                                       ; 2       ;
; data_in_OP~2                                                                                                                                                                       ; 2       ;
; data_in_OP~1                                                                                                                                                                       ; 2       ;
; data_in_OP~0                                                                                                                                                                       ; 2       ;
; IA[7]~14                                                                                                                                                                           ; 2       ;
; IA[6]~12                                                                                                                                                                           ; 2       ;
; IA[5]~10                                                                                                                                                                           ; 2       ;
; IA[4]~8                                                                                                                                                                            ; 2       ;
; IA[3]~6                                                                                                                                                                            ; 2       ;
; IA[2]~4                                                                                                                                                                            ; 2       ;
; IA[1]~2                                                                                                                                                                            ; 2       ;
; IA[0]~0                                                                                                                                                                            ; 2       ;
; ~QIC_CREATED_GND~I                                                                                                                                                                 ; 1       ;
; altera_reserved_tdi~input                                                                                                                                                          ; 1       ;
; altera_reserved_tck~input                                                                                                                                                          ; 1       ;
; altera_reserved_tms~input                                                                                                                                                          ; 1       ;
; q_a[7]~input                                                                                                                                                                       ; 1       ;
; q_a[6]~input                                                                                                                                                                       ; 1       ;
; q_a[5]~input                                                                                                                                                                       ; 1       ;
; q_a[4]~input                                                                                                                                                                       ; 1       ;
; q_a[3]~input                                                                                                                                                                       ; 1       ;
; q_a[2]~input                                                                                                                                                                       ; 1       ;
; q_a[1]~input                                                                                                                                                                       ; 1       ;
; q_a[0]~input                                                                                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~_wirecell                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]~1                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~20                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~19                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~6                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]~5                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~18                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~17                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~16                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~7                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~6                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~4                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~16                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~14                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~13                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~3                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~15                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg~14                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~12                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~11                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~10                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~2                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~2                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~1                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~17                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~1                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]~3                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal3~0                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~11                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt~0                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~2                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]~2                                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~9                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~8                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~7                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~6                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~8                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~7                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~5                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg~0                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg~2                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg~0                                                                                                     ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~12                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~12                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~11                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~10                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~9                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~8                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_proc~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~7                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~6                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~5                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~4                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~3                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~2                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0                                                                                    ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal1~0                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg_proc~0                                                                                                       ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~3                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~2                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~0                                                                                                      ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~1                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena~0                                                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~5                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~4                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~3                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~2                                                                                                                ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]~3                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]~2                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]~20                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~19                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]~18                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~16                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]~15                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~14                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]~13                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~12                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~11                                                                           ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]~1                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~17                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~16                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]~15                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~14                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~13                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~10                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]~9                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~8                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]~7                                                                                                  ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]~1                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]~0                                                                                                        ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                   ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~0                                                                                                 ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                   ; 1       ;
; altera_internal_jtag~TDO                                                                                                                                                           ; 1       ;
; state.s1~0                                                                                                                                                                         ; 1       ;
; state.s0~0                                                                                                                                                                         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~9    ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]        ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2                                        ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1                                        ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0                                        ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~8    ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~7    ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~6    ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3    ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~2    ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~3         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]        ; 1       ;
; ctrl_un_BO:Comp_AU|RB~6                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|RB~5                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|RB~4                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|RB~3                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|RB~2                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|RB~1                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|RB~0                                                                                                                                                            ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~8                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~7                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~6                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~5                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~4                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~3                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~2                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~2                                                     ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_incr_addr~1                                                     ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out~0                                                        ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~3                                                             ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg~0                                                      ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]        ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg~0                                                         ; 1       ;
; Selector1~0                                                                                                                                                                        ; 1       ;
; incr_RA                                                                                                                                                                            ; 1       ;
; CK[0]~7                                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|i[0]~2                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|i[1]~1                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|i[2]~0                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|q[1]~15                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Mux14~0                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|RA[1]                                                                                                                                                           ; 1       ;
; ctrl_un_BO:Comp_AU|q[2]~14                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Mux13~0                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|RA[2]                                                                                                                                                           ; 1       ;
; ctrl_un_BO:Comp_AU|q[3]~13                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Mux12~0                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|RA[3]                                                                                                                                                           ; 1       ;
; ctrl_un_BO:Comp_AU|q[4]~12                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Mux11~0                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|RA[4]                                                                                                                                                           ; 1       ;
; ctrl_un_BO:Comp_AU|q[5]~11                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Mux10~0                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|RA[5]                                                                                                                                                           ; 1       ;
; ctrl_un_BO:Comp_AU|q[6]~10                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Mux9~0                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|RA[6]                                                                                                                                                           ; 1       ;
; ctrl_un_BO:Comp_AU|q[7]~9                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|q[8]~8                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|q[9]~7                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|q[10]~6                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|q[11]~5                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|q[12]~4                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|q[13]~3                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|q[14]~2                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|q[15]~1                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|RA[7]                                                                                                                                                           ; 1       ;
; ctrl_un_BO:Comp_AU|q[0]~0                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Mux15~0                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|RA[0]                                                                                                                                                           ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                          ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~1                                                                   ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|tdo~0                                                                   ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]        ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                                ; 1       ;
; address_OP~14                                                                                                                                                                      ; 1       ;
; address_OP~12                                                                                                                                                                      ; 1       ;
; address_OP~10                                                                                                                                                                      ; 1       ;
; address_OP~8                                                                                                                                                                       ; 1       ;
; address_OP~6                                                                                                                                                                       ; 1       ;
; address_OP~4                                                                                                                                                                       ; 1       ;
; address_OP~2                                                                                                                                                                       ; 1       ;
; address_OP~0                                                                                                                                                                       ; 1       ;
; s_out~4                                                                                                                                                                            ; 1       ;
; s_out~3                                                                                                                                                                            ; 1       ;
; s_out~2                                                                                                                                                                            ; 1       ;
; s_out~1                                                                                                                                                                            ; 1       ;
; s_out~0                                                                                                                                                                            ; 1       ;
; RK[7]~reg0                                                                                                                                                                         ; 1       ;
; RK[6]~reg0                                                                                                                                                                         ; 1       ;
; RK[5]~reg0                                                                                                                                                                         ; 1       ;
; RK[4]~reg0                                                                                                                                                                         ; 1       ;
; RK[3]~reg0                                                                                                                                                                         ; 1       ;
; RK[2]~reg0                                                                                                                                                                         ; 1       ;
; RK[1]~reg0                                                                                                                                                                         ; 1       ;
; RK[0]~reg0                                                                                                                                                                         ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]~23                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~22                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]~21                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~20                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]~19                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~18                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]~17                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~16                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]~15                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~14                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]~13                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~12                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~11                                                  ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~9                                                   ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]~8                                                   ; 1       ;
; CK[7]~20                                                                                                                                                                           ; 1       ;
; CK[6]~19                                                                                                                                                                           ; 1       ;
; CK[6]~18                                                                                                                                                                           ; 1       ;
; CK[5]~17                                                                                                                                                                           ; 1       ;
; CK[5]~16                                                                                                                                                                           ; 1       ;
; CK[4]~15                                                                                                                                                                           ; 1       ;
; CK[4]~14                                                                                                                                                                           ; 1       ;
; CK[3]~13                                                                                                                                                                           ; 1       ;
; CK[3]~12                                                                                                                                                                           ; 1       ;
; CK[2]~11                                                                                                                                                                           ; 1       ;
; CK[2]~10                                                                                                                                                                           ; 1       ;
; CK[1]~9                                                                                                                                                                            ; 1       ;
; CK[1]~8                                                                                                                                                                            ; 1       ;
; RA[7]~23                                                                                                                                                                           ; 1       ;
; RA[6]~22                                                                                                                                                                           ; 1       ;
; RA[6]~21                                                                                                                                                                           ; 1       ;
; RA[5]~20                                                                                                                                                                           ; 1       ;
; RA[5]~19                                                                                                                                                                           ; 1       ;
; RA[4]~18                                                                                                                                                                           ; 1       ;
; RA[4]~17                                                                                                                                                                           ; 1       ;
; RA[3]~16                                                                                                                                                                           ; 1       ;
; RA[3]~15                                                                                                                                                                           ; 1       ;
; RA[2]~14                                                                                                                                                                           ; 1       ;
; RA[2]~13                                                                                                                                                                           ; 1       ;
; RA[1]~12                                                                                                                                                                           ; 1       ;
; RA[1]~11                                                                                                                                                                           ; 1       ;
; RA[0]~9                                                                                                                                                                            ; 1       ;
; RA[0]~8                                                                                                                                                                            ; 1       ;
; ctrl_un_BO:Comp_AU|rr[15]~46                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[14]~45                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[14]~44                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[13]~43                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[13]~42                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[12]~41                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[12]~40                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[11]~39                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[11]~38                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[10]~37                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[10]~36                                                                                                                                                       ; 1       ;
; ctrl_un_BO:Comp_AU|rr[9]~35                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[9]~34                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[8]~33                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[8]~32                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[7]~31                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[7]~30                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[6]~29                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[6]~28                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[5]~27                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[5]~26                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[4]~25                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[4]~24                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[3]~23                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[3]~22                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[2]~21                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[2]~20                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[1]~19                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[1]~18                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[0]~17                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|rr[0]~16                                                                                                                                                        ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~32                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~31                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~30                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~29                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~28                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~27                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~26                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~25                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~24                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~23                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~22                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~21                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~20                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~19                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~18                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~17                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~16                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~15                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~14                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~13                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~12                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~11                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~10                                                                                                                                                         ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~9                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~8                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~7                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~6                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~5                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~4                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~3                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~2                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~1                                                                                                                                                          ; 1       ;
; ctrl_un_BO:Comp_AU|Add1~0                                                                                                                                                          ; 1       ;
; IA[6]~13                                                                                                                                                                           ; 1       ;
; IA[5]~11                                                                                                                                                                           ; 1       ;
; IA[4]~9                                                                                                                                                                            ; 1       ;
; IA[3]~7                                                                                                                                                                            ; 1       ;
; IA[2]~5                                                                                                                                                                            ; 1       ;
; IA[1]~3                                                                                                                                                                            ; 1       ;
; IA[0]~1                                                                                                                                                                            ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[1]                                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[2]                                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[3]                                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[4]                                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[5]                                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[6]                                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[7]                                                                ; 1       ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|q_b[0]                                                                ; 1       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                    ; Type ; Mode           ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF         ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------+----------------------+-----------------+-----------------+---------------+
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; Dual Clocks ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; OP_init.mif ; M9K_X40_Y26_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-------------+----------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |CYY|Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ALTSYNCRAM                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(01100100) (144) (100) (64)    ;(01100101) (145) (101) (65)   ;(11001010) (312) (202) (CA)   ;(11001011) (313) (203) (CB)   ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;
;8;(00001000) (10) (8) (08)    ;(00001001) (11) (9) (09)   ;(00001010) (12) (10) (0A)   ;(00001011) (13) (11) (0B)   ;(00001100) (14) (12) (0C)   ;(00001101) (15) (13) (0D)   ;(00001110) (16) (14) (0E)   ;(00001111) (17) (15) (0F)   ;
;16;(00010000) (20) (16) (10)    ;(00010001) (21) (17) (11)   ;(00010010) (22) (18) (12)   ;(00010011) (23) (19) (13)   ;(00010100) (24) (20) (14)   ;(00010101) (25) (21) (15)   ;(00010110) (26) (22) (16)   ;(00010111) (27) (23) (17)   ;
;24;(00011000) (30) (24) (18)    ;(00011001) (31) (25) (19)   ;(00011010) (32) (26) (1A)   ;(00011011) (33) (27) (1B)   ;(00011100) (34) (28) (1C)   ;(00011101) (35) (29) (1D)   ;(00011110) (36) (30) (1E)   ;(00011111) (37) (31) (1F)   ;
;32;(00100000) (40) (32) (20)    ;(00100001) (41) (33) (21)   ;(00100010) (42) (34) (22)   ;(00100011) (43) (35) (23)   ;(00100100) (44) (36) (24)   ;(00100101) (45) (37) (25)   ;(00100110) (46) (38) (26)   ;(00100111) (47) (39) (27)   ;
;40;(00101000) (50) (40) (28)    ;(00101001) (51) (41) (29)   ;(00101010) (52) (42) (2A)   ;(00101011) (53) (43) (2B)   ;(00101100) (54) (44) (2C)   ;(00101101) (55) (45) (2D)   ;(00101110) (56) (46) (2E)   ;(00101111) (57) (47) (2F)   ;
;48;(00110000) (60) (48) (30)    ;(00110001) (61) (49) (31)   ;(00110010) (62) (50) (32)   ;(00110011) (63) (51) (33)   ;(00110100) (64) (52) (34)   ;(00110101) (65) (53) (35)   ;(00110110) (66) (54) (36)   ;(00110111) (67) (55) (37)   ;
;56;(00111000) (70) (56) (38)    ;(00111001) (71) (57) (39)   ;(00111010) (72) (58) (3A)   ;(00111011) (73) (59) (3B)   ;(00111100) (74) (60) (3C)   ;(00111101) (75) (61) (3D)   ;(00111110) (76) (62) (3E)   ;(00111111) (77) (63) (3F)   ;
;64;(01000000) (100) (64) (40)    ;(01000001) (101) (65) (41)   ;(01000010) (102) (66) (42)   ;(01000011) (103) (67) (43)   ;(01000100) (104) (68) (44)   ;(01000101) (105) (69) (45)   ;(01000110) (106) (70) (46)   ;(01000111) (107) (71) (47)   ;
;72;(01001000) (110) (72) (48)    ;(01001001) (111) (73) (49)   ;(01001010) (112) (74) (4A)   ;(01001011) (113) (75) (4B)   ;(01001100) (114) (76) (4C)   ;(01001101) (115) (77) (4D)   ;(01001110) (116) (78) (4E)   ;(01001111) (117) (79) (4F)   ;
;80;(01010000) (120) (80) (50)    ;(01010001) (121) (81) (51)   ;(01010010) (122) (82) (52)   ;(01010011) (123) (83) (53)   ;(01010100) (124) (84) (54)   ;(01010101) (125) (85) (55)   ;(01010110) (126) (86) (56)   ;(01010111) (127) (87) (57)   ;
;88;(01011000) (130) (88) (58)    ;(01011001) (131) (89) (59)   ;(01011010) (132) (90) (5A)   ;(01011011) (133) (91) (5B)   ;(01011100) (134) (92) (5C)   ;(01011101) (135) (93) (5D)   ;(01011110) (136) (94) (5E)   ;(01011111) (137) (95) (5F)   ;
;96;(01100000) (140) (96) (60)    ;(01100001) (141) (97) (61)   ;(01100010) (142) (98) (62)   ;(01100011) (143) (99) (63)   ;(01100100) (144) (100) (64)   ;(01100101) (145) (101) (65)   ;(01100110) (146) (102) (66)   ;(01100111) (147) (103) (67)   ;
;104;(01101000) (150) (104) (68)    ;(01101001) (151) (105) (69)   ;(01101010) (152) (106) (6A)   ;(01101011) (153) (107) (6B)   ;(01101100) (154) (108) (6C)   ;(01101101) (155) (109) (6D)   ;(01101110) (156) (110) (6E)   ;(01101111) (157) (111) (6F)   ;
;112;(01110000) (160) (112) (70)    ;(01110001) (161) (113) (71)   ;(01110010) (162) (114) (72)   ;(01110011) (163) (115) (73)   ;(01110100) (164) (116) (74)   ;(01110101) (165) (117) (75)   ;(01110110) (166) (118) (76)   ;(01110111) (167) (119) (77)   ;
;120;(01111000) (170) (120) (78)    ;(01111001) (171) (121) (79)   ;(01111010) (172) (122) (7A)   ;(01111011) (173) (123) (7B)   ;(01111100) (174) (124) (7C)   ;(01111101) (175) (125) (7D)   ;(01111110) (176) (126) (7E)   ;(01111111) (177) (127) (7F)   ;
;128;(10000000) (200) (128) (80)    ;(10000001) (201) (129) (81)   ;(10000010) (202) (130) (82)   ;(10000011) (203) (131) (83)   ;(10000100) (204) (132) (84)   ;(10000101) (205) (133) (85)   ;(10000110) (206) (134) (86)   ;(10000111) (207) (135) (87)   ;
;136;(10001000) (210) (136) (88)    ;(10001001) (211) (137) (89)   ;(10001010) (212) (138) (8A)   ;(10001011) (213) (139) (8B)   ;(10001100) (214) (140) (8C)   ;(10001101) (215) (141) (8D)   ;(10001110) (216) (142) (8E)   ;(10001111) (217) (143) (8F)   ;
;144;(10010000) (220) (144) (90)    ;(10010001) (221) (145) (91)   ;(10010010) (222) (146) (92)   ;(10010011) (223) (147) (93)   ;(10010100) (224) (148) (94)   ;(10010101) (225) (149) (95)   ;(10010110) (226) (150) (96)   ;(10010111) (227) (151) (97)   ;
;152;(10011000) (230) (152) (98)    ;(10011001) (231) (153) (99)   ;(10011010) (232) (154) (9A)   ;(10011011) (233) (155) (9B)   ;(10011100) (234) (156) (9C)   ;(10011101) (235) (157) (9D)   ;(10011110) (236) (158) (9E)   ;(10011111) (237) (159) (9F)   ;
;160;(10100000) (240) (160) (A0)    ;(10100001) (241) (161) (A1)   ;(10100010) (242) (162) (A2)   ;(10100011) (243) (163) (A3)   ;(10100100) (244) (164) (A4)   ;(10100101) (245) (165) (A5)   ;(10100110) (246) (166) (A6)   ;(10100111) (247) (167) (A7)   ;
;168;(10101000) (250) (168) (A8)    ;(10101001) (251) (169) (A9)   ;(10101010) (252) (170) (AA)   ;(10101011) (253) (171) (AB)   ;(10101100) (254) (172) (AC)   ;(10101101) (255) (173) (AD)   ;(10101110) (256) (174) (AE)   ;(10101111) (257) (175) (AF)   ;
;176;(10110000) (260) (176) (B0)    ;(10110001) (261) (177) (B1)   ;(10110010) (262) (178) (B2)   ;(10110011) (263) (179) (B3)   ;(10110100) (264) (180) (B4)   ;(10110101) (265) (181) (B5)   ;(10110110) (266) (182) (B6)   ;(10110111) (267) (183) (B7)   ;
;184;(10111000) (270) (184) (B8)    ;(10111001) (271) (185) (B9)   ;(10111010) (272) (186) (BA)   ;(10111011) (273) (187) (BB)   ;(10111100) (274) (188) (BC)   ;(10111101) (275) (189) (BD)   ;(10111110) (276) (190) (BE)   ;(10111111) (277) (191) (BF)   ;
;192;(11000000) (300) (192) (C0)    ;(11000001) (301) (193) (C1)   ;(11000010) (302) (194) (C2)   ;(11000011) (303) (195) (C3)   ;(11000100) (304) (196) (C4)   ;(11000101) (305) (197) (C5)   ;(11000110) (306) (198) (C6)   ;(11000111) (307) (199) (C7)   ;
;200;(11001000) (310) (200) (C8)    ;(11001001) (311) (201) (C9)   ;(11001010) (312) (202) (CA)   ;(11001011) (313) (203) (CB)   ;(11001100) (314) (204) (CC)   ;(11001101) (315) (205) (CD)   ;(11001110) (316) (206) (CE)   ;(11001111) (317) (207) (CF)   ;
;208;(11010000) (320) (208) (D0)    ;(11010001) (321) (209) (D1)   ;(11010010) (322) (210) (D2)   ;(11010011) (323) (211) (D3)   ;(11010100) (324) (212) (D4)   ;(11010101) (325) (213) (D5)   ;(11010110) (326) (214) (D6)   ;(11010111) (327) (215) (D7)   ;
;216;(11011000) (330) (216) (D8)    ;(11011001) (331) (217) (D9)   ;(11011010) (332) (218) (DA)   ;(11011011) (333) (219) (DB)   ;(11011100) (334) (220) (DC)   ;(11011101) (335) (221) (DD)   ;(11011110) (336) (222) (DE)   ;(11011111) (337) (223) (DF)   ;
;224;(11100000) (340) (224) (E0)    ;(11100001) (341) (225) (E1)   ;(11100010) (342) (226) (E2)   ;(11100011) (343) (227) (E3)   ;(11100100) (344) (228) (E4)   ;(11100101) (345) (229) (E5)   ;(11100110) (346) (230) (E6)   ;(11100111) (347) (231) (E7)   ;
;232;(11101000) (350) (232) (E8)    ;(11101001) (351) (233) (E9)   ;(11101010) (352) (234) (EA)   ;(11101011) (353) (235) (EB)   ;(11101100) (354) (236) (EC)   ;(11101101) (355) (237) (ED)   ;(11101110) (356) (238) (EE)   ;(11101111) (357) (239) (EF)   ;
;240;(11110000) (360) (240) (F0)    ;(11110001) (361) (241) (F1)   ;(11110010) (362) (242) (F2)   ;(11110011) (363) (243) (F3)   ;(11110100) (364) (244) (F4)   ;(11110101) (365) (245) (F5)   ;(11110110) (366) (246) (F6)   ;(11110111) (367) (247) (F7)   ;
;248;(11111000) (370) (248) (F8)    ;(11111001) (371) (249) (F9)   ;(11111010) (372) (250) (FA)   ;(11111011) (373) (251) (FB)   ;(11111100) (374) (252) (FC)   ;(11111101) (375) (253) (FD)   ;(11111110) (376) (254) (FE)   ;(11111111) (377) (255) (FF)   ;


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 465 / 88,936 ( < 1 % ) ;
; C16 interconnects                 ; 57 / 2,912 ( 2 % )     ;
; C4 interconnects                  ; 393 / 54,912 ( < 1 % ) ;
; Direct links                      ; 83 / 88,936 ( < 1 % )  ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 4 / 20 ( 20 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 170 / 29,440 ( < 1 % ) ;
; R24 interconnects                 ; 24 / 3,040 ( < 1 % )   ;
; R4 interconnects                  ; 297 / 76,160 ( < 1 % ) ;
+-----------------------------------+------------------------+


+----------------------------------------------------------------------------+
; LAB Logic Elements                                                         ;
+---------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 12.26) ; Number of LABs  (Total = 27) ;
+---------------------------------------------+------------------------------+
; 1                                           ; 3                            ;
; 2                                           ; 0                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 2                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 2                            ;
; 12                                          ; 1                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 3                            ;
; 16                                          ; 14                           ;
+---------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 2.04) ; Number of LABs  (Total = 27) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 10                           ;
; 1 Clock                            ; 23                           ;
; 1 Clock enable                     ; 13                           ;
; 1 Sync. clear                      ; 2                            ;
; 1 Sync. load                       ; 4                            ;
; 2 Async. clears                    ; 1                            ;
; 2 Clock enables                    ; 2                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 18.59) ; Number of LABs  (Total = 27) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 1                            ;
; 1                                            ; 2                            ;
; 2                                            ; 0                            ;
; 3                                            ; 0                            ;
; 4                                            ; 0                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 1                            ;
; 11                                           ; 1                            ;
; 12                                           ; 0                            ;
; 13                                           ; 0                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 2                            ;
; 20                                           ; 3                            ;
; 21                                           ; 1                            ;
; 22                                           ; 0                            ;
; 23                                           ; 1                            ;
; 24                                           ; 4                            ;
; 25                                           ; 2                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.96) ; Number of LABs  (Total = 27) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 3                            ;
; 2                                               ; 2                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 2                            ;
; 6                                               ; 0                            ;
; 7                                               ; 3                            ;
; 8                                               ; 1                            ;
; 9                                               ; 2                            ;
; 10                                              ; 1                            ;
; 11                                              ; 2                            ;
; 12                                              ; 4                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 0                            ;
; 16                                              ; 4                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 11.74) ; Number of LABs  (Total = 27) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 0                            ;
; 2                                            ; 0                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 1                            ;
; 7                                            ; 0                            ;
; 8                                            ; 1                            ;
; 9                                            ; 4                            ;
; 10                                           ; 0                            ;
; 11                                           ; 2                            ;
; 12                                           ; 1                            ;
; 13                                           ; 1                            ;
; 14                                           ; 1                            ;
; 15                                           ; 2                            ;
; 16                                           ; 1                            ;
; 17                                           ; 3                            ;
; 18                                           ; 1                            ;
; 19                                           ; 2                            ;
; 20                                           ; 0                            ;
; 21                                           ; 2                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 111       ; 0            ; 0            ; 111       ; 111       ; 0            ; 89           ; 0            ; 0            ; 18           ; 0            ; 89           ; 18           ; 0            ; 0            ; 0            ; 89           ; 0            ; 0            ; 0            ; 0            ; 0            ; 111       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 111          ; 111          ; 111          ; 111          ; 111          ; 0         ; 111          ; 111          ; 0         ; 0         ; 111          ; 22           ; 111          ; 111          ; 93           ; 111          ; 22           ; 93           ; 111          ; 111          ; 111          ; 22           ; 111          ; 111          ; 111          ; 111          ; 111          ; 0         ; 111          ; 111          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; a[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; a[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[0]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[1]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[2]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[3]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[4]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[5]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[6]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; b[7]                ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; cop                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sno                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rr[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; priznak[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; priznak[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; sko                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RA[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CK[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RK[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_out[0]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_out[1]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; s_out[2]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_in_OP[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[4]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[5]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[6]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; address_OP[7]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; wr_en_OP            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[0]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[1]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[2]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[3]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[4]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[5]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[6]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; data_out_OP[7]      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_b[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[0]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[1]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[2]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[3]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[4]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[5]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[6]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; q_a[7]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; clk                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; set                 ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                ; Destination Register                                                                                                                        ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] ; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ram_block3a3~portb_datain_reg0 ; 0.088             ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ram_block3a4~portb_datain_reg0 ; 0.073             ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ram_block3a6~portb_datain_reg0 ; 0.072             ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ram_block3a5~portb_datain_reg0 ; 0.072             ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] ; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ram_block3a2~portb_datain_reg0 ; 0.072             ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] ; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ram_block3a1~portb_datain_reg0 ; 0.072             ;
; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] ; Module_OP:Comp_OP|altsyncram:altsyncram_component|altsyncram_49u3:auto_generated|altsyncram_5kr2:altsyncram1|ram_block3a7~portb_datain_reg0 ; 0.071             ;
+--------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 7 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119004): Automatically selected device EP4CGX22CF19C6 for design CYY
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 107 pins of 107 total pins
    Info (169086): Pin a[0] not assigned to an exact location on the device
    Info (169086): Pin a[1] not assigned to an exact location on the device
    Info (169086): Pin a[2] not assigned to an exact location on the device
    Info (169086): Pin a[3] not assigned to an exact location on the device
    Info (169086): Pin a[4] not assigned to an exact location on the device
    Info (169086): Pin a[5] not assigned to an exact location on the device
    Info (169086): Pin a[6] not assigned to an exact location on the device
    Info (169086): Pin a[7] not assigned to an exact location on the device
    Info (169086): Pin b[0] not assigned to an exact location on the device
    Info (169086): Pin b[1] not assigned to an exact location on the device
    Info (169086): Pin b[2] not assigned to an exact location on the device
    Info (169086): Pin b[3] not assigned to an exact location on the device
    Info (169086): Pin b[4] not assigned to an exact location on the device
    Info (169086): Pin b[5] not assigned to an exact location on the device
    Info (169086): Pin b[6] not assigned to an exact location on the device
    Info (169086): Pin b[7] not assigned to an exact location on the device
    Info (169086): Pin cop not assigned to an exact location on the device
    Info (169086): Pin sno not assigned to an exact location on the device
    Info (169086): Pin rr[0] not assigned to an exact location on the device
    Info (169086): Pin rr[1] not assigned to an exact location on the device
    Info (169086): Pin rr[2] not assigned to an exact location on the device
    Info (169086): Pin rr[3] not assigned to an exact location on the device
    Info (169086): Pin rr[4] not assigned to an exact location on the device
    Info (169086): Pin rr[5] not assigned to an exact location on the device
    Info (169086): Pin rr[6] not assigned to an exact location on the device
    Info (169086): Pin rr[7] not assigned to an exact location on the device
    Info (169086): Pin rr[8] not assigned to an exact location on the device
    Info (169086): Pin rr[9] not assigned to an exact location on the device
    Info (169086): Pin rr[10] not assigned to an exact location on the device
    Info (169086): Pin rr[11] not assigned to an exact location on the device
    Info (169086): Pin rr[12] not assigned to an exact location on the device
    Info (169086): Pin rr[13] not assigned to an exact location on the device
    Info (169086): Pin rr[14] not assigned to an exact location on the device
    Info (169086): Pin rr[15] not assigned to an exact location on the device
    Info (169086): Pin priznak[0] not assigned to an exact location on the device
    Info (169086): Pin priznak[1] not assigned to an exact location on the device
    Info (169086): Pin sko not assigned to an exact location on the device
    Info (169086): Pin RA[0] not assigned to an exact location on the device
    Info (169086): Pin RA[1] not assigned to an exact location on the device
    Info (169086): Pin RA[2] not assigned to an exact location on the device
    Info (169086): Pin RA[3] not assigned to an exact location on the device
    Info (169086): Pin RA[4] not assigned to an exact location on the device
    Info (169086): Pin RA[5] not assigned to an exact location on the device
    Info (169086): Pin RA[6] not assigned to an exact location on the device
    Info (169086): Pin RA[7] not assigned to an exact location on the device
    Info (169086): Pin CK[0] not assigned to an exact location on the device
    Info (169086): Pin CK[1] not assigned to an exact location on the device
    Info (169086): Pin CK[2] not assigned to an exact location on the device
    Info (169086): Pin CK[3] not assigned to an exact location on the device
    Info (169086): Pin CK[4] not assigned to an exact location on the device
    Info (169086): Pin CK[5] not assigned to an exact location on the device
    Info (169086): Pin CK[6] not assigned to an exact location on the device
    Info (169086): Pin CK[7] not assigned to an exact location on the device
    Info (169086): Pin RK[0] not assigned to an exact location on the device
    Info (169086): Pin RK[1] not assigned to an exact location on the device
    Info (169086): Pin RK[2] not assigned to an exact location on the device
    Info (169086): Pin RK[3] not assigned to an exact location on the device
    Info (169086): Pin RK[4] not assigned to an exact location on the device
    Info (169086): Pin RK[5] not assigned to an exact location on the device
    Info (169086): Pin RK[6] not assigned to an exact location on the device
    Info (169086): Pin RK[7] not assigned to an exact location on the device
    Info (169086): Pin s_out[0] not assigned to an exact location on the device
    Info (169086): Pin s_out[1] not assigned to an exact location on the device
    Info (169086): Pin s_out[2] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[0] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[1] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[2] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[3] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[4] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[5] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[6] not assigned to an exact location on the device
    Info (169086): Pin data_in_OP[7] not assigned to an exact location on the device
    Info (169086): Pin address_OP[0] not assigned to an exact location on the device
    Info (169086): Pin address_OP[1] not assigned to an exact location on the device
    Info (169086): Pin address_OP[2] not assigned to an exact location on the device
    Info (169086): Pin address_OP[3] not assigned to an exact location on the device
    Info (169086): Pin address_OP[4] not assigned to an exact location on the device
    Info (169086): Pin address_OP[5] not assigned to an exact location on the device
    Info (169086): Pin address_OP[6] not assigned to an exact location on the device
    Info (169086): Pin address_OP[7] not assigned to an exact location on the device
    Info (169086): Pin wr_en_OP not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[0] not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[1] not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[2] not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[3] not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[4] not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[5] not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[6] not assigned to an exact location on the device
    Info (169086): Pin data_out_OP[7] not assigned to an exact location on the device
    Info (169086): Pin q_b[0] not assigned to an exact location on the device
    Info (169086): Pin q_b[1] not assigned to an exact location on the device
    Info (169086): Pin q_b[2] not assigned to an exact location on the device
    Info (169086): Pin q_b[3] not assigned to an exact location on the device
    Info (169086): Pin q_b[4] not assigned to an exact location on the device
    Info (169086): Pin q_b[5] not assigned to an exact location on the device
    Info (169086): Pin q_b[6] not assigned to an exact location on the device
    Info (169086): Pin q_b[7] not assigned to an exact location on the device
    Info (169086): Pin q_a[0] not assigned to an exact location on the device
    Info (169086): Pin q_a[1] not assigned to an exact location on the device
    Info (169086): Pin q_a[2] not assigned to an exact location on the device
    Info (169086): Pin q_a[3] not assigned to an exact location on the device
    Info (169086): Pin q_a[4] not assigned to an exact location on the device
    Info (169086): Pin q_a[5] not assigned to an exact location on the device
    Info (169086): Pin q_a[6] not assigned to an exact location on the device
    Info (169086): Pin q_a[7] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin set not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CYY.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node clk~input (placed in PIN M10 (CLK13, DIFFCLK_7n, REFCLK0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node set~input (placed in PIN M9 (CLK12, DIFFCLK_7p, REFCLK0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176353): Automatically promoted node state.s3 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node s_out~1
        Info (176357): Destination node s_out~3
        Info (176357): Destination node s_out~4
        Info (176357): Destination node ctrl_un_BO:Comp_AU|Selector1~0
        Info (176357): Destination node ctrl_un_BO:Comp_AU|Selector5~0
        Info (176357): Destination node Selector1~0
        Info (176357): Destination node ctrl_un_BO:Comp_AU|Selector1~2
        Info (176357): Destination node ctrl_un_BO:Comp_AU|RB~0
        Info (176357): Destination node ctrl_un_BO:Comp_AU|RB~1
        Info (176357): Destination node ctrl_un_BO:Comp_AU|RB~2
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 105 (unused VREF, 2.5V VCCIO, 16 input, 89 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:06
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X26_Y21 to location X38_Y30
Info (170194): Fitter routing operations ending: elapsed time is 00:00:02
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 1.02 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:05
Warning (169177): 2 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 2.5 V at M10
    Info (169178): Pin set uses I/O standard 2.5 V at M9
Info (144001): Generated suppressed messages file D:/AlteraProjects/KP_IBM/Projects_Proc/output_files/CYY.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 5055 megabytes
    Info: Processing ended: Sat Jan 18 16:16:08 2025
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:33


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/AlteraProjects/KP_IBM/Projects_Proc/output_files/CYY.fit.smsg.


