{"Source Block": ["hdl/library/axi_dmac/address_generator.v@82:98@HdlStmAssign", "assign burst = 2'b01;\nassign prot = 3'b000;\n// If CACHE_COHERENT is set, signal downstream that this transaction must be\n// looked up in cache. Otherwise default to \"normal non-cachable bufferable\".\nassign cache = CACHE_COHERENT ? 4'b1110 : 4'b0011;\nassign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :\n              DMA_DATA_WIDTH ==  512 ? 3'b110 :\n              DMA_DATA_WIDTH ==  256 ? 3'b101 :\n              DMA_DATA_WIDTH ==  128 ? 3'b100 :\n              DMA_DATA_WIDTH ==   64 ? 3'b011 :\n              DMA_DATA_WIDTH ==   32 ? 3'b010 :\n              DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[87, "assign size = DMA_DATA_WIDTH == 1024 ? 3'b111 :\n"], [88, "              DMA_DATA_WIDTH ==  512 ? 3'b110 :\n"], [89, "              DMA_DATA_WIDTH ==  256 ? 3'b101 :\n"], [90, "              DMA_DATA_WIDTH ==  128 ? 3'b100 :\n"], [91, "              DMA_DATA_WIDTH ==   64 ? 3'b011 :\n"], [92, "              DMA_DATA_WIDTH ==   32 ? 3'b010 :\n"], [93, "              DMA_DATA_WIDTH ==   16 ? 3'b001 : 3'b000;\n"]], "Add": []}}