
*** Running vivado
    with args -log design_1_mipi_csi2_rx_subsyst_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_mipi_csi2_rx_subsyst_0_0.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jun 13 19:25:21 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_mipi_csi2_rx_subsyst_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 629.402 ; gain = 201.055
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_mipi_csi2_rx_subsyst_0_0
Command: synth_design -top design_1_mipi_csi2_rx_subsyst_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 36296
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2089.441 ; gain = 398.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_phy_0' [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_phy_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_phy_0' (0#1) [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_phy_0_stub.v:6]
WARNING: [Synth 8-7071] port 'init_done' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'cl_rxclkactivehs' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'cl_ulpsactivenot' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl0_ulpsactivenot' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl0_rxclkesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl0_rxlpdtesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl0_rxtriggeresc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl0_rxdataesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl0_rxvalidesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl0_errsyncesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl1_ulpsactivenot' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl1_rxclkesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl1_rxlpdtesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl1_rxtriggeresc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl1_rxdataesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl1_rxvalidesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7071] port 'dl1_errsyncesc' of module 'bd_d10d_phy_0' is unconnected for instance 'phy' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
WARNING: [Synth 8-7023] instance 'phy' of module 'bd_d10d_phy_0' has 54 connections declared, but only 37 given [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:209]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_r_sync_0' [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_r_sync_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_r_sync_0' (0#1) [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_r_sync_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_d10d_r_sync_0' is unconnected for instance 'r_sync' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:247]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_d10d_r_sync_0' is unconnected for instance 'r_sync' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:247]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'bd_d10d_r_sync_0' is unconnected for instance 'r_sync' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:247]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_d10d_r_sync_0' is unconnected for instance 'r_sync' [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:247]
WARNING: [Synth 8-7023] instance 'r_sync' of module 'bd_d10d_r_sync_0' has 10 connections declared, but only 6 given [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:247]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_rx_0' [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_rx_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_rx_0' (0#1) [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_rx_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_d10d_vfb_0_0' [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_vfb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d_vfb_0_0' (0#1) [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/.Xil/Vivado-5252-Tey/realtime/bd_d10d_vfb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_d10d' (0#1) [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/synth/bd_d10d.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (0#1) [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/synth/design_1_mipi_csi2_rx_subsyst_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.863 ; gain = 514.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.863 ; gain = 514.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2205.863 ; gain = 514.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2205.863 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_d10d_r_sync_0/bd_d10d_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Finished Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_0/bd_d10d_r_sync_0/bd_d10d_r_sync_0_in_context.xdc] for cell 'inst/r_sync'
Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0/bd_d10d_rx_0_in_context.xdc] for cell 'inst/rx'
Finished Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_1/bd_d10d_rx_0/bd_d10d_rx_0_in_context.xdc] for cell 'inst/rx'
Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc] for cell 'inst/phy'
Finished Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc] for cell 'inst/phy'
Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/bd_d10d_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Finished Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_3/bd_d10d_vfb_0_0/bd_d10d_vfb_0_0_in_context.xdc] for cell 'inst/vfb_0'
Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_fixed_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_fixed_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_board.xdc] for cell 'inst'
Parsing XDC File [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2217.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2218.117 ; gain = 0.363
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.117 ; gain = 527.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.117 ; gain = 527.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_n. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_clk_p. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[0]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_n[1]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[0]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_data_p[1]. (constraint file  e:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/bd_0/ip/ip_2/bd_d10d_phy_0/bd_d10d_phy_0_in_context.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/r_sync. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/rx. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/phy. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vfb_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2218.117 ; gain = 527.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2218.117 ; gain = 527.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2218.117 ; gain = 527.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2688.840 ; gain = 997.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2688.840 ; gain = 997.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 2698.523 ; gain = 1007.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |bd_d10d_phy_0    |         1|
|2     |bd_d10d_r_sync_0 |         1|
|3     |bd_d10d_rx_0     |         1|
|4     |bd_d10d_vfb_0_0  |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |bd_d10d_phy    |     1|
|2     |bd_d10d_r_sync |     1|
|3     |bd_d10d_rx     |     1|
|4     |bd_d10d_vfb_0  |     1|
+------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 2713.301 ; gain = 1010.078
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 2713.301 ; gain = 1022.332
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2713.301 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2713.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: d7a62abd
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2713.301 ; gain = 2029.664
INFO: [Common 17-1381] The checkpoint 'E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/design_1_mipi_csi2_rx_subsyst_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_mipi_csi2_rx_subsyst_0_0, cache-ID = e56efc732bebe26d
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/ultra96v2_imx219_to_displayport-master/ultra96v2_imx219_to_displayport-master/fpga/bd/myproj/project_2/project_2.runs/design_1_mipi_csi2_rx_subsyst_0_0_synth_1/design_1_mipi_csi2_rx_subsyst_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_mipi_csi2_rx_subsyst_0_0_utilization_synth.rpt -pb design_1_mipi_csi2_rx_subsyst_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 19:26:17 2024...
