
---------- Begin Simulation Statistics ----------
final_tick                                 1473260400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 192556                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406824                       # Number of bytes of host memory used
host_op_rate                                   346904                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    16.81                       # Real time elapsed on the host
host_tick_rate                               87621513                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3237612                       # Number of instructions simulated
sim_ops                                       5832803                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001473                       # Number of seconds simulated
sim_ticks                                  1473260400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               654753                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             29099                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            683257                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             355326                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          654753                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           299427                       # Number of indirect misses.
system.cpu.branchPred.lookups                  746630                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30041                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        15059                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   3663751                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2704282                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             29200                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     583204                       # Number of branches committed
system.cpu.commit.bw_lim_events                945256                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          993941                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3237612                       # Number of instructions committed
system.cpu.commit.committedOps                5832803                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3245655                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.797111                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.707545                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1269022     39.10%     39.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       375428     11.57%     50.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       291496      8.98%     59.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       364453     11.23%     70.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       945256     29.12%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3245655                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     148691                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                27550                       # Number of function calls committed.
system.cpu.commit.int_insts                   5714048                       # Number of committed integer instructions.
system.cpu.commit.loads                        758080                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        28720      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4550901     78.02%     78.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           13982      0.24%     78.75% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37743      0.65%     79.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5968      0.10%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.02%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6262      0.11%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           23579      0.40%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           24504      0.42%     80.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          34220      0.59%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1229      0.02%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          730600     12.53%     93.59% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         332240      5.70%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        27480      0.47%     99.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        14159      0.24%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5832803                       # Class of committed instruction
system.cpu.commit.refs                        1104479                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3237612                       # Number of Instructions Simulated
system.cpu.committedOps                       5832803                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.137614                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.137614                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8485                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34223                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        50280                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4872                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1053661                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                7080357                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   522459                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1814245                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  29282                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 97087                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      852801                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1964                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      369365                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           152                       # TLB misses on write requests
system.cpu.fetch.Branches                      746630                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    445224                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2941166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  5450                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        4099712                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           761                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   58564                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.202715                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             545373                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             385367                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.113099                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3516734                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.096713                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.910966                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1479204     42.06%     42.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   159982      4.55%     46.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    89027      2.53%     49.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   118539      3.37%     52.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1669982     47.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3516734                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    249365                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   133334                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    335372800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    335372800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    335372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    335372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    335372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    335372400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     11126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     11126000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       882800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       882000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       882000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      9475600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      9851600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      9866800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      9891200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    123940800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    123912000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    123880000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    123915200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2572750000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          166418                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                34546                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   618545                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.744615                       # Inst execution rate
system.cpu.iew.exec_refs                      1223446                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     368903                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  716565                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                891365                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                989                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               611                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               383861                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6826691                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                854543                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             42138                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               6425681                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3232                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9082                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  29282                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15152                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           646                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            53774                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           64                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       133283                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        37461                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             96                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        25354                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           9192                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   8391178                       # num instructions consuming a value
system.cpu.iew.wb_count                       6400726                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.584856                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4907627                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.737839                       # insts written-back per cycle
system.cpu.iew.wb_sent                        6409192                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  9847608                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5363885                       # number of integer regfile writes
system.cpu.ipc                               0.879033                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.879033                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             35944      0.56%      0.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               5030589     77.78%     78.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14006      0.22%     78.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41624      0.64%     79.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                7566      0.12%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1258      0.02%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6886      0.11%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27391      0.42%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                26254      0.41%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               34766      0.54%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2416      0.04%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               833205     12.88%     93.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              356810      5.52%     99.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           33489      0.52%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          15618      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                6467822                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  165914                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              333199                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       162411                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             207643                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6265964                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           16140232                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6238315                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7613020                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6825424                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   6467822                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1267                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          993877                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             21056                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            522                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1483646                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3516734                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.839156                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.635000                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1277745     36.33%     36.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              322012      9.16%     45.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              478695     13.61%     59.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              564708     16.06%     75.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              873574     24.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3516734                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.756056                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      445345                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           376                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             22635                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6813                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               891365                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              383861                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 2507338                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          3683152                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     60                       # Number of system calls
system.cpu.rename.BlockCycles                  858279                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               7516417                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              161                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  51857                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   577949                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  18256                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4560                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18136759                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6996252                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             9060948                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1846821                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  74926                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  29282                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                184248                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1544508                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            284489                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         10921533                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20155                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                885                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    220807                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            939                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      9127143                       # The number of ROB reads
system.cpu.rob.rob_writes                    13925525                       # The number of ROB writes
system.cpu.timesIdled                            1846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        19255                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          438                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          39788                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              438                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          703                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            703                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              117                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         23325                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12232                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1343                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8261                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1489                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12232                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        37046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        37046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  37046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       964096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       964096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  964096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13721                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13721    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13721                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11509786                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29756314                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               18295                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4174                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24766                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                991                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 1                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2239                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2239                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          18295                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         9875                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        50446                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   60321                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       216064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1279168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1495232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10680                       # Total snoops (count)
system.l2bus.snoopTraffic                       86080                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              31213                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014417                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119204                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    30763     98.56%     98.56% # Request fanout histogram
system.l2bus.snoop_fanout::1                      450      1.44%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                31213                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20588398                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             19634891                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             4053999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       441141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           441141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       441141                       # number of overall hits
system.cpu.icache.overall_hits::total          441141                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4083                       # number of overall misses
system.cpu.icache.overall_misses::total          4083                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    185502799                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    185502799                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    185502799                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    185502799                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       445224                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       445224                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       445224                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       445224                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009171                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45432.965711                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45432.965711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45432.965711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45432.965711                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          705                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          705                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          705                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          705                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3378                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3378                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3378                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3378                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    149795599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    149795599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    149795599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    149795599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007587                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007587                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007587                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007587                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44344.463884                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44344.463884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44344.463884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44344.463884                       # average overall mshr miss latency
system.cpu.icache.replacements                   3121                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       441141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          441141                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4083                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    185502799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    185502799                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       445224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       445224                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45432.965711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45432.965711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          705                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          705                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3378                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    149795599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    149795599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007587                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007587                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44344.463884                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44344.463884                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.114225                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              336000                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3122                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            107.623318                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.114225                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992634                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            893826                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           893826                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1109887                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1109887                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1109887                       # number of overall hits
system.cpu.dcache.overall_hits::total         1109887                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34850                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34850                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34850                       # number of overall misses
system.cpu.dcache.overall_misses::total         34850                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1693216000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1693216000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1693216000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1693216000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1144737                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1144737                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1144737                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1144737                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030444                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030444                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48585.824964                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48585.824964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48585.824964                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48585.824964                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        28352                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          205                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               782                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.255754                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   102.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1840                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2831                       # number of writebacks
system.cpu.dcache.writebacks::total              2831                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22178                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12672                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12672                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4485                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17157                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    582754800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    582754800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    582754800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    252155914                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    834910714                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45987.594697                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45987.594697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45987.594697                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56222.054404                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48662.978026                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16132                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       765300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          765300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1579006400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1579006400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       797877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       797877                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040830                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48469.975750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48469.975750                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    471468000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    471468000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.013075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.013075                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45194.401840                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45194.401840                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       344587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         344587                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    114209600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    114209600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       346860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       346860                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006553                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50246.194457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50246.194457                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2240                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    111286800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    111286800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006458                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49681.607143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49681.607143                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4485                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4485                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    252155914                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    252155914                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 56222.054404                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 56222.054404                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           988.715948                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              637811                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16132                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.537007                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   753.526175                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   235.189774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.735865                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.229678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.965543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          201                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          181                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          768                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.196289                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2306630                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2306630                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1402                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4948                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1018                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                7368                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1402                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4948                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1018                       # number of overall hits
system.l2cache.overall_hits::total               7368                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1974                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7723                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3467                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13164                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1974                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7723                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3467                       # number of overall misses
system.l2cache.overall_misses::total            13164                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133936400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525668000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241042786                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    900647186                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133936400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525668000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241042786                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    900647186                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3376                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12671                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4485                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           20532                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3376                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12671                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4485                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          20532                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.584716                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.609502                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.773021                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.641146                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.584716                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.609502                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.773021                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.641146                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67850.253293                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68065.259614                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69524.887799                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68417.440444                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67850.253293                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68065.259614                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69524.887799                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68417.440444                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1343                       # number of writebacks
system.l2cache.writebacks::total                 1343                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            9                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           19                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             28                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            9                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           19                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            28                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1974                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7714                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3448                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13136                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1974                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7714                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3448                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          585                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13721                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    118144400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463715600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212597205                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    794457205                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    118144400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463715600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212597205                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     34709024                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    829166229                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.584716                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.608792                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.768785                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.639782                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.584716                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.608792                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.768785                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.668274                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59850.253293                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60113.507908                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61658.122100                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60479.385277                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59850.253293                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60113.507908                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61658.122100                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59331.664957                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60430.451789                       # average overall mshr miss latency
system.l2cache.replacements                      9687                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2831                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2831                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2831                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2831                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          585                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          585                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     34709024                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     34709024                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59331.664957                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59331.664957                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          749                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              749                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1490                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1490                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    102235600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    102235600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2239                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2239                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.665476                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.665476                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68614.496644                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68614.496644                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1489                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1489                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     90308800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     90308800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.665029                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.665029                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60650.638012                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60650.638012                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1402                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4199                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1018                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6619                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1974                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6233                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3467                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11674                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133936400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    423432400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241042786                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    798411586                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3376                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10432                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4485                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        18293                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.584716                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597488                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.773021                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.638168                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67850.253293                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67933.964383                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69524.887799                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68392.289361                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           19                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           27                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1974                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6225                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3448                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11647                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    118144400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    373406800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212597205                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    704148405                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.584716                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596722                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.768785                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.636692                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59850.253293                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59985.028112                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61658.122100                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60457.491629                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3810.761784                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  26780                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9687                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.764530                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    20.072224                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   473.898231                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2234.764581                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   937.946123                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   144.080625                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.004900                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.115698                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.545597                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.228991                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035176                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.930362                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1100                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2996                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1043                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2678                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.268555                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               332007                       # Number of tag accesses
system.l2cache.tags.data_accesses              332007                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1473260400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          126336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          493696                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       220672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        37440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              878144                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       126336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         126336                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85952                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85952                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1974                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7714                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3448                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          585                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13721                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1343                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1343                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           85752661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          335104371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    149784790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     25413023                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              596054845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      85752661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          85752661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        58341350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              58341350                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        58341350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          85752661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         335104371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    149784790                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     25413023                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             654396195                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2107111200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 795162                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                  1305682                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.41                       # Real time elapsed on the host
host_tick_rate                               98855100                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5098456                       # Number of instructions simulated
sim_ops                                       8371910                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000634                       # Number of seconds simulated
sim_ticks                                   633850800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                57310                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               199                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             57297                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              56606                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57310                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              704                       # Number of indirect misses.
system.cpu.branchPred.lookups                   57401                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      53                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5860949                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1579229                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               199                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      56777                       # Number of branches committed
system.cpu.commit.bw_lim_events                226096                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3553                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1860844                       # Number of instructions committed
system.cpu.commit.committedOps                2539107                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1581666                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.605337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.233561                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       167017     10.56%     10.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       911533     57.63%     68.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       107870      6.82%     75.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       169150     10.69%     85.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       226096     14.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1581666                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        418                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   25                       # Number of function calls committed.
system.cpu.commit.int_insts                   2538802                       # Number of committed integer instructions.
system.cpu.commit.loads                        169613                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          135      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2256130     88.86%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             22      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     88.86% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              39      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            25      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     88.87% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          169491      6.68%     95.55% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         112886      4.45%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2539107                       # Class of committed instruction
system.cpu.commit.refs                         282571                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1860844                       # Number of Instructions Simulated
system.cpu.committedOps                       2539107                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.851564                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.851564                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           15                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           18                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           40                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                790171                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2544444                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   156067                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    284550                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    201                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                351721                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      169938                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      113028                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       57401                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    113452                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1468345                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    29                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1865678                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                     402                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.036224                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             114164                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              56659                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.177361                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1582710                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.609661                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.868385                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   861138     54.41%     54.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    56402      3.56%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    56451      3.57%     61.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    56554      3.57%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   552165     34.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1582710                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       930                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      599                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    150510800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    150510800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    150511200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    150510800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    150510800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    150510800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        34000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        35200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     28302000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     28304000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     28301600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     28302400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1016475600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1917                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  236                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    56911                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.603676                       # Inst execution rate
system.cpu.iew.exec_refs                       282960                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     113028                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1847                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                170143                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                44                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               113063                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2542660                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                169932                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               195                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2541229                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      7                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    201                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    13                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5166                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          530                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          106                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              2                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          148                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             88                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   6794905                       # num instructions consuming a value
system.cpu.iew.wb_count                       2541121                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.336387                       # average fanout of values written-back
system.cpu.iew.wb_producers                   2285720                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.603608                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2541164                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  5641589                       # number of integer regfile reads
system.cpu.int_regfile_writes                 2370550                       # number of integer regfile writes
system.cpu.ipc                               1.174310                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.174310                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               235      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2257664     88.83%     88.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     88.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    56      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  59      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     88.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  108      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  102      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  41      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 58      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     88.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               169697      6.68%     95.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              112965      4.44%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             284      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2541424                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     811                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1643                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          727                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1792                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2540378                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            6664004                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2540394                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2544423                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2542639                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2541424                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            3553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                89                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         4688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1582710                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.605742                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.923626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              214601     13.56%     13.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              437024     27.61%     41.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              718126     45.37%     86.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              183688     11.61%     98.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               29271      1.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1582710                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.603800                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      113452                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            112706                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           112618                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               170143                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              113063                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  396784                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          1584627                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  184993                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               3947937                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 576182                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   296892                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     9                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11909218                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2543989                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             3954051                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    483698                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    201                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                616578                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     6113                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1711                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          5646156                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            348                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1038509                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      3898230                       # The number of ROB reads
system.cpu.rob.rob_writes                     5086366                       # The number of ROB writes
system.cpu.timesIdled                              21                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           79                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            158                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                5                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           27                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            57                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 30                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               26                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            30                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total           87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     87                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    1984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                30                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      30    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  30                       # Request fanout histogram
system.membus.reqLayer2.occupancy               24400                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              64900                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  79                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            22                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                88                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             79                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     237                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         4288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6400                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                31                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                110                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045455                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.209252                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      105     95.45%     95.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      4.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  110                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               55200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                80396                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               39600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       633850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       113413                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           113413                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       113413                       # number of overall hits
system.cpu.icache.overall_hits::total          113413                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           39                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             39                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           39                       # number of overall misses
system.cpu.icache.overall_misses::total            39                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1547600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1547600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1547600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1547600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       113452                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       113452                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       113452                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       113452                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000344                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000344                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000344                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000344                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39682.051282                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39682.051282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39682.051282                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39682.051282                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           34                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1397600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1397600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1397600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1397600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41105.882353                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41105.882353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41105.882353                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41105.882353                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       113413                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          113413                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           39                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            39                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1547600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1547600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       113452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       113452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000344                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39682.051282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39682.051282                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1397600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1397600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41105.882353                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41105.882353                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               10638                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                33                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            322.363636                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            226937                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           226937                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       277630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           277630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       277630                       # number of overall hits
system.cpu.dcache.overall_hits::total          277630                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           97                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           97                       # number of overall misses
system.cpu.dcache.overall_misses::total            97                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2499200                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2499200                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2499200                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2499200                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       277727                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       277727                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       277727                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       277727                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000349                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000349                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25764.948454                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25764.948454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25764.948454                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25764.948454                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           53                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           44                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            2                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1038400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1038400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1038400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        18396                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1056796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000158                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000158                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000158                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000166                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        23600                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        23600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        23600                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9198                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22973.826087                       # average overall mshr miss latency
system.cpu.dcache.replacements                     46                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       164672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          164672                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           97                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            97                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2499200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2499200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       164769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       164769                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000589                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 25764.948454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 25764.948454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1038400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1038400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000267                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        23600                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        23600                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       112958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112958                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data       112958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       112958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            2                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        18396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        18396                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9198                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9198                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17595                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                46                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            382.500000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   827.980356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   196.019644                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.808575                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.191425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          196                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          828                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          196                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          632                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.191406                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            555500                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           555500                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              14                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              33                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  49                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             14                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             33                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            2                       # number of overall hits
system.l2cache.overall_hits::total                 49                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            19                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            11                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                30                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           19                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           11                       # number of overall misses
system.l2cache.overall_misses::total               30                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1240400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       708400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      1948800                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1240400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       708400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      1948800                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           33                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           44                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            2                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              79                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           33                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           44                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            2                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             79                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.575758                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.379747                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.575758                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.379747                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65284.210526                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        64400                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total        64960                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65284.210526                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        64400                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total        64960                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           19                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           11                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           19                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           11                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1088400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       620400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      1708800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1088400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       620400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      1708800                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.575758                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.379747                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.575758                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.379747                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 57284.210526                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        56400                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total        56960                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 57284.210526                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        56400                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total        56960                       # average overall mshr miss latency
system.l2cache.replacements                        31                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           33                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           49                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           19                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           11                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           30                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1240400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       708400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      1948800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           33                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           79                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.575758                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.379747                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65284.210526                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        64400                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total        64960                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           19                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           11                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           30                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1088400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       620400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      1708800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.575758                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.379747                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 57284.210526                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        56400                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total        56960                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    135                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   31                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.354839                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    37.983178                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1044.953221                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1917.053937                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   951.009664                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          145                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009273                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.255116                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.468031                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.232180                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1096                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3000                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1082                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2777                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.267578                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.732422                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1295                       # Number of tag accesses
system.l2cache.tags.data_accesses                1295                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    633850800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1216                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             704                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                1920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1216                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               19                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               11                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   30                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1918433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            1110671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                3029104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1918433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1918433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          100970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                100970                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          100970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1918433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           1110671                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               3130074                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2499786800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1108845                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                  1878258                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.66                       # Real time elapsed on the host
host_tick_rate                               69386090                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6275183                       # Number of instructions simulated
sim_ops                                      10629570                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000393                       # Number of seconds simulated
sim_ticks                                   392675600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               229998                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6228                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            227227                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             111289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          229998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           118709                       # Number of indirect misses.
system.cpu.branchPred.lookups                  263408                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18030                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5729                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1311473                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   759627                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6274                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     240872                       # Number of branches committed
system.cpu.commit.bw_lim_events                364574                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             132                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           96369                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1176727                       # Number of instructions committed
system.cpu.commit.committedOps                2257660                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       931112                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.424692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.522486                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       138853     14.91%     14.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       184259     19.79%     34.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       115173     12.37%     47.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       128253     13.77%     60.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       364574     39.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       931112                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      77521                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                17638                       # Number of function calls committed.
system.cpu.commit.int_insts                   2192935                       # Number of committed integer instructions.
system.cpu.commit.loads                        271608                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         8529      0.38%      0.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1731175     76.68%     77.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12722      0.56%     77.62% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              248      0.01%     77.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3220      0.14%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.01%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12495      0.55%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12576      0.56%     78.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          27884      1.24%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           116      0.01%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          262581     11.63%     91.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         174151      7.71%     99.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         9027      0.40%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2604      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2257660                       # Class of committed instruction
system.cpu.commit.refs                         448363                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1176727                       # Number of Instructions Simulated
system.cpu.committedOps                       2257660                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.834254                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.834254                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           68                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          135                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          254                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            14                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 40145                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                2407377                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   227023                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    676795                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6295                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  8762                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      280164                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            95                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      180828                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             4                       # TLB misses on write requests
system.cpu.fetch.Branches                      263408                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    199281                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        737835                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   586                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        1267980                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   51                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           302                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   12590                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.268321                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             214531                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             129319                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.291631                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             959020                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.540246                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.788256                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   262606     27.38%     27.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83433      8.70%     36.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    29282      3.05%     39.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    40646      4.24%     43.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   543053     56.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               959020                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    132166                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    69119                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    118506800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    118506800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    118506800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    118507200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    118506800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    118506800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2608800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2608000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       357600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       357600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       357600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       357600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5056800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5466000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5468400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5467200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     46531200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     46496800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     46528400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     46492800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      925196000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           22669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 7933                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   244795                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.355210                       # Inst execution rate
system.cpu.iew.exec_refs                       460471                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     180329                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   26770                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                286240                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                208                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                36                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               185889                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2354003                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                280142                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11474                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2312084                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     35                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   606                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6295                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   670                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            15159                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        14634                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         9134                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7650                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            283                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2620431                       # num instructions consuming a value
system.cpu.iew.wb_count                       2307674                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621408                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1628356                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.350718                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2309907                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3479638                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1821644                       # number of integer regfile writes
system.cpu.ipc                               1.198676                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.198676                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             10568      0.45%      0.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1777601     76.50%     76.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12723      0.55%     77.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   319      0.01%     77.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3340      0.14%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.01%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  148      0.01%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                12669      0.55%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12685      0.55%     78.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               27926      1.20%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                218      0.01%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               273514     11.77%     91.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              179437      7.72%     99.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            9437      0.41%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2734      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2323555                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   78673                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              157400                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        78378                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              80995                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2234314                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5453166                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2229296                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2369385                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2353679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2323555                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 324                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           96353                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              4433                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            192                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       136144                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        959020                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.422843                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.407646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              133257     13.90%     13.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              138221     14.41%     28.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              172410     17.98%     46.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              220014     22.94%     69.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              295118     30.77%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          959020                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.366895                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      199332                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            81                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             10121                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2071                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               286240                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              185889                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  959514                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           981689                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      6                       # Number of system calls
system.cpu.rename.BlockCycles                   30491                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               2599239                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                8                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                   2845                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   233165                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    531                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   172                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               6107497                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                2390593                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             2730827                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    678229                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1906                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6295                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8387                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   131612                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            134129                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          3601758                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2453                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                148                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     12730                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            161                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      2920567                       # The number of ROB reads
system.cpu.rob.rob_writes                     4736189                       # The number of ROB writes
system.cpu.timesIdled                             331                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          956                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           49                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1913                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               49                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           823                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                407                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              371                       # Transaction distribution
system.membus.trans_dist::ReadExReq                19                       # Transaction distribution
system.membus.trans_dist::ReadExResp               19                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           407                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1249                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   28928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               426                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     426    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 426                       # Request fanout histogram
system.membus.reqLayer2.occupancy              370838                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             919962                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 889                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           181                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1213                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 67                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                67                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            890                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1771                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1098                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2869                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        33344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    71104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               438                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1395                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035125                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.184163                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1346     96.49%     96.49% # Request fanout histogram
system.l2bus.snoop_fanout::1                       49      3.51%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1395                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              439200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               903157                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              708000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       392675600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       198575                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           198575                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       198575                       # number of overall hits
system.cpu.icache.overall_hits::total          198575                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          706                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            706                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          706                       # number of overall misses
system.cpu.icache.overall_misses::total           706                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25664000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25664000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25664000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25664000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       199281                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       199281                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       199281                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       199281                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003543                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003543                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003543                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003543                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36351.274788                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36351.274788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36351.274788                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36351.274788                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          116                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          116                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          116                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          590                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          590                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          590                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20453600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20453600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20453600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20453600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002961                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002961                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002961                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002961                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34667.118644                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34667.118644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34667.118644                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34667.118644                       # average overall mshr miss latency
system.cpu.icache.replacements                    590                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       198575                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          198575                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          706                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           706                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25664000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       199281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       199281                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003543                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36351.274788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36351.274788                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          116                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          590                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20453600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20453600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002961                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34667.118644                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34667.118644                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              410492                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               846                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            485.215130                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            399152                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           399152                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       441656                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           441656                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       441656                       # number of overall hits
system.cpu.dcache.overall_hits::total          441656                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          559                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            559                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          559                       # number of overall misses
system.cpu.dcache.overall_misses::total           559                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21794000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21794000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21794000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21794000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       442215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       442215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       442215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       442215                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001264                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001264                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001264                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001264                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38987.477639                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38987.477639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 38987.477639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38987.477639                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.250000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                31                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          155                       # number of writebacks
system.cpu.dcache.writebacks::total               155                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          236                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          236                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          236                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          323                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          323                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           43                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          366                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11061200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11061200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11061200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2474357                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13535557                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000828                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34245.201238                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34245.201238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34245.201238                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57543.186047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36982.396175                       # average overall mshr miss latency
system.cpu.dcache.replacements                    366                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       264469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          264469                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           492                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19971200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19971200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       264961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       264961                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40591.869919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40591.869919                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          236                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          256                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9292000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000966                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36296.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36296.875000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       177187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         177187                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           67                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1822800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1822800                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       177254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       177254                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000378                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 27205.970149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 27205.970149                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      1769200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      1769200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26405.970149                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26405.970149                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           43                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      2474357                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      2474357                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57543.186047                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57543.186047                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1191336                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1390                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            857.076259                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   849.062002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   174.937998                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.829162                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.170838                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          151                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          619                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.147461                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            884796                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           884796                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             337                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             186                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 530                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            337                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            186                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                530                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           254                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           137                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               427                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          254                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          137                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           36                       # number of overall misses
system.l2cache.overall_misses::total              427                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     16909200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      9102000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      2395162                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28406362                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     16909200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      9102000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      2395162                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28406362                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          591                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          323                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           43                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             957                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          591                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          323                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           43                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            957                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.429780                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.424149                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.837209                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.446186                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.429780                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.424149                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.837209                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.446186                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 66571.653543                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66437.956204                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 66532.277778                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 66525.437939                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 66571.653543                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66437.956204                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 66532.277778                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 66525.437939                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          254                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          137                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           36                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          427                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          254                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          137                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           36                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          427                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     14885200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8006000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2107162                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     24998362                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     14885200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8006000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2107162                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     24998362                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.429780                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.424149                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.837209                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.446186                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.429780                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.424149                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.837209                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.446186                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 58603.149606                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58437.956204                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58532.277778                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 58544.173302                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 58603.149606                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58437.956204                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58532.277778                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 58544.173302                       # average overall mshr miss latency
system.l2cache.replacements                       438                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          155                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          155                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          155                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          155                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            8                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data           48                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total               48                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           19                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             19                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      1284400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      1284400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           67                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           67                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.283582                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.283582                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        67600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        67600                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           19                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1132400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1132400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.283582                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.283582                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        59600                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        59600                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          337                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          138                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          482                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          254                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          118                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          408                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     16909200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7817600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      2395162                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     27121962                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          591                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          256                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           43                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          890                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.429780                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.460938                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.837209                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.458427                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 66571.653543                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66250.847458                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 66532.277778                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 66475.397059                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          254                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          118                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           36                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          408                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     14885200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      6873600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2107162                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23865962                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.429780                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.460938                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.837209                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.458427                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 58603.149606                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58250.847458                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58532.277778                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58495.004902                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15126                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4534                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.336127                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    41.058481                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1104.186163                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1890.947014                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   919.020100                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   140.788242                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010024                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.269577                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.461657                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224370                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034372                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          978                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2           25                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          938                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2720                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238770                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761230                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                15742                       # Number of tag accesses
system.l2cache.tags.data_accesses               15742                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    392675600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16192                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            8768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16192                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              253                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              137                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           36                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  426                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           41235055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           22328864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      5867439                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               69431358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      41235055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          41235055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         4237595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               4237595                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         4237595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          41235055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          22328864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      5867439                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              73668952                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
