// Seed: 1158969935
module module_0 ();
  wire id_1;
  ;
endmodule
module module_1 (
    output logic id_0
    , id_30,
    output logic id_1,
    input wand id_2,
    output uwire id_3,
    inout wor id_4,
    input tri1 id_5,
    output wire id_6,
    output supply0 id_7,
    input wire id_8,
    output wor id_9
    , id_31,
    input supply0 id_10,
    output tri id_11,
    input tri1 id_12,
    output supply1 id_13,
    output tri1 id_14,
    output supply1 id_15,
    input supply0 id_16,
    input wire id_17,
    input wire id_18,
    input tri id_19,
    input tri id_20,
    output uwire id_21,
    input tri1 id_22,
    input tri id_23,
    input tri id_24,
    input tri1 id_25,
    input tri1 id_26,
    output tri id_27,
    output logic id_28
);
  assign id_0 = 1;
  initial begin : LABEL_0
    id_1 = -1 === id_26;
    id_28 <= -1'b0;
    id_0  <= id_12;
  end
  logic id_32;
  ;
  xnor primCall (
      id_0,
      id_10,
      id_12,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_30,
      id_31,
      id_32,
      id_4,
      id_5,
      id_8
  );
  module_0 modCall_1 ();
endmodule
