// COM: A0 cannot execute s_add_pc_i64. Both edges use an SGPR-backed set-PC
// COM: sequence. The 20-byte source window carries the forward sequence
// COM: directly. A large non-NOP .rept filler (~160 KB) pushes the pool past
// COM: s_branch's reach to force the far case.

// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib %s -o %t.elf

// RUN: hotswap-rewrite %t.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --output %t.out.elf \
// RUN:   | %FileCheck --check-prefix=API %s
// API: RESULT: SUCCESS

// RUN: %llvm-objdump -d %t.out.elf | %FileCheck --check-prefix=DISASM \
// RUN:   --implicit-check-not=s_add_pc_i64 %s
// RUN: %llvm-readelf --notes %t.out.elf | %FileCheck --check-prefix=METADATA %s

// DISASM-LABEL: <test_far>:
// DISASM-NEXT: s_get_pc_i64 s[12:13]
// DISASM-NEXT: s_add_nc_u64 s[12:13], s[12:13],
// DISASM-NEXT: s_set_pc_i64 s[12:13]
// DISASM-NEXT: s_endpgm
// DISASM-LABEL: <gateway_barrier>:
// DISASM-NEXT: s_endpgm
// DISASM: s_mov_b64 vcc, -1
// DISASM-NEXT: s_pack_hh_b32_b16 s4, 0, s4
// DISASM-NEXT: tensor_load_to_lds s[0:3], s[4:11]
// DISASM-NEXT: s_get_pc_i64 s[12:13]
// DISASM-NEXT: s_add_nc_u64 s[12:13], s[12:13],
// DISASM-NEXT: s_set_pc_i64 s[12:13]

// METADATA: .name:           test_far
// METADATA: .sgpr_count:     16

// RUN: hotswap-rewrite %t.out.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --check-idempotent \
// RUN:   | %FileCheck --check-prefix=IDEM %s
// IDEM: IDEMPOTENT: YES

// COM: A kernel with no aligned numbered SGPR pair can reuse VCC when the
// COM: replacement does not consume its incoming value and the continuation
// COM: ends before reading it.
// RUN: sed -e 's/s_mov_b64 vcc, -1/s_mov_b32 s104, 0/' \
// RUN:   -e 's/\.amdhsa_next_free_sgpr 12/.amdhsa_next_free_sgpr 105/' \
// RUN:   -e 's/\.sgpr_count: 14/.sgpr_count: 105/' %s > %t.full-sgpr.s
// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib \
// RUN:   %t.full-sgpr.s -o %t.full-sgpr.elf
// RUN: env AMD_COMGR_EMIT_VERBOSE_LOGS=1 hotswap-rewrite %t.full-sgpr.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --output %t.full-sgpr.out.elf 2>&1 \
// RUN:   | %FileCheck --check-prefix=FULL-LOG %s
// FULL-LOG: hotswap: safe far return: reusing dead VCC
// FULL-LOG: RESULT: SUCCESS
// RUN: %llvm-objdump -d %t.full-sgpr.out.elf \
// RUN:   | %FileCheck --check-prefix=FULL-DISASM %s
// FULL-DISASM: s_get_pc_i64 vcc
// FULL-DISASM-NEXT: s_add_nc_u64 vcc, vcc,
// FULL-DISASM-NEXT: s_set_pc_i64 vcc
// FULL-DISASM: s_get_pc_i64 vcc
// FULL-DISASM-NEXT: s_add_nc_u64 vcc, vcc,
// FULL-DISASM-NEXT: s_set_pc_i64 vcc

// COM: A live VCC can instead use an already-allocated numbered pair after
// COM: CFG liveness proves that neither half is consumed by the replacement or
// COM: continuation before being redefined.
// RUN: sed 's|^// VCCZ-ONLY:|  |' %t.full-sgpr.s \
// RUN:   > %t.local-pair.s
// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib \
// RUN:   %t.local-pair.s -o %t.local-pair.elf
// RUN: env AMD_COMGR_EMIT_VERBOSE_LOGS=1 hotswap-rewrite %t.local-pair.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --output %t.local-pair.out.elf 2>&1 \
// RUN:   | %FileCheck --check-prefix=LOCAL-PAIR-LOG %s
// LOCAL-PAIR-LOG: hotswap: safe far return: reusing locally dead s[104:105]
// LOCAL-PAIR-LOG: RESULT: SUCCESS

// COM: Search every aligned pair, not just the highest eight. Every pair above
// COM: s[30:31] has a reachable incoming-value read; s[30:31] is overwritten
// COM: first and is therefore the highest locally dead pair.
// RUN: sed -e 's|^// VCCZ-ONLY:|  |' \
// RUN:   -e 's|^// LOW-PAIR-ONLY:|  |' %t.full-sgpr.s > %t.low-pair.s
// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib \
// RUN:   %t.low-pair.s -o %t.low-pair.elf
// RUN: env AMD_COMGR_EMIT_VERBOSE_LOGS=1 hotswap-rewrite %t.low-pair.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --output %t.low-pair.out.elf 2>&1 \
// RUN:   | %FileCheck --check-prefix=LOW-PAIR-LOG %s
// LOW-PAIR-LOG: hotswap: safe far return: reusing locally dead s[30:31]
// LOW-PAIR-LOG: RESULT: SUCCESS
// RUN: %llvm-objdump -d %t.low-pair.out.elf \
// RUN:   | %FileCheck --check-prefix=LOW-PAIR-DISASM %s
// LOW-PAIR-DISASM: s_get_pc_i64 s[30:31]
// LOW-PAIR-DISASM-NEXT: s_add_nc_u64 s[30:31], s[30:31],
// LOW-PAIR-DISASM-NEXT: s_set_pc_i64 s[30:31]

// COM: When the continuation reads VCC before redefining it, a wave32 rewrite
// COM: preserves VCC_LO in the one remaining numbered SGPR. The source reaches
// COM: a save/set-PC gateway, and its tail becomes the restore landing pad.
// RUN: sed 's|^// LIVE-ONLY:|  |' %t.full-sgpr.s \
// RUN:   > %t.live-vcc.s
// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib \
// RUN:   %t.live-vcc.s -o %t.live-vcc.elf
// RUN: env AMD_COMGR_EMIT_VERBOSE_LOGS=1 hotswap-rewrite %t.live-vcc.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --output %t.live-vcc.out.elf 2>&1 \
// RUN:   | %FileCheck --check-prefix=LIVE-LOG %s
// LIVE-LOG: hotswap: safe far return: deferring live wave32 VCC_LO preservation in s105
// LIVE-LOG: hotswap: assigned 1 SCC-neutral forward gateway(s)
// LIVE-LOG: RESULT: SUCCESS
// RUN: %llvm-objdump -d %t.live-vcc.out.elf \
// RUN:   | %FileCheck --check-prefix=LIVE-DISASM %s
// LIVE-DISASM-LABEL: <test_far>:
// LIVE-DISASM: s_branch
// LIVE-DISASM-NEXT: s_mov_b32 vcc_lo, s105
// LIVE-DISASM-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
// LIVE-DISASM: s_cbranch_vccz
// LIVE-DISASM: s_mov_b32 s105, vcc_lo
// LIVE-DISASM-NEXT: s_get_pc_i64 vcc

// COM: Fragment both ordinary NOP windows below 20 bytes. The live-VCC
// COM: source then needs an eight-byte save/branch primary and a disjoint
// COM: sixteen-byte VCC-backed set-PC secondary. Both the pool-side restore
// COM: before the replacement and the source-side continuation restore carry
// COM: the required one-cycle SALU delay.
// RUN: sed -e 's|^// LIVE-ONLY:|  |' \
// RUN:   -e 's/\.fill 32, 1, 0/.fill 16, 1, 0/g' \
// RUN:   %t.full-sgpr.s > %t.split-vcc.s
// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib \
// RUN:   %t.split-vcc.s -o %t.split-vcc.elf
// RUN: env AMD_COMGR_EMIT_VERBOSE_LOGS=1 hotswap-rewrite %t.split-vcc.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --output %t.split-vcc.out.elf 2>&1 \
// RUN:   | %FileCheck --check-prefix=SPLIT-LOG %s
// SPLIT-LOG: hotswap: assigned 1 split VCC-preserving gateway(s)
// SPLIT-LOG: RESULT: SUCCESS
// RUN: %llvm-objdump -d %t.split-vcc.out.elf \
// RUN:   | %FileCheck --check-prefix=SPLIT-DISASM %s
// SPLIT-DISASM-LABEL: <test_far>:
// SPLIT-DISASM-NEXT: s_mov_b32 s104, 0
// SPLIT-DISASM-NEXT: s_branch
// SPLIT-DISASM-NEXT: s_mov_b32 vcc_lo, s105
// SPLIT-DISASM-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
// SPLIT-DISASM-LABEL: <gateway_barrier>:
// SPLIT-DISASM-NEXT: s_endpgm
// SPLIT-DISASM-NEXT: s_mov_b32 s105, vcc_lo
// SPLIT-DISASM-NEXT: s_branch
// SPLIT-DISASM-LABEL: <midpoint_gateway_barrier>:
// SPLIT-DISASM-NEXT: s_endpgm
// SPLIT-DISASM-NEXT: s_get_pc_i64 vcc
// SPLIT-DISASM-NEXT: s_add_nc_u64 vcc, vcc,
// SPLIT-DISASM-NEXT: s_set_pc_i64 vcc
// SPLIT-DISASM: s_mov_b32 vcc_lo, s105
// SPLIT-DISASM-NEXT: s_delay_alu instid0(SALU_CYCLE_1)
// SPLIT-DISASM: tensor_load_to_lds
// RUN: hotswap-rewrite %t.split-vcc.out.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --check-idempotent | %FileCheck --check-prefix=SPLIT-IDEM %s
// SPLIT-IDEM: IDEMPOTENT: YES

// COM: Seven nearby trampolines raise the object-wide count above the old
// COM: blanket affine-reservation threshold, but the sole far source preserves
// COM: live VCC and is not an affine candidate. Its exact 20-byte gateway must
// COM: remain intact instead of being carved into unusable 8+12-byte pieces.
// RUN: sed -e 's|^// LIVE-ONLY:|  |' \
// RUN:   -e 's|^// EXACT20-ONLY:|  |' \
// RUN:   -e 's/\.fill 32, 1, 0/.fill 20, 1, 0/g' \
// RUN:   %t.full-sgpr.s > %t.exact20.s
// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib \
// RUN:   %t.exact20.s -o %t.exact20.elf
// RUN: env AMD_COMGR_EMIT_VERBOSE_LOGS=1 hotswap-rewrite %t.exact20.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --output %t.exact20.out.elf 2>&1 \
// RUN:   | %FileCheck --check-prefix=EXACT20-LOG %s
// EXACT20-LOG: hotswap: assigned 1 SCC-neutral forward gateway(s)
// EXACT20-LOG: RESULT: SUCCESS

// COM: A metadata-less object also fails closed because scratch usage cannot
// COM: be charged to its owning kernel.
// RUN: sed '/^.amdgpu_metadata$/,/^.end_amdgpu_metadata$/d' %s > %t.nometa.s
// RUN: %clang --target=amdgpu12.50-amd-amdhsa -nostdlib \
// RUN:   %t.nometa.s -o %t.nometa.elf
// RUN: hotswap-rewrite %t.nometa.elf \
// RUN:   amdgcn-amd-amdhsa--gfx1250 amdgcn-amd-amdhsa--gfx1250 \
// RUN:   --expect-status ERROR | %FileCheck --check-prefix=FAIL %s
// FAIL: RESULT: ERROR

.amdgcn_target "amdgcn-amd-amdhsa--gfx1250"
.text
.globl test_far
.p2align 8
.type test_far,@function
test_far:
  s_mov_b64 vcc, -1
  tensor_load_to_lds s[0:3], s[4:11]
// VCCZ-ONLY:s_cbranch_vccz 0
// LOW-PAIR-ONLY:s_mov_b64 s[30:31], 0
// LOW-PAIR-ONLY:.irp live_reg, s32, s34, s36, s38, s40, s42, s44, s46, s48, s50, s52, s54, s56, s58, s60, s62, s64, s66, s68, s70, s72, s74, s76, s78, s80, s82, s84, s86, s88, s90, s92, s94, s96, s98, s100, s102, s104
// LOW-PAIR-ONLY:s_mov_b32 s1, \live_reg
// LOW-PAIR-ONLY:.endr
// LIVE-ONLY:s_cbranch_vccz 0
// LIVE-ONLY:.irp live_reg, s0, s2, s4, s6, s8, s10, s12, s14, s16, s18, s20, s22, s24, s26, s28, s30, s32, s34, s36, s38, s40, s42, s44, s46, s48, s50, s52, s54, s56, s58, s60, s62, s64, s66, s68, s70, s72, s74, s76, s78, s80, s82, s84, s86, s88, s90, s92, s94, s96, s98, s100, s102, s104
// LIVE-ONLY:s_mov_b32 s1, \live_reg
// LIVE-ONLY:.endr
  s_endpgm
.size test_far, .-test_far

// Provide external zero-filled alignment space after a separate
// no-fallthrough function.
.type gateway_barrier,@function
gateway_barrier:
  s_endpgm
.size gateway_barrier, .-gateway_barrier
.fill 32, 1, 0

  // ~160 KB of non-NOP filler so the appended trampoline pool is beyond
  // s_branch's +-128 KB reach from the tensor_load above (forces the
  // long-branch path).
  .rept 20000
    s_mov_b32 s0, s1
  .endr

// A safe midpoint sled gives a registerless far edge an s_branch island in
// each direction.
.type midpoint_gateway_barrier,@function
midpoint_gateway_barrier:
  s_endpgm
.size midpoint_gateway_barrier, .-midpoint_gateway_barrier
.fill 32, 1, 0

  .rept 20000
    s_mov_b32 s0, s1
  .endr
.Ltest_far_end:

// EXACT20-ONLY:.globl near_sites
// EXACT20-ONLY:.type near_sites,@function
// EXACT20-ONLY:near_sites:
// EXACT20-ONLY:.rept 7
// EXACT20-ONLY:  tensor_load_to_lds s[0:3], s[4:11]
// EXACT20-ONLY:  s_mov_b32 s0, s1
// EXACT20-ONLY:.endr
// EXACT20-ONLY:  s_endpgm
// EXACT20-ONLY:.size near_sites, .-near_sites

.rodata
.p2align 8
.amdhsa_kernel test_far
  .amdhsa_next_free_vgpr 1
  .amdhsa_next_free_sgpr 12
  .amdhsa_wavefront_size32 1
.end_amdhsa_kernel
// EXACT20-ONLY:.amdhsa_kernel near_sites
// EXACT20-ONLY:  .amdhsa_next_free_vgpr 1
// EXACT20-ONLY:  .amdhsa_next_free_sgpr 12
// EXACT20-ONLY:.end_amdhsa_kernel

.amdgpu_metadata
  amdhsa.version:
    - 3
    - 0
  amdhsa.kernels:
    - .name: test_far
      .symbol: test_far.kd
      .sgpr_count: 14
      .vgpr_count: 1
      .kernarg_segment_size: 0
      .group_segment_fixed_size: 0
      .private_segment_fixed_size: 0
      .kernarg_segment_align: 8
      .wavefront_size: 32
      .max_flat_workgroup_size: 256
// EXACT20-ONLY:  - .name: near_sites
// EXACT20-ONLY:    .symbol: near_sites.kd
// EXACT20-ONLY:    .sgpr_count: 14
// EXACT20-ONLY:    .vgpr_count: 1
// EXACT20-ONLY:    .kernarg_segment_size: 0
// EXACT20-ONLY:    .group_segment_fixed_size: 0
// EXACT20-ONLY:    .private_segment_fixed_size: 0
// EXACT20-ONLY:    .kernarg_segment_align: 8
// EXACT20-ONLY:    .wavefront_size: 64
// EXACT20-ONLY:    .max_flat_workgroup_size: 256
.end_amdgpu_metadata
