<annotationInfo>
<annotationInfo>
<item  id="14" filename="conv_2/conv_2.cpp" linenumber="9" name="add_ln9" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln9_fu_275_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="15" filename="conv_2/conv_2.cpp" linenumber="9" name="icmp_ln9" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln9_fu_281_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="17" filename="conv_2/conv_2.cpp" linenumber="9" name="r" contextFuncName="conv_2" moduleName="conv_2" rtlName="r_fu_287_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="25" filename="conv_2/conv_2.cpp" linenumber="12" name="icmp_ln12" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln12_fu_293_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="27" filename="conv_2/conv_2.cpp" linenumber="12" name="c" contextFuncName="conv_2" moduleName="conv_2" rtlName="c_fu_299_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="32" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln39_fu_305_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="33" filename="conv_2/conv_2.cpp" linenumber="39" name="add_ln39" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln39_fu_309_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="34" filename="conv_2/conv_2.cpp" linenumber="15" name="tmp_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_9_fu_315_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="35" filename="conv_2/conv_2.cpp" linenumber="15" name="zext_ln15" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln15_fu_323_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="39" filename="conv_2/conv_2.cpp" linenumber="15" name="icmp_ln15" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln15_fu_327_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="41" filename="conv_2/conv_2.cpp" linenumber="15" name="f" contextFuncName="conv_2" moduleName="conv_2" rtlName="f_fu_333_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="46" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_fu_339_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="47" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln39_1_fu_358_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="48" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln39_2_fu_344_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="49" filename="conv_2/conv_2.cpp" linenumber="39" name="add_ln39_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln39_1_fu_348_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="50" filename="conv_2/conv_2.cpp" linenumber="39" name="zext_ln39_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln39_3_fu_353_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="57" filename="conv_2/conv_2.cpp" linenumber="19" name="zext_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln19_fu_362_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="58" filename="conv_2/conv_2.cpp" linenumber="19" name="icmp_ln19" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln19_fu_366_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="60" filename="conv_2/conv_2.cpp" linenumber="19" name="wr" contextFuncName="conv_2" moduleName="conv_2" rtlName="wr_fu_372_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="65" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_1_fu_378_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="66" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_s" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_s_fu_382_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="67" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_2_fu_390_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="68" filename="conv_2/conv_2.cpp" linenumber="31" name="sub_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="sub_ln31_fu_394_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="69" filename="conv_2/conv_2.cpp" linenumber="31" name="sext_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="sext_ln31_fu_400_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="70" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_fu_404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="71" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln31_fu_414_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="72" filename="conv_2/conv_2.cpp" linenumber="31" name="mul_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="mul_ln31_fu_414_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="73" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_fu_420_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="77" filename="conv_2/conv_2.cpp" linenumber="22" name="zext_ln22" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln22_fu_426_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="78" filename="conv_2/conv_2.cpp" linenumber="22" name="icmp_ln22" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln22_fu_430_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="80" filename="conv_2/conv_2.cpp" linenumber="22" name="wc" contextFuncName="conv_2" moduleName="conv_2" rtlName="wc_fu_436_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="10" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="85" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_4_fu_442_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="86" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_2_fu_446_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="87" filename="conv_2/conv_2.cpp" linenumber="31" name="trunc_ln31" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln31_fu_451_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="88" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_10" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_10_fu_455_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="89" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_1_fu_463_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="90" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_6_fu_469_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="91" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_3_fu_473_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="92" filename="conv_2/conv_2.cpp" linenumber="33" name="tmp_11" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_11_fu_478_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="93" filename="conv_2/conv_2.cpp" linenumber="33" name="zext_ln33" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln33_fu_486_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="94" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_1_fu_490_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="98" filename="conv_2/conv_2.cpp" linenumber="25" name="icmp_ln25" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln25_fu_496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="100" filename="conv_2/conv_2.cpp" linenumber="25" name="ch" contextFuncName="conv_2" moduleName="conv_2" rtlName="ch_fu_502_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="105" filename="conv_2/conv_2.cpp" linenumber="27" name="trunc_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln27_fu_508_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="106" filename="conv_2/conv_2.cpp" linenumber="27" name="or_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln27_fu_512_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="107" filename="conv_2/conv_2.cpp" linenumber="27" name="tmp_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_3_fu_518_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="108" filename="conv_2/conv_2.cpp" linenumber="27" name="or_ln27_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln27_2_fu_528_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="109" filename="conv_2/conv_2.cpp" linenumber="27" name="or_ln27_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln27_1_fu_534_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="110" filename="conv_2/conv_2.cpp" linenumber="27" name="icmp_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln27_fu_542_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="111" filename="conv_2/conv_2.cpp" linenumber="27" name="select_ln27" contextFuncName="conv_2" moduleName="conv_2" rtlName="select_ln27_fu_608_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="112" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_5_fu_548_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="113" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_7_fu_552_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="114" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_4" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_4_fu_556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="14" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="115" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp_17_cast" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_17_cast_fu_561_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="116" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_5" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_5_fu_569_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="23" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="117" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_8_fu_574_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="119" filename="conv_2/conv_2.cpp" linenumber="31" name="add_ln31_6" contextFuncName="conv_2" moduleName="conv_2" rtlName="add_ln31_6_fu_579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="120" filename="conv_2/conv_2.cpp" linenumber="31" name="zext_ln31_9" contextFuncName="conv_2" moduleName="conv_2" rtlName="zext_ln31_9_fu_584_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="124" filename="conv_2/conv_2.cpp" linenumber="31" name="tmp" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fmul_32ns_dEe_U2" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="125" filename="conv_2/conv_2.cpp" linenumber="31" name="w_sum" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="126" filename="conv_2/conv_2.cpp" linenumber="33" name="icmp_ln33_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln33_2_fu_589_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="127" filename="conv_2/conv_2.cpp" linenumber="33" name="and_ln33" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln33_fu_595_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="128" filename="conv_2/conv_2.cpp" linenumber="33" name="and_ln33_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln33_1_fu_600_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="134" filename="conv_2/conv_2.cpp" linenumber="35" name="w_sum_2" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fadd_32ns_cud_U1" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="135" filename="conv_2/conv_2.cpp" linenumber="38" name="bitcast_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="bitcast_ln38_fu_616_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="136" filename="conv_2/conv_2.cpp" linenumber="38" name="tmp_7" contextFuncName="conv_2" moduleName="conv_2" rtlName="tmp_7_fu_620_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="137" filename="conv_2/conv_2.cpp" linenumber="38" name="trunc_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="trunc_ln38_fu_630_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="138" filename="conv_2/conv_2.cpp" linenumber="38" name="icmp_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln38_fu_634_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="139" filename="conv_2/conv_2.cpp" linenumber="38" name="icmp_ln38_1" contextFuncName="conv_2" moduleName="conv_2" rtlName="icmp_ln38_1_fu_640_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="140" filename="conv_2/conv_2.cpp" linenumber="38" name="or_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="or_ln38_fu_646_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="141" filename="conv_2/conv_2.cpp" linenumber="38" name="tmp_8" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_2_fcmp_32ns_eOg_U3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="142" filename="conv_2/conv_2.cpp" linenumber="38" name="and_ln38" contextFuncName="conv_2" moduleName="conv_2" rtlName="and_ln38_fu_652_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<item  id="143" filename="conv_2/conv_2.cpp" linenumber="38" name="w_sum_3" contextFuncName="conv_2" moduleName="conv_2" rtlName="conv_out_d0" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="C:\Users\chenq\MAG\code\CNN-FPGA\vivadoHLS2019"><\/item>
<\/annotationInfo>
</annotationInfo>
