<root><simulation><result_generated_time />2023-05-16 18:12:01<layer><layer_spec />{'B': 1, 'K': 24, 'C': 512, 'OY': 25, 'OX': 25, 'IY': 75, 'IX': 75, 'FY': 3, 'FX': 3, 'SY': 3, 'SX': 3, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />69120000<total_data_size_element />{'W': 110592, 'I': 2880000, 'O': 15000}<total_data_reuse />{'W': 625, 'I': 24.0, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />14/31</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [192, 1, 1], 'I': [160, 1, 1], 'O': [30, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], []], [[('K', 6)], [('C', 32)]], [], []]<I />[[[('K', 6)], []], [[('OY', 5)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OY', 5), ('K', 6)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('OY', 5), ('OX', 5), ('OX', 5)], [('FX', 3), ('FY', 3), ('C', 4), ('C', 4)], []]<I />[[('K', 4)], [('OY', 5), ('OX', 5), ('OX', 5), ('FX', 3), ('FY', 3), ('C', 4), ('C', 4)], []]<O />[[('K', 4)], [('OY', 5), ('OX', 5), ('OX', 5), ('FX', 3), ('FY', 3), ('C', 4), ('C', 4)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 125, 1, 1], 'I': [6.0, 4.0, 1.0, 1.0], 'O': [32.0, 1, 144, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [32, 120000, 120000], 'O_partial': [32, 120000, 0], 'O_final': [0, 0, 120000]}<actual_mem_utilization_individual />{'W': [0.06, 0.03, 0.0], 'I': [0.02, 0.69, 0.0], 'O': [0.06, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.72, 0.0], 'I': [0.02, 0.72, 0.0], 'O': [0.06, 0.72, 0.0]}<effective_mem_size_bit />{'W': [32, 294912, 884736], 'I': [8, 5760000, 23040000], 'O': [8, 120000, 120000], 'O_partial': [8, 120000, 0], 'O_final': [0, 0, 120000]}<total_unit_count />{'W': [960, 192, 1, 1], 'I': [960, 160, 1, 1], 'O': [960, 30, 1, 1]}<unique_unit_count />{'W': [192, 192, 1, 1], 'I': [160, 160, 1, 1], 'O': [30, 30, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [6.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[13824000, 110592], [110592, 110592], [110592, 0]]<I />[[2880000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(2145000, 2160000), (2160000, 2145000)], [(2145000, 2160000), (15000, 0)], [(0, 15000), (0, 0)]]<O_partial />[[(2145000, 2160000), (2160000, 2145000)], [(2145000, 2160000), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (15000, 0)], [(0, 15000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[1728000, 13824], [1728, 1728], [432, 0]]<I />[[360000, 360000], [45000, 45000], [11250, 0]]<O />[[(268125, 270000), (270000, 268125)], [(33516, 33750), (234, 0)], [(0, 59), (0, 0)]]<O_partial />[([268125, 270000], [270000, 268125]), ([33516, 33750], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [234, 0]), ([0, 59], [0, 0])]</mem_access_count_word><mac_count><active />69120000<idle />4608000</mac_count></basic_info><energy><total_energy />151359521.3<mem_energy_breakdown><W />[585.7, 342.5, 575.4]<I />[252.2, 8918.4, 14983.3]<O />[377.0, 6688.8, 78.0]</mem_energy_breakdown><MAC_energy><active_MAC />151096320.0<idle_MAC />230400.0<total />151326720.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5604<utilization_without_data_loading />0.9157<utilization_spatial />0.9375<utilization_temporal_with_data_loading />0.5978<mac_utilize_temporal_without_data_loading />0.9767</mac_array_utilization><latency><latency_cycle_with_data_loading />120445<latency_cycle_without_data_loading />73714<ideal_computing_cycle />72000<data_loading><load_cycle_total />46731<load_cycle_individual />{'W': [12, 1728, 0], 'I': [3, 45000, 0]}<load_cycle_combined />{'W': 1728, 'I': 45000}</data_loading><mem_stalling><mem_stall_cycle_total />1714<mem_stall_cycle_individual />{'W': [[-71999], [-71500, -69784], [-72000, -72000]], 'I': [[-71999], [-71996, -35998], [-72000, -72000]], 'O': [[-72000], [-72000, -36000], [-71766, -71941]]}<mem_stall_cycle_shared />{'W': [[-71999], [-71500, 1714], [0, 0]], 'I': [[-71999], [-71996, 1714], [0, 0]], 'O': [[-72000], [-72000, -36000], [-71766, -71941]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 884736, 884736], 'I': [8, 23040000, 23040000], 'O': [32, 120000, 120000], 'O_partial': [32, 120000, 0], 'O_final': [0, 0, 120000]}<data_size_each_level_total />{'W': [6144, 884736, 884736], 'I': [1280, 23040000, 23040000], 'O': [960, 120000, 120000]}<loop_cycles_each_level />{'W': [500, 72000, 72000], 'I': [4, 72000, 72000], 'O': [4, 72000, 72000]}<top_ir_loop_size />{'W': [125, 1, 1], 'I': [4, 1, 1], 'O': [1, 144, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [12.3, 12.3], [12.3, 12.3]], 'I': [[8.0, 2.0], [320.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 8.0], [240.0, 1.7], [1.7, 1.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1536.0, 12.3], [12.3, 12.3]], 'I': [[8.0, 8.0], [1280.0, 320.0], [320.0, 320.0]], 'O': [[8.0, 8.0], [240.0, 240.0], [240.0, 1.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [12.3, 12.3], [12.3, 0]], 'I': [[8.0, 2.0], [320.0, 320.0], [320.0, 0]], 'O': [[8.0, 8.0], [240.0, 1.7], [1.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [574.0, 572.3], [332.3, 1.7]], 'I': [[8.0, 2.0], [574.0, 572.3], [332.3, 1.7]], 'O': [[8.0, 8.0], [574.0, 572.3], [332.3, 1.7]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 72000], [500, 500, 144], [72000, 72000, 1]], 'I': [[1, 1, 72000], [4, 4, 18000], [72000, 72000, 1]], 'O': [[1, 1, 72000], [4, 4, 18000], [72000, 72000, 1]]}<trans_time_real />{'W': [[0, 1, 72000], [[0, 500, 144], [12, 500, 144]], [[1728, 72000, 1], [432, 72000, 1]]], 'I': [[0, 1, 72000], [[0, 4, 18000], [2, 4, 18000]], [[45000, 72000, 1], [11250, 72000, 1]]], 'O': [[0, 1, 72000], [[0, 4, 18000], [2, 4, 18000]], [[234, 72000, 1], [59, 72000, 1]]]}<single_stall_cycle />{'W': [[-1], [-500, -488], [-70272, -71568]], 'I': [[-1], [-4, -2], [-27000, -60750]], 'O': [[-1], [-4, -2], [-71766, -71941]]}<single_stall_count />{'W': [71999, 143, 0], 'I': [71999, 17999, 0], 'O': [72000, 18000, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [234, 0]}, 1: {'W': [1716, 0], 'I': [35998, 0], 'O': [36000, 234]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-72000, -72000], [-71766, -72000]], 1: [[1714, -72000], [-36000, -71766]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>